
WiFi_HTTP_Server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076c4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000095c  08007884  08007884  00017884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081e0  080081e0  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  080081e0  080081e0  000181e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081e8  080081e8  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081e8  080081e8  000181e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080081ec  080081ec  000181ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080081f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000143c  20000084  08008274  00020084  2**2
                  ALLOC
 10 ._user_heap   00010000  200014c0  08008274  000214c0  2**0
                  ALLOC
 11 ._user_stack  00007f00  10000000  10000000  00030000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_line   00010858  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000f903  00000000  00000000  0003090c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000023d2  00000000  00000000  0004020f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f78  00000000  00000000  000425e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0011bb4f  00000000  00000000  00043560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000ea0  00000000  00000000  0015f0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00003a6d  00000000  00000000  0015ff50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001639bd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004cec  00000000  00000000  00163a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000084 	.word	0x20000084
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800786c 	.word	0x0800786c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000088 	.word	0x20000088
 80001fc:	0800786c 	.word	0x0800786c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005b8:	f000 fb9a 	bl	8000cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80005bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80005be:	e003      	b.n	80005c8 <LoopCopyDataInit>

080005c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80005c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80005c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80005c6:	3104      	adds	r1, #4

080005c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80005c8:	480a      	ldr	r0, [pc, #40]	; (80005f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80005ca:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80005cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005d0:	d3f6      	bcc.n	80005c0 <CopyDataInit>
	ldr	r2, =_sbss
 80005d2:	4a0a      	ldr	r2, [pc, #40]	; (80005fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80005d4:	e002      	b.n	80005dc <LoopFillZerobss>

080005d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005d8:	f842 3b04 	str.w	r3, [r2], #4

080005dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <LoopForever+0x16>)
	cmp	r2, r3
 80005de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005e0:	d3f9      	bcc.n	80005d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005e2:	f005 fe1d 	bl	8006220 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005e6:	f000 f80f 	bl	8000608 <main>

080005ea <LoopForever>:

LoopForever:
    b LoopForever
 80005ea:	e7fe      	b.n	80005ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005ec:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80005f0:	080081f0 	.word	0x080081f0
	ldr	r0, =_sdata
 80005f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005f8:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 80005fc:	20000084 	.word	0x20000084
	ldr	r3, = _ebss
 8000600:	200014c0 	.word	0x200014c0

08000604 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000604:	e7fe      	b.n	8000604 <ADC1_IRQHandler>
	...

08000608 <main>:

/**
  * @brief  Main program
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  HAL_Init();
 800060c:	f002 f88a 	bl	8002724 <HAL_Init>
  SystemClock_Config();
 8000610:	f000 fa1c 	bl	8000a4c <SystemClock_Config>

  /* Configure LED2 */
  BSP_LED_Init(LED2);
 8000614:	2000      	movs	r0, #0
 8000616:	f001 ffbd 	bl	8002594 <BSP_LED_Init>

  /* Initialize UART for printf */
  hDiscoUart.Instance = DISCOVERY_COM1;
 800061a:	4b26      	ldr	r3, [pc, #152]	; (80006b4 <main+0xac>)
 800061c:	4a26      	ldr	r2, [pc, #152]	; (80006b8 <main+0xb0>)
 800061e:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 8000620:	4b24      	ldr	r3, [pc, #144]	; (80006b4 <main+0xac>)
 8000622:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000626:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 8000628:	4b22      	ldr	r3, [pc, #136]	; (80006b4 <main+0xac>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 800062e:	4b21      	ldr	r3, [pc, #132]	; (80006b4 <main+0xac>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 8000634:	4b1f      	ldr	r3, [pc, #124]	; (80006b4 <main+0xac>)
 8000636:	2200      	movs	r2, #0
 8000638:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 800063a:	4b1e      	ldr	r3, [pc, #120]	; (80006b4 <main+0xac>)
 800063c:	220c      	movs	r2, #12
 800063e:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000640:	4b1c      	ldr	r3, [pc, #112]	; (80006b4 <main+0xac>)
 8000642:	2200      	movs	r2, #0
 8000644:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 8000646:	4b1b      	ldr	r3, [pc, #108]	; (80006b4 <main+0xac>)
 8000648:	2200      	movs	r2, #0
 800064a:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800064c:	4b19      	ldr	r3, [pc, #100]	; (80006b4 <main+0xac>)
 800064e:	2200      	movs	r2, #0
 8000650:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000652:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <main+0xac>)
 8000654:	2200      	movs	r2, #0
 8000656:	629a      	str	r2, [r3, #40]	; 0x28

  BSP_COM_Init(COM1, &hDiscoUart);
 8000658:	4916      	ldr	r1, [pc, #88]	; (80006b4 <main+0xac>)
 800065a:	2000      	movs	r0, #0
 800065c:	f001 fff6 	bl	800264c <BSP_COM_Init>

  printf("\n****** WiFi HTTP GET Client ******\r\n");
 8000660:	4816      	ldr	r0, [pc, #88]	; (80006bc <main+0xb4>)
 8000662:	f005 ff95 	bl	8006590 <puts>

  /* Initialize WiFi and connect */
  if (wifi_start() != 0)
 8000666:	f000 f833 	bl	80006d0 <wifi_start>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d002      	beq.n	8000676 <main+0x6e>
  {
    printf("ERROR: WiFi initialization failed\r\n");
 8000670:	4813      	ldr	r0, [pc, #76]	; (80006c0 <main+0xb8>)
 8000672:	f005 ff8d 	bl	8006590 <puts>

  }

  if (wifi_connect() != 0)
 8000676:	f000 f869 	bl	800074c <wifi_connect>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d002      	beq.n	8000686 <main+0x7e>
  {
    printf("ERROR: WiFi connection failed\r\n");
 8000680:	4810      	ldr	r0, [pc, #64]	; (80006c4 <main+0xbc>)
 8000682:	f005 ff85 	bl	8006590 <puts>
  }

  /* Perform HTTP GET request */
  if (http_get_request() != 0)
 8000686:	f000 f8bf 	bl	8000808 <http_get_request>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d005      	beq.n	800069c <main+0x94>
  {
    printf("ERROR: HTTP GET request failed\r\n");
 8000690:	480d      	ldr	r0, [pc, #52]	; (80006c8 <main+0xc0>)
 8000692:	f005 ff7d 	bl	8006590 <puts>
    Error_Handler();
 8000696:	f000 fa14 	bl	8000ac2 <Error_Handler>
 800069a:	e005      	b.n	80006a8 <main+0xa0>
  }
  else
  {
    printf("\nHTTP GET request completed successfully!\r\n");
 800069c:	480b      	ldr	r0, [pc, #44]	; (80006cc <main+0xc4>)
 800069e:	f005 ff77 	bl	8006590 <puts>
    BSP_LED_Toggle(LED2);
 80006a2:	2000      	movs	r0, #0
 80006a4:	f001 ffbc 	bl	8002620 <BSP_LED_Toggle>
  }

  while (1)
  {
    HAL_Delay(1000);
 80006a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ac:	f002 f8b6 	bl	800281c <HAL_Delay>
 80006b0:	e7fa      	b.n	80006a8 <main+0xa0>
 80006b2:	bf00      	nop
 80006b4:	2000141c 	.word	0x2000141c
 80006b8:	40013800 	.word	0x40013800
 80006bc:	08007884 	.word	0x08007884
 80006c0:	080078ac 	.word	0x080078ac
 80006c4:	080078d0 	.word	0x080078d0
 80006c8:	080078f0 	.word	0x080078f0
 80006cc:	08007910 	.word	0x08007910

080006d0 <wifi_start>:

/**
  * @brief  Initialize WiFi module
  */
static int wifi_start(void)
{
 80006d0:	b5b0      	push	{r4, r5, r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af04      	add	r7, sp, #16
  uint8_t MAC_Addr[6];

  if (WIFI_Init() == WIFI_STATUS_OK)
 80006d6:	f001 fe43 	bl	8002360 <WIFI_Init>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d123      	bne.n	8000728 <wifi_start+0x58>
  {
    printf("WiFi module initialized\r\n");
 80006e0:	4816      	ldr	r0, [pc, #88]	; (800073c <wifi_start+0x6c>)
 80006e2:	f005 ff55 	bl	8006590 <puts>

    if (WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 80006e6:	463b      	mov	r3, r7
 80006e8:	4618      	mov	r0, r3
 80006ea:	f001 fe87 	bl	80023fc <WIFI_GetMAC_Address>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d113      	bne.n	800071c <wifi_start+0x4c>
    {
      printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 80006f4:	783b      	ldrb	r3, [r7, #0]
      printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80006f6:	4618      	mov	r0, r3
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 80006f8:	787b      	ldrb	r3, [r7, #1]
      printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80006fa:	461c      	mov	r4, r3
             MAC_Addr[0], MAC_Addr[1], MAC_Addr[2],
 80006fc:	78bb      	ldrb	r3, [r7, #2]
      printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80006fe:	461d      	mov	r5, r3
             MAC_Addr[3], MAC_Addr[4], MAC_Addr[5]);
 8000700:	78fb      	ldrb	r3, [r7, #3]
 8000702:	793a      	ldrb	r2, [r7, #4]
 8000704:	7979      	ldrb	r1, [r7, #5]
      printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000706:	9102      	str	r1, [sp, #8]
 8000708:	9201      	str	r2, [sp, #4]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	462b      	mov	r3, r5
 800070e:	4622      	mov	r2, r4
 8000710:	4601      	mov	r1, r0
 8000712:	480b      	ldr	r0, [pc, #44]	; (8000740 <wifi_start+0x70>)
 8000714:	f005 feb6 	bl	8006484 <iprintf>
      return 0;
 8000718:	2300      	movs	r3, #0
 800071a:	e00a      	b.n	8000732 <wifi_start+0x62>
    }
    else
    {
      printf("ERROR: Cannot get MAC address\r\n");
 800071c:	4809      	ldr	r0, [pc, #36]	; (8000744 <wifi_start+0x74>)
 800071e:	f005 ff37 	bl	8006590 <puts>
      return -1;
 8000722:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000726:	e004      	b.n	8000732 <wifi_start+0x62>
    }
  }
  else
  {
    printf("ERROR: WiFi initialization failed\r\n");
 8000728:	4807      	ldr	r0, [pc, #28]	; (8000748 <wifi_start+0x78>)
 800072a:	f005 ff31 	bl	8006590 <puts>
    return -1;
 800072e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 8000732:	4618      	mov	r0, r3
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bdb0      	pop	{r4, r5, r7, pc}
 800073a:	bf00      	nop
 800073c:	0800793c 	.word	0x0800793c
 8000740:	08007958 	.word	0x08007958
 8000744:	08007988 	.word	0x08007988
 8000748:	080078ac 	.word	0x080078ac

0800074c <wifi_connect>:

/**
  * @brief  Connect to WiFi network
  */
static int wifi_connect(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af02      	add	r7, sp, #8
  uint8_t IP_Addr[4];
  int retry = 0;
 8000752:	2300      	movs	r3, #0
 8000754:	607b      	str	r3, [r7, #4]

  printf("Connecting to WiFi network: %s\r\n", WIFI_SSID);
 8000756:	4924      	ldr	r1, [pc, #144]	; (80007e8 <wifi_connect+0x9c>)
 8000758:	4824      	ldr	r0, [pc, #144]	; (80007ec <wifi_connect+0xa0>)
 800075a:	f005 fe93 	bl	8006484 <iprintf>

  while (retry < 3)
 800075e:	e036      	b.n	80007ce <wifi_connect+0x82>
  {
    if (WIFI_Connect(WIFI_SSID, PASSWORD, WIFI_SECURITY) == WIFI_STATUS_OK)
 8000760:	2203      	movs	r2, #3
 8000762:	4923      	ldr	r1, [pc, #140]	; (80007f0 <wifi_connect+0xa4>)
 8000764:	4820      	ldr	r0, [pc, #128]	; (80007e8 <wifi_connect+0x9c>)
 8000766:	f001 fe27 	bl	80023b8 <WIFI_Connect>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d121      	bne.n	80007b4 <wifi_connect+0x68>
    {
      printf("WiFi connected successfully\r\n");
 8000770:	4820      	ldr	r0, [pc, #128]	; (80007f4 <wifi_connect+0xa8>)
 8000772:	f005 ff0d 	bl	8006590 <puts>

      HAL_Delay(2000);
 8000776:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800077a:	f002 f84f 	bl	800281c <HAL_Delay>

      if (WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	4618      	mov	r0, r3
 8000782:	f001 fe51 	bl	8002428 <WIFI_GetIP_Address>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d10d      	bne.n	80007a8 <wifi_connect+0x5c>
      {
        printf("IP Address: %d.%d.%d.%d\r\n",
               IP_Addr[0], IP_Addr[1], IP_Addr[2], IP_Addr[3]);
 800078c:	783b      	ldrb	r3, [r7, #0]
        printf("IP Address: %d.%d.%d.%d\r\n",
 800078e:	4619      	mov	r1, r3
               IP_Addr[0], IP_Addr[1], IP_Addr[2], IP_Addr[3]);
 8000790:	787b      	ldrb	r3, [r7, #1]
        printf("IP Address: %d.%d.%d.%d\r\n",
 8000792:	461a      	mov	r2, r3
               IP_Addr[0], IP_Addr[1], IP_Addr[2], IP_Addr[3]);
 8000794:	78bb      	ldrb	r3, [r7, #2]
        printf("IP Address: %d.%d.%d.%d\r\n",
 8000796:	4618      	mov	r0, r3
               IP_Addr[0], IP_Addr[1], IP_Addr[2], IP_Addr[3]);
 8000798:	78fb      	ldrb	r3, [r7, #3]
        printf("IP Address: %d.%d.%d.%d\r\n",
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	4603      	mov	r3, r0
 800079e:	4816      	ldr	r0, [pc, #88]	; (80007f8 <wifi_connect+0xac>)
 80007a0:	f005 fe70 	bl	8006484 <iprintf>
        return 0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	e01a      	b.n	80007de <wifi_connect+0x92>
      }
      else
      {
        printf("ERROR: Cannot get IP address\r\n");
 80007a8:	4814      	ldr	r0, [pc, #80]	; (80007fc <wifi_connect+0xb0>)
 80007aa:	f005 fef1 	bl	8006590 <puts>
        return -1;
 80007ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007b2:	e014      	b.n	80007de <wifi_connect+0x92>
      }
    }
    else
    {
      printf("ERROR: WiFi connection failed (attempt %d/3)\r\n", retry + 1);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3301      	adds	r3, #1
 80007b8:	4619      	mov	r1, r3
 80007ba:	4811      	ldr	r0, [pc, #68]	; (8000800 <wifi_connect+0xb4>)
 80007bc:	f005 fe62 	bl	8006484 <iprintf>
    }

    retry++;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	607b      	str	r3, [r7, #4]
    HAL_Delay(1000);
 80007c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007ca:	f002 f827 	bl	800281c <HAL_Delay>
  while (retry < 3)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	2b02      	cmp	r3, #2
 80007d2:	ddc5      	ble.n	8000760 <wifi_connect+0x14>
  }

  printf("ERROR: WiFi connection failed after 3 attempts\r\n");
 80007d4:	480b      	ldr	r0, [pc, #44]	; (8000804 <wifi_connect+0xb8>)
 80007d6:	f005 fedb 	bl	8006590 <puts>
  return -1;
 80007da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	080079a8 	.word	0x080079a8
 80007ec:	080079b0 	.word	0x080079b0
 80007f0:	080079d4 	.word	0x080079d4
 80007f4:	080079e0 	.word	0x080079e0
 80007f8:	08007a00 	.word	0x08007a00
 80007fc:	08007a1c 	.word	0x08007a1c
 8000800:	08007a3c 	.word	0x08007a3c
 8000804:	08007a6c 	.word	0x08007a6c

08000808 <http_get_request>:

/**
  * @brief  Perform HTTP GET request - SIMPLIFIED VERSION
  */
static int http_get_request(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af02      	add	r7, sp, #8
  uint16_t recv_len = 0;
 800080e:	2300      	movs	r3, #0
 8000810:	80fb      	strh	r3, [r7, #6]
  uint16_t sent_len = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	80bb      	strh	r3, [r7, #4]
  WIFI_Status_t status;

  printf("\n--- Starting HTTP GET Request ---\r\n");
 8000816:	4871      	ldr	r0, [pc, #452]	; (80009dc <http_get_request+0x1d4>)
 8000818:	f005 feba 	bl	8006590 <puts>
  printf("Server IP: %d.%d.%d.%d\r\n", server_ip[0], server_ip[1], server_ip[2], server_ip[3]);
 800081c:	4b70      	ldr	r3, [pc, #448]	; (80009e0 <http_get_request+0x1d8>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	4619      	mov	r1, r3
 8000822:	4b6f      	ldr	r3, [pc, #444]	; (80009e0 <http_get_request+0x1d8>)
 8000824:	785b      	ldrb	r3, [r3, #1]
 8000826:	461a      	mov	r2, r3
 8000828:	4b6d      	ldr	r3, [pc, #436]	; (80009e0 <http_get_request+0x1d8>)
 800082a:	789b      	ldrb	r3, [r3, #2]
 800082c:	4618      	mov	r0, r3
 800082e:	4b6c      	ldr	r3, [pc, #432]	; (80009e0 <http_get_request+0x1d8>)
 8000830:	78db      	ldrb	r3, [r3, #3]
 8000832:	9300      	str	r3, [sp, #0]
 8000834:	4603      	mov	r3, r0
 8000836:	486b      	ldr	r0, [pc, #428]	; (80009e4 <http_get_request+0x1dc>)
 8000838:	f005 fe24 	bl	8006484 <iprintf>
  printf("Port: %d\r\n", HTTP_PORT);
 800083c:	2150      	movs	r1, #80	; 0x50
 800083e:	486a      	ldr	r0, [pc, #424]	; (80009e8 <http_get_request+0x1e0>)
 8000840:	f005 fe20 	bl	8006484 <iprintf>
  printf("Path: %s\r\n\n", HTTP_PATH);
 8000844:	4969      	ldr	r1, [pc, #420]	; (80009ec <http_get_request+0x1e4>)
 8000846:	486a      	ldr	r0, [pc, #424]	; (80009f0 <http_get_request+0x1e8>)
 8000848:	f005 fe1c 	bl	8006484 <iprintf>

  /* Step 1: Open connection */
  printf("[1] Opening connection...\r\n");
 800084c:	4869      	ldr	r0, [pc, #420]	; (80009f4 <http_get_request+0x1ec>)
 800084e:	f005 fe9f 	bl	8006590 <puts>
  status = WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "HTTP_Client",
 8000852:	2300      	movs	r3, #0
 8000854:	9301      	str	r3, [sp, #4]
 8000856:	2350      	movs	r3, #80	; 0x50
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	4b61      	ldr	r3, [pc, #388]	; (80009e0 <http_get_request+0x1d8>)
 800085c:	4a66      	ldr	r2, [pc, #408]	; (80009f8 <http_get_request+0x1f0>)
 800085e:	2100      	movs	r1, #0
 8000860:	2000      	movs	r0, #0
 8000862:	f001 fdfd 	bl	8002460 <WIFI_OpenClientConnection>
 8000866:	4603      	mov	r3, r0
 8000868:	73fb      	strb	r3, [r7, #15]
                                     server_ip, HTTP_PORT, 0);
  if (status != WIFI_STATUS_OK)
 800086a:	7bfb      	ldrb	r3, [r7, #15]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d007      	beq.n	8000880 <http_get_request+0x78>
  {
    printf("ERROR: OpenClientConnection failed with status: %d\r\n", status);
 8000870:	7bfb      	ldrb	r3, [r7, #15]
 8000872:	4619      	mov	r1, r3
 8000874:	4861      	ldr	r0, [pc, #388]	; (80009fc <http_get_request+0x1f4>)
 8000876:	f005 fe05 	bl	8006484 <iprintf>
    return -1;
 800087a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800087e:	e0a9      	b.n	80009d4 <http_get_request+0x1cc>
  }
  printf("[1] Connection opened successfully\r\n");
 8000880:	485f      	ldr	r0, [pc, #380]	; (8000a00 <http_get_request+0x1f8>)
 8000882:	f005 fe85 	bl	8006590 <puts>

  /* Step 2: Build and send HTTP request */
  printf("[2] Sending HTTP request...\r\n");
 8000886:	485f      	ldr	r0, [pc, #380]	; (8000a04 <http_get_request+0x1fc>)
 8000888:	f005 fe82 	bl	8006590 <puts>
  sprintf((char *)http_request,
 800088c:	4a57      	ldr	r2, [pc, #348]	; (80009ec <http_get_request+0x1e4>)
 800088e:	495e      	ldr	r1, [pc, #376]	; (8000a08 <http_get_request+0x200>)
 8000890:	485e      	ldr	r0, [pc, #376]	; (8000a0c <http_get_request+0x204>)
 8000892:	f005 fe95 	bl	80065c0 <siprintf>
          "User-Agent: STM32\r\n"
          "Connection: close\r\n"
          "\r\n",
          HTTP_PATH);

  status = WIFI_SendData(SOCKET, http_request, strlen((char *)http_request),
 8000896:	485d      	ldr	r0, [pc, #372]	; (8000a0c <http_get_request+0x204>)
 8000898:	f7ff fcb2 	bl	8000200 <strlen>
 800089c:	4603      	mov	r3, r0
 800089e:	b29a      	uxth	r2, r3
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	f242 7110 	movw	r1, #10000	; 0x2710
 80008a6:	9100      	str	r1, [sp, #0]
 80008a8:	4958      	ldr	r1, [pc, #352]	; (8000a0c <http_get_request+0x204>)
 80008aa:	2000      	movs	r0, #0
 80008ac:	f001 fe2e 	bl	800250c <WIFI_SendData>
 80008b0:	4603      	mov	r3, r0
 80008b2:	73fb      	strb	r3, [r7, #15]
                         &sent_len, WIFI_WRITE_TIMEOUT);
  if (status != WIFI_STATUS_OK)
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d00a      	beq.n	80008d0 <http_get_request+0xc8>
  {
    printf("ERROR: SendData failed with status: %d\r\n", status);
 80008ba:	7bfb      	ldrb	r3, [r7, #15]
 80008bc:	4619      	mov	r1, r3
 80008be:	4854      	ldr	r0, [pc, #336]	; (8000a10 <http_get_request+0x208>)
 80008c0:	f005 fde0 	bl	8006484 <iprintf>
    WIFI_CloseClientConnection(SOCKET);
 80008c4:	2000      	movs	r0, #0
 80008c6:	f001 fe05 	bl	80024d4 <WIFI_CloseClientConnection>
    return -1;
 80008ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008ce:	e081      	b.n	80009d4 <http_get_request+0x1cc>
  }
  printf("[2] Request sent (%d bytes)\r\n", sent_len);
 80008d0:	88bb      	ldrh	r3, [r7, #4]
 80008d2:	4619      	mov	r1, r3
 80008d4:	484f      	ldr	r0, [pc, #316]	; (8000a14 <http_get_request+0x20c>)
 80008d6:	f005 fdd5 	bl	8006484 <iprintf>

  /* Step 3: Wait for response */
  printf("[3] Waiting for response...\r\n");
 80008da:	484f      	ldr	r0, [pc, #316]	; (8000a18 <http_get_request+0x210>)
 80008dc:	f005 fe58 	bl	8006590 <puts>
  HAL_Delay(1000);  // Give server time to respond
 80008e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008e4:	f001 ff9a 	bl	800281c <HAL_Delay>

  /* Step 4: Receive data with multiple attempts */
  printf("[4] Receiving data...\r\n");
 80008e8:	484c      	ldr	r0, [pc, #304]	; (8000a1c <http_get_request+0x214>)
 80008ea:	f005 fe51 	bl	8006590 <puts>

  int total_received = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  int attempt = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
  int max_attempts = 3;
 80008f6:	2303      	movs	r3, #3
 80008f8:	60bb      	str	r3, [r7, #8]

  while (attempt < max_attempts)
 80008fa:	e048      	b.n	800098e <http_get_request+0x186>
  {
    memset(http_response, 0, sizeof(http_response));
 80008fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000900:	2100      	movs	r1, #0
 8000902:	4847      	ldr	r0, [pc, #284]	; (8000a20 <http_get_request+0x218>)
 8000904:	f005 fcd6 	bl	80062b4 <memset>
    recv_len = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	80fb      	strh	r3, [r7, #6]

    status = WIFI_ReceiveData(SOCKET, http_response, sizeof(http_response) - 1,
 800090c:	1dbb      	adds	r3, r7, #6
 800090e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000912:	9200      	str	r2, [sp, #0]
 8000914:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000918:	4941      	ldr	r1, [pc, #260]	; (8000a20 <http_get_request+0x218>)
 800091a:	2000      	movs	r0, #0
 800091c:	f001 fe18 	bl	8002550 <WIFI_ReceiveData>
 8000920:	4603      	mov	r3, r0
 8000922:	73fb      	strb	r3, [r7, #15]
                              &recv_len, 5000);  // 5 second timeout

    printf("[4.%d] Receive status: %d, received: %d bytes\r\n",
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	1c59      	adds	r1, r3, #1
 8000928:	7bfa      	ldrb	r2, [r7, #15]
 800092a:	88fb      	ldrh	r3, [r7, #6]
 800092c:	483d      	ldr	r0, [pc, #244]	; (8000a24 <http_get_request+0x21c>)
 800092e:	f005 fda9 	bl	8006484 <iprintf>
           attempt + 1, status, recv_len);

    if (status == WIFI_STATUS_OK && recv_len > 0)
 8000932:	7bfb      	ldrb	r3, [r7, #15]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d112      	bne.n	800095e <http_get_request+0x156>
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d00f      	beq.n	800095e <http_get_request+0x156>
    {
      printf("--- RESPONSE DATA ---\r\n");
 800093e:	483a      	ldr	r0, [pc, #232]	; (8000a28 <http_get_request+0x220>)
 8000940:	f005 fe26 	bl	8006590 <puts>
      printf("%s", http_response);
 8000944:	4936      	ldr	r1, [pc, #216]	; (8000a20 <http_get_request+0x218>)
 8000946:	4839      	ldr	r0, [pc, #228]	; (8000a2c <http_get_request+0x224>)
 8000948:	f005 fd9c 	bl	8006484 <iprintf>
      printf("--- END DATA ---\r\n");
 800094c:	4838      	ldr	r0, [pc, #224]	; (8000a30 <http_get_request+0x228>)
 800094e:	f005 fe1f 	bl	8006590 <puts>
      total_received += recv_len;
 8000952:	88fb      	ldrh	r3, [r7, #6]
 8000954:	461a      	mov	r2, r3
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	4413      	add	r3, r2
 800095a:	617b      	str	r3, [r7, #20]
      break;  // Got data, exit loop
 800095c:	e01b      	b.n	8000996 <http_get_request+0x18e>
    }
    else if (status == WIFI_STATUS_TIMEOUT)
 800095e:	7bfb      	ldrb	r3, [r7, #15]
 8000960:	2b05      	cmp	r3, #5
 8000962:	d106      	bne.n	8000972 <http_get_request+0x16a>
    {
      printf("[4.%d] Timeout, no data received\r\n", attempt + 1);
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	3301      	adds	r3, #1
 8000968:	4619      	mov	r1, r3
 800096a:	4832      	ldr	r0, [pc, #200]	; (8000a34 <http_get_request+0x22c>)
 800096c:	f005 fd8a 	bl	8006484 <iprintf>
 8000970:	e006      	b.n	8000980 <http_get_request+0x178>
    }
    else
    {
      printf("[4.%d] Receive failed with status: %d\r\n", attempt + 1, status);
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	3301      	adds	r3, #1
 8000976:	7bfa      	ldrb	r2, [r7, #15]
 8000978:	4619      	mov	r1, r3
 800097a:	482f      	ldr	r0, [pc, #188]	; (8000a38 <http_get_request+0x230>)
 800097c:	f005 fd82 	bl	8006484 <iprintf>
    }

    attempt++;
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	3301      	adds	r3, #1
 8000984:	613b      	str	r3, [r7, #16]
    HAL_Delay(500);
 8000986:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800098a:	f001 ff47 	bl	800281c <HAL_Delay>
  while (attempt < max_attempts)
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	429a      	cmp	r2, r3
 8000994:	dbb2      	blt.n	80008fc <http_get_request+0xf4>
  }

  printf("[4] Total received: %d bytes\r\n", total_received);
 8000996:	6979      	ldr	r1, [r7, #20]
 8000998:	4828      	ldr	r0, [pc, #160]	; (8000a3c <http_get_request+0x234>)
 800099a:	f005 fd73 	bl	8006484 <iprintf>

  /* Step 5: Close connection */
  printf("[5] Closing connection...\r\n");
 800099e:	4828      	ldr	r0, [pc, #160]	; (8000a40 <http_get_request+0x238>)
 80009a0:	f005 fdf6 	bl	8006590 <puts>
  status = WIFI_CloseClientConnection(SOCKET);
 80009a4:	2000      	movs	r0, #0
 80009a6:	f001 fd95 	bl	80024d4 <WIFI_CloseClientConnection>
 80009aa:	4603      	mov	r3, r0
 80009ac:	73fb      	strb	r3, [r7, #15]
  if (status != WIFI_STATUS_OK)
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d005      	beq.n	80009c0 <http_get_request+0x1b8>
  {
    printf("WARNING: CloseConnection status: %d\r\n", status);
 80009b4:	7bfb      	ldrb	r3, [r7, #15]
 80009b6:	4619      	mov	r1, r3
 80009b8:	4822      	ldr	r0, [pc, #136]	; (8000a44 <http_get_request+0x23c>)
 80009ba:	f005 fd63 	bl	8006484 <iprintf>
 80009be:	e002      	b.n	80009c6 <http_get_request+0x1be>
  }
  else
  {
    printf("[5] Connection closed\r\n");
 80009c0:	4821      	ldr	r0, [pc, #132]	; (8000a48 <http_get_request+0x240>)
 80009c2:	f005 fde5 	bl	8006590 <puts>
  }

  return (total_received > 0) ? 0 : -1;
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	dd01      	ble.n	80009d0 <http_get_request+0x1c8>
 80009cc:	2300      	movs	r3, #0
 80009ce:	e001      	b.n	80009d4 <http_get_request+0x1cc>
 80009d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3718      	adds	r7, #24
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	08007a9c 	.word	0x08007a9c
 80009e0:	20000000 	.word	0x20000000
 80009e4:	08007ac0 	.word	0x08007ac0
 80009e8:	08007adc 	.word	0x08007adc
 80009ec:	08007ae8 	.word	0x08007ae8
 80009f0:	08007aec 	.word	0x08007aec
 80009f4:	08007af8 	.word	0x08007af8
 80009f8:	08007b14 	.word	0x08007b14
 80009fc:	08007b20 	.word	0x08007b20
 8000a00:	08007b58 	.word	0x08007b58
 8000a04:	08007b7c 	.word	0x08007b7c
 8000a08:	08007b9c 	.word	0x08007b9c
 8000a0c:	200000a0 	.word	0x200000a0
 8000a10:	08007be8 	.word	0x08007be8
 8000a14:	08007c14 	.word	0x08007c14
 8000a18:	08007c34 	.word	0x08007c34
 8000a1c:	08007c54 	.word	0x08007c54
 8000a20:	200002a0 	.word	0x200002a0
 8000a24:	08007c6c 	.word	0x08007c6c
 8000a28:	08007c9c 	.word	0x08007c9c
 8000a2c:	08007cb4 	.word	0x08007cb4
 8000a30:	08007cb8 	.word	0x08007cb8
 8000a34:	08007ccc 	.word	0x08007ccc
 8000a38:	08007cf0 	.word	0x08007cf0
 8000a3c:	08007d18 	.word	0x08007d18
 8000a40:	08007d38 	.word	0x08007d38
 8000a44:	08007d54 	.word	0x08007d54
 8000a48:	08007d7c 	.word	0x08007d7c

08000a4c <SystemClock_Config>:

/**
  * @brief  System Clock Configuration
  */
static void SystemClock_Config(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b096      	sub	sp, #88	; 0x58
 8000a50:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000a52:	2310      	movs	r3, #16
 8000a54:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a56:	2301      	movs	r3, #1
 8000a58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a5a:	2360      	movs	r3, #96	; 0x60
 8000a5c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a62:	2302      	movs	r3, #2
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000a66:	2301      	movs	r3, #1
 8000a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000a6e:	2328      	movs	r3, #40	; 0x28
 8000a70:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000a76:	2307      	movs	r3, #7
 8000a78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4618      	mov	r0, r3
 8000a82:	f002 fa15 	bl	8002eb0 <HAL_RCC_OscConfig>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <SystemClock_Config+0x44>
  {
    Error_Handler();
 8000a8c:	f000 f819 	bl	8000ac2 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 8000a90:	230f      	movs	r3, #15
 8000a92:	647b      	str	r3, [r7, #68]	; 0x44
                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a94:	2303      	movs	r3, #3
 8000a96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	657b      	str	r3, [r7, #84]	; 0x54

  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000aa4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000aa8:	2104      	movs	r1, #4
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 fe26 	bl	80036fc <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ab6:	f000 f804 	bl	8000ac2 <Error_Handler>
  }
}
 8000aba:	bf00      	nop
 8000abc:	3758      	adds	r7, #88	; 0x58
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <Error_Handler>:

/**
  * @brief  Error Handler
  */
void Error_Handler(void)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	af00      	add	r7, sp, #0
  BSP_LED_On(LED2);
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f001 fd94 	bl	80025f4 <BSP_LED_On>
  while(1)
  {
    HAL_Delay(1000);
 8000acc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ad0:	f001 fea4 	bl	800281c <HAL_Delay>
 8000ad4:	e7fa      	b.n	8000acc <Error_Handler+0xa>
	...

08000ad8 <__io_putchar>:

/**
  * @brief  Retargets the C library printf function to the USART.
  */
PUTCHAR_PROTOTYPE
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 8000ae0:	1d39      	adds	r1, r7, #4
 8000ae2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4803      	ldr	r0, [pc, #12]	; (8000af8 <__io_putchar+0x20>)
 8000aea:	f004 fe92 	bl	8005812 <HAL_UART_Transmit>
  return ch;
 8000aee:	687b      	ldr	r3, [r7, #4]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	2000141c 	.word	0x2000141c

08000afc <HAL_GPIO_EXTI_Callback>:

/**
  * @brief  EXTI line detection callback.
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1)
 8000b06:	88fb      	ldrh	r3, [r7, #6]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	d101      	bne.n	8000b10 <HAL_GPIO_EXTI_Callback+0x14>
  {
    SPI_WIFI_ISR();
 8000b0c:	f001 fc18 	bl	8002340 <SPI_WIFI_ISR>
  }
}
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <HardFault_Handler+0x4>

08000b2c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <MemManage_Handler+0x4>

08000b32 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000b36:	e7fe      	b.n	8000b36 <BusFault_Handler+0x4>

08000b38 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <UsageFault_Handler+0x4>

08000b3e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0
}
 8000b42:	bf00      	nop
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr

08000b5a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0
}
 8000b5e:	bf00      	nop
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000b6c:	f001 fe36 	bl	80027dc <HAL_IncTick>
}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000b78:	2002      	movs	r0, #2
 8000b7a:	f002 f961 	bl	8002e40 <HAL_GPIO_EXTI_IRQHandler>
}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 8000b86:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b8a:	f002 f959 	bl	8002e40 <HAL_GPIO_EXTI_IRQHandler>
}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0
	return 1;
 8000b96:	2301      	movs	r3, #1
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <_kill>:

int _kill(int pid, int sig)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000bac:	f005 fb32 	bl	8006214 <__errno>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2216      	movs	r2, #22
 8000bb4:	601a      	str	r2, [r3, #0]
	return -1;
 8000bb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <_exit>:

void _exit (int status)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000bca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff ffe7 	bl	8000ba2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000bd4:	e7fe      	b.n	8000bd4 <_exit+0x12>

08000bd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b084      	sub	sp, #16
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	60f8      	str	r0, [r7, #12]
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
	/* The I/O library uses an internal buffer */
		/* It asks for 1024 characters even if only getc() is used. */
		/* If we use a for(;;) loop on the number of characters requested, */
		/* the user is forced to enter the exact number requested, even if only one is needed. */
		/* So here we return only 1 character even if requested length is > 1 */
		*ptr = __io_getchar();
 8000be2:	f3af 8000 	nop.w
 8000be6:	4603      	mov	r3, r0
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	701a      	strb	r2, [r3, #0]

		return 1;
 8000bee:	2301      	movs	r3, #1
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c04:	2300      	movs	r3, #0
 8000c06:	617b      	str	r3, [r7, #20]
 8000c08:	e009      	b.n	8000c1e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	1c5a      	adds	r2, r3, #1
 8000c0e:	60ba      	str	r2, [r7, #8]
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff60 	bl	8000ad8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	617b      	str	r3, [r7, #20]
 8000c1e:	697a      	ldr	r2, [r7, #20]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	dbf1      	blt.n	8000c0a <_write+0x12>
	}
	return len;
 8000c26:	687b      	ldr	r3, [r7, #4]
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3718      	adds	r7, #24
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <_close>:

int _close(int file)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
	return -1;
 8000c38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c58:	605a      	str	r2, [r3, #4]
	return 0;
 8000c5a:	2300      	movs	r3, #0
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <_isatty>:

int _isatty(int file)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
	return 1;
 8000c70:	2301      	movs	r3, #1
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	b085      	sub	sp, #20
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	60f8      	str	r0, [r7, #12]
 8000c86:	60b9      	str	r1, [r7, #8]
 8000c88:	607a      	str	r2, [r7, #4]
	return 0;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3714      	adds	r7, #20
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr

08000c98 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000ca0:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <_sbrk+0x50>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <_sbrk+0x16>
		heap_end = &end;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <_sbrk+0x50>)
 8000caa:	4a10      	ldr	r2, [pc, #64]	; (8000cec <_sbrk+0x54>)
 8000cac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <_sbrk+0x50>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <_sbrk+0x50>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4413      	add	r3, r2
 8000cbc:	466a      	mov	r2, sp
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d907      	bls.n	8000cd2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000cc2:	f005 faa7 	bl	8006214 <__errno>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	220c      	movs	r2, #12
 8000cca:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cd0:	e006      	b.n	8000ce0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <_sbrk+0x50>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	4a03      	ldr	r2, [pc, #12]	; (8000ce8 <_sbrk+0x50>)
 8000cdc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000cde:	68fb      	ldr	r3, [r7, #12]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20000aa0 	.word	0x20000aa0
 8000cec:	200014c0 	.word	0x200014c0

08000cf0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf4:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <SystemInit+0x64>)
 8000cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cfa:	4a16      	ldr	r2, [pc, #88]	; (8000d54 <SystemInit+0x64>)
 8000cfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d04:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <SystemInit+0x68>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a13      	ldr	r2, [pc, #76]	; (8000d58 <SystemInit+0x68>)
 8000d0a:	f043 0301 	orr.w	r3, r3, #1
 8000d0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d10:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <SystemInit+0x68>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000d16:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <SystemInit+0x68>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a0f      	ldr	r2, [pc, #60]	; (8000d58 <SystemInit+0x68>)
 8000d1c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d20:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8000d26:	4b0c      	ldr	r3, [pc, #48]	; (8000d58 <SystemInit+0x68>)
 8000d28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d2c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d2e:	4b0a      	ldr	r3, [pc, #40]	; (8000d58 <SystemInit+0x68>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a09      	ldr	r2, [pc, #36]	; (8000d58 <SystemInit+0x68>)
 8000d34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d38:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d3a:	4b07      	ldr	r3, [pc, #28]	; (8000d58 <SystemInit+0x68>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d40:	4b04      	ldr	r3, [pc, #16]	; (8000d54 <SystemInit+0x64>)
 8000d42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d46:	609a      	str	r2, [r3, #8]
#endif
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	e000ed00 	.word	0xe000ed00
 8000d58:	40021000 	.word	0x40021000

08000d5c <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	2b2f      	cmp	r3, #47	; 0x2f
 8000d6a:	d906      	bls.n	8000d7a <Hex2Num+0x1e>
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	2b39      	cmp	r3, #57	; 0x39
 8000d70:	d803      	bhi.n	8000d7a <Hex2Num+0x1e>
        return a - '0';
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	3b30      	subs	r3, #48	; 0x30
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	e014      	b.n	8000da4 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b60      	cmp	r3, #96	; 0x60
 8000d7e:	d906      	bls.n	8000d8e <Hex2Num+0x32>
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	2b66      	cmp	r3, #102	; 0x66
 8000d84:	d803      	bhi.n	8000d8e <Hex2Num+0x32>
        return (a - 'a') + 10;
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	3b57      	subs	r3, #87	; 0x57
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	e00a      	b.n	8000da4 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	2b40      	cmp	r3, #64	; 0x40
 8000d92:	d906      	bls.n	8000da2 <Hex2Num+0x46>
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	2b46      	cmp	r3, #70	; 0x46
 8000d98:	d803      	bhi.n	8000da2 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	3b37      	subs	r3, #55	; 0x37
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	e000      	b.n	8000da4 <Hex2Num+0x48>
    }

    return 0;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	370c      	adds	r7, #12
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr

08000db0 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8000dc2:	e012      	b.n	8000dea <ParseHexNumber+0x3a>
        sum <<= 4;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	011b      	lsls	r3, r3, #4
 8000dc8:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff ffc4 	bl	8000d5c <Hex2Num>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	60fb      	str	r3, [r7, #12]
        ptr++;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	3301      	adds	r3, #1
 8000de2:	607b      	str	r3, [r7, #4]
        i++;
 8000de4:	7afb      	ldrb	r3, [r7, #11]
 8000de6:	3301      	adds	r3, #1
 8000de8:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b2f      	cmp	r3, #47	; 0x2f
 8000df0:	d903      	bls.n	8000dfa <ParseHexNumber+0x4a>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b39      	cmp	r3, #57	; 0x39
 8000df8:	d9e4      	bls.n	8000dc4 <ParseHexNumber+0x14>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b60      	cmp	r3, #96	; 0x60
 8000e00:	d903      	bls.n	8000e0a <ParseHexNumber+0x5a>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b66      	cmp	r3, #102	; 0x66
 8000e08:	d9dc      	bls.n	8000dc4 <ParseHexNumber+0x14>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b40      	cmp	r3, #64	; 0x40
 8000e10:	d903      	bls.n	8000e1a <ParseHexNumber+0x6a>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	2b46      	cmp	r3, #70	; 0x46
 8000e18:	d9d4      	bls.n	8000dc4 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d002      	beq.n	8000e26 <ParseHexNumber+0x76>
        *cnt = i;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	7afa      	ldrb	r2, [r7, #11]
 8000e24:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8000e26:	68fb      	ldr	r3, [r7, #12]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	73fb      	strb	r3, [r7, #15]
 8000e3e:	2300      	movs	r3, #0
 8000e40:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b2d      	cmp	r3, #45	; 0x2d
 8000e4c:	d119      	bne.n	8000e82 <ParseNumber+0x52>
        minus = 1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	3301      	adds	r3, #1
 8000e56:	607b      	str	r3, [r7, #4]
        i++;
 8000e58:	7bbb      	ldrb	r3, [r7, #14]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8000e5e:	e010      	b.n	8000e82 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8000e60:	68ba      	ldr	r2, [r7, #8]
 8000e62:	4613      	mov	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4413      	add	r3, r2
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	3b30      	subs	r3, #48	; 0x30
 8000e72:	4413      	add	r3, r2
 8000e74:	60bb      	str	r3, [r7, #8]
        ptr++;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	607b      	str	r3, [r7, #4]
        i++;
 8000e7c:	7bbb      	ldrb	r3, [r7, #14]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b2f      	cmp	r3, #47	; 0x2f
 8000e88:	d903      	bls.n	8000e92 <ParseNumber+0x62>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b39      	cmp	r3, #57	; 0x39
 8000e90:	d9e6      	bls.n	8000e60 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <ParseNumber+0x6e>
        *cnt = i;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	7bba      	ldrb	r2, [r7, #14]
 8000e9c:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8000e9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d002      	beq.n	8000eaa <ParseNumber+0x7a>
        return 0 - sum;
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	425b      	negs	r3, r3
 8000ea8:	e000      	b.n	8000eac <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8000eaa:	68bb      	ldr	r3, [r7, #8]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8000ec6:	e019      	b.n	8000efc <ParseMAC+0x44>
    hexcnt = 1;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b3a      	cmp	r3, #58	; 0x3a
 8000ed2:	d00e      	beq.n	8000ef2 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8000ed4:	f107 030e 	add.w	r3, r7, #14
 8000ed8:	4619      	mov	r1, r3
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff ff68 	bl	8000db0 <ParseHexNumber>
 8000ee0:	4601      	mov	r1, r0
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	1c5a      	adds	r2, r3, #1
 8000ee6:	73fa      	strb	r2, [r7, #15]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	4413      	add	r3, r2
 8000eee:	b2ca      	uxtb	r2, r1
 8000ef0:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8000ef2:	7bbb      	ldrb	r3, [r7, #14]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d1e1      	bne.n	8000ec8 <ParseMAC+0x10>
  }
}
 8000f04:	bf00      	nop
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b084      	sub	sp, #16
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
 8000f16:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8000f1c:	e019      	b.n	8000f52 <ParseIP+0x44>
    hexcnt = 1;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b2e      	cmp	r3, #46	; 0x2e
 8000f28:	d00e      	beq.n	8000f48 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8000f2a:	f107 030e 	add.w	r3, r7, #14
 8000f2e:	4619      	mov	r1, r3
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f7ff ff7d 	bl	8000e30 <ParseNumber>
 8000f36:	4601      	mov	r1, r0
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	1c5a      	adds	r2, r3, #1
 8000f3c:	73fa      	strb	r2, [r7, #15]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	4413      	add	r3, r2
 8000f44:	b2ca      	uxtb	r2, r1
 8000f46:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8000f48:	7bbb      	ldrb	r3, [r7, #14]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d1e1      	bne.n	8000f1e <ParseIP+0x10>
  }
}
 8000f5a:	bf00      	nop
 8000f5c:	bf00      	nop
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	3302      	adds	r3, #2
 8000f76:	4934      	ldr	r1, [pc, #208]	; (8001048 <AT_ParseInfo+0xe4>)
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f005 fb6b 	bl	8006654 <strtok>
 8000f7e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8000f80:	e05a      	b.n	8001038 <AT_ParseInfo+0xd4>
    switch (num++) {
 8000f82:	7afb      	ldrb	r3, [r7, #11]
 8000f84:	1c5a      	adds	r2, r3, #1
 8000f86:	72fa      	strb	r2, [r7, #11]
 8000f88:	2b06      	cmp	r3, #6
 8000f8a:	d84f      	bhi.n	800102c <AT_ParseInfo+0xc8>
 8000f8c:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <AT_ParseInfo+0x30>)
 8000f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f92:	bf00      	nop
 8000f94:	08000fb1 	.word	0x08000fb1
 8000f98:	08000fbf 	.word	0x08000fbf
 8000f9c:	08000fcf 	.word	0x08000fcf
 8000fa0:	08000fdf 	.word	0x08000fdf
 8000fa4:	08000fef 	.word	0x08000fef
 8000fa8:	08000fff 	.word	0x08000fff
 8000fac:	08001013 	.word	0x08001013
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2220      	movs	r2, #32
 8000fb4:	68f9      	ldr	r1, [r7, #12]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f005 fb22 	bl	8006600 <strncpy>
      break;
 8000fbc:	e037      	b.n	800102e <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3320      	adds	r3, #32
 8000fc2:	2218      	movs	r2, #24
 8000fc4:	68f9      	ldr	r1, [r7, #12]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f005 fb1a 	bl	8006600 <strncpy>
      break;
 8000fcc:	e02f      	b.n	800102e <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3338      	adds	r3, #56	; 0x38
 8000fd2:	2210      	movs	r2, #16
 8000fd4:	68f9      	ldr	r1, [r7, #12]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f005 fb12 	bl	8006600 <strncpy>
      break;
 8000fdc:	e027      	b.n	800102e <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	3348      	adds	r3, #72	; 0x48
 8000fe2:	2210      	movs	r2, #16
 8000fe4:	68f9      	ldr	r1, [r7, #12]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f005 fb0a 	bl	8006600 <strncpy>
      break;
 8000fec:	e01f      	b.n	800102e <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	3358      	adds	r3, #88	; 0x58
 8000ff2:	2210      	movs	r2, #16
 8000ff4:	68f9      	ldr	r1, [r7, #12]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f005 fb02 	bl	8006600 <strncpy>
      break;
 8000ffc:	e017      	b.n	800102e <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8000ffe:	2100      	movs	r1, #0
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f7ff ff15 	bl	8000e30 <ParseNumber>
 8001006:	4603      	mov	r3, r0
 8001008:	461a      	mov	r2, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8001010:	e00d      	b.n	800102e <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8001012:	490e      	ldr	r1, [pc, #56]	; (800104c <AT_ParseInfo+0xe8>)
 8001014:	68f8      	ldr	r0, [r7, #12]
 8001016:	f005 fb1d 	bl	8006654 <strtok>
 800101a:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3368      	adds	r3, #104	; 0x68
 8001020:	2220      	movs	r2, #32
 8001022:	68f9      	ldr	r1, [r7, #12]
 8001024:	4618      	mov	r0, r3
 8001026:	f005 faeb 	bl	8006600 <strncpy>
      break;
 800102a:	e000      	b.n	800102e <AT_ParseInfo+0xca>

    default: break;
 800102c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800102e:	4906      	ldr	r1, [pc, #24]	; (8001048 <AT_ParseInfo+0xe4>)
 8001030:	2000      	movs	r0, #0
 8001032:	f005 fb0f 	bl	8006654 <strtok>
 8001036:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1a1      	bne.n	8000f82 <AT_ParseInfo+0x1e>
  }
}
 800103e:	bf00      	nop
 8001040:	bf00      	nop
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	08007dc4 	.word	0x08007dc4
 800104c:	08007dc8 	.word	0x08007dc8

08001050 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	3302      	adds	r3, #2
 8001062:	4952      	ldr	r1, [pc, #328]	; (80011ac <AT_ParseConnSettings+0x15c>)
 8001064:	4618      	mov	r0, r3
 8001066:	f005 faf5 	bl	8006654 <strtok>
 800106a:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 800106c:	e095      	b.n	800119a <AT_ParseConnSettings+0x14a>
    switch (num++) {
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	1c5a      	adds	r2, r3, #1
 8001072:	73fa      	strb	r2, [r7, #15]
 8001074:	2b0b      	cmp	r3, #11
 8001076:	d87f      	bhi.n	8001178 <AT_ParseConnSettings+0x128>
 8001078:	a201      	add	r2, pc, #4	; (adr r2, 8001080 <AT_ParseConnSettings+0x30>)
 800107a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800107e:	bf00      	nop
 8001080:	080010b1 	.word	0x080010b1
 8001084:	080010bf 	.word	0x080010bf
 8001088:	080010cf 	.word	0x080010cf
 800108c:	080010e3 	.word	0x080010e3
 8001090:	080010f7 	.word	0x080010f7
 8001094:	0800110b 	.word	0x0800110b
 8001098:	08001119 	.word	0x08001119
 800109c:	08001127 	.word	0x08001127
 80010a0:	08001135 	.word	0x08001135
 80010a4:	08001143 	.word	0x08001143
 80010a8:	08001151 	.word	0x08001151
 80010ac:	08001165 	.word	0x08001165
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	2221      	movs	r2, #33	; 0x21
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f005 faa2 	bl	8006600 <strncpy>
      break;
 80010bc:	e05d      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	3321      	adds	r3, #33	; 0x21
 80010c2:	2221      	movs	r2, #33	; 0x21
 80010c4:	68b9      	ldr	r1, [r7, #8]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f005 fa9a 	bl	8006600 <strncpy>
      break;
 80010cc:	e055      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 80010ce:	2100      	movs	r1, #0
 80010d0:	68b8      	ldr	r0, [r7, #8]
 80010d2:	f7ff fead 	bl	8000e30 <ParseNumber>
 80010d6:	4603      	mov	r3, r0
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 80010e0:	e04b      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 80010e2:	2100      	movs	r1, #0
 80010e4:	68b8      	ldr	r0, [r7, #8]
 80010e6:	f7ff fea3 	bl	8000e30 <ParseNumber>
 80010ea:	4603      	mov	r3, r0
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 80010f4:	e041      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 80010f6:	2100      	movs	r1, #0
 80010f8:	68b8      	ldr	r0, [r7, #8]
 80010fa:	f7ff fe99 	bl	8000e30 <ParseNumber>
 80010fe:	4603      	mov	r3, r0
 8001100:	b2da      	uxtb	r2, r3
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8001108:	e037      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	3348      	adds	r3, #72	; 0x48
 800110e:	4619      	mov	r1, r3
 8001110:	68b8      	ldr	r0, [r7, #8]
 8001112:	f7ff fefc 	bl	8000f0e <ParseIP>
      break;
 8001116:	e030      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	334c      	adds	r3, #76	; 0x4c
 800111c:	4619      	mov	r1, r3
 800111e:	68b8      	ldr	r0, [r7, #8]
 8001120:	f7ff fef5 	bl	8000f0e <ParseIP>
      break;
 8001124:	e029      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	3350      	adds	r3, #80	; 0x50
 800112a:	4619      	mov	r1, r3
 800112c:	68b8      	ldr	r0, [r7, #8]
 800112e:	f7ff feee 	bl	8000f0e <ParseIP>
      break;
 8001132:	e022      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	3354      	adds	r3, #84	; 0x54
 8001138:	4619      	mov	r1, r3
 800113a:	68b8      	ldr	r0, [r7, #8]
 800113c:	f7ff fee7 	bl	8000f0e <ParseIP>
      break;
 8001140:	e01b      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	3358      	adds	r3, #88	; 0x58
 8001146:	4619      	mov	r1, r3
 8001148:	68b8      	ldr	r0, [r7, #8]
 800114a:	f7ff fee0 	bl	8000f0e <ParseIP>
      break;
 800114e:	e014      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8001150:	2100      	movs	r1, #0
 8001152:	68b8      	ldr	r0, [r7, #8]
 8001154:	f7ff fe6c 	bl	8000e30 <ParseNumber>
 8001158:	4603      	mov	r3, r0
 800115a:	b2da      	uxtb	r2, r3
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8001162:	e00a      	b.n	800117a <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8001164:	2100      	movs	r1, #0
 8001166:	68b8      	ldr	r0, [r7, #8]
 8001168:	f7ff fe62 	bl	8000e30 <ParseNumber>
 800116c:	4603      	mov	r3, r0
 800116e:	b2da      	uxtb	r2, r3
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 8001176:	e000      	b.n	800117a <AT_ParseConnSettings+0x12a>

    default:
      break;
 8001178:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800117a:	490c      	ldr	r1, [pc, #48]	; (80011ac <AT_ParseConnSettings+0x15c>)
 800117c:	2000      	movs	r0, #0
 800117e:	f005 fa69 	bl	8006654 <strtok>
 8001182:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d007      	beq.n	800119a <AT_ParseConnSettings+0x14a>
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	3b01      	subs	r3, #1
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b2c      	cmp	r3, #44	; 0x2c
 8001192:	d102      	bne.n	800119a <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	3301      	adds	r3, #1
 8001198:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	2b00      	cmp	r3, #0
 800119e:	f47f af66 	bne.w	800106e <AT_ParseConnSettings+0x1e>
    }
  }
}
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	08007dc4 	.word	0x08007dc4

080011b0 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	3302      	adds	r3, #2
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b31      	cmp	r3, #49	; 0x31
 80011c2:	bf0c      	ite	eq
 80011c4:	2301      	moveq	r3, #1
 80011c6:	2300      	movne	r3, #0
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	461a      	mov	r2, r3
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	701a      	strb	r2, [r3, #0]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 80011dc:	b590      	push	{r4, r7, lr}
 80011de:	b087      	sub	sp, #28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  int ret = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	82fb      	strh	r3, [r7, #22]

  DEBUGCMD("%s\n",cmd);
  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 80011f6:	68b8      	ldr	r0, [r7, #8]
 80011f8:	f7ff f802 	bl	8000200 <strlen>
 80011fc:	4603      	mov	r3, r0
 80011fe:	b299      	uxth	r1, r3
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8001206:	461a      	mov	r2, r3
 8001208:	68b8      	ldr	r0, [r7, #8]
 800120a:	47a0      	blx	r4
 800120c:	4603      	mov	r3, r0
 800120e:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	2b00      	cmp	r3, #0
 8001214:	dd3e      	ble.n	8001294 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800121c:	68fa      	ldr	r2, [r7, #12]
 800121e:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001222:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	4798      	blx	r3
 800122a:	4603      	mov	r3, r0
 800122c:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800122e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001232:	2b00      	cmp	r3, #0
 8001234:	dd27      	ble.n	8001286 <AT_ExecuteCommand+0xaa>
 8001236:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800123a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800123e:	dc22      	bgt.n	8001286 <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001240:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001244:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001248:	d105      	bne.n	8001256 <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 800124a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800124e:	b29b      	uxth	r3, r3
 8001250:	3b01      	subs	r3, #1
 8001252:	b29b      	uxth	r3, r3
 8001254:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8001256:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]
      DEBUGCMD("%s\n",cmd);

      if(strstr((char *)pdata, AT_OK_STRING))
 8001262:	490f      	ldr	r1, [pc, #60]	; (80012a0 <AT_ExecuteCommand+0xc4>)
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f005 f9de 	bl	8006626 <strstr>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <AT_ExecuteCommand+0x98>
      {
        return ES_WIFI_STATUS_OK;
 8001270:	2300      	movs	r3, #0
 8001272:	e010      	b.n	8001296 <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001274:	490b      	ldr	r1, [pc, #44]	; (80012a4 <AT_ExecuteCommand+0xc8>)
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f005 f9d5 	bl	8006626 <strstr>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <AT_ExecuteCommand+0xaa>
      {
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001282:	2305      	movs	r3, #5
 8001284:	e007      	b.n	8001296 <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001286:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800128a:	f113 0f04 	cmn.w	r3, #4
 800128e:	d101      	bne.n	8001294 <AT_ExecuteCommand+0xb8>
    {
      return ES_WIFI_STATUS_MODULE_CRASH;
 8001290:	2306      	movs	r3, #6
 8001292:	e000      	b.n	8001296 <AT_ExecuteCommand+0xba>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8001294:	2304      	movs	r3, #4
}
 8001296:	4618      	mov	r0, r3
 8001298:	371c      	adds	r7, #28
 800129a:	46bd      	mov	sp, r7
 800129c:	bd90      	pop	{r4, r7, pc}
 800129e:	bf00      	nop
 80012a0:	08007dd8 	.word	0x08007dd8
 80012a4:	08007de4 	.word	0x08007de4

080012a8 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
 80012b4:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  cmd_len = strlen((char*)cmd);
 80012c2:	68b8      	ldr	r0, [r7, #8]
 80012c4:	f7fe ff9c 	bl	8000200 <strlen>
 80012c8:	4603      	mov	r3, r0
 80012ca:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 80012cc:	8a7b      	ldrh	r3, [r7, #18]
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <AT_RequestSendData+0x32>
 80012d6:	2302      	movs	r3, #2
 80012d8:	e053      	b.n	8001382 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80012e0:	68fa      	ldr	r2, [r7, #12]
 80012e2:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 80012e6:	8a79      	ldrh	r1, [r7, #18]
 80012e8:	68b8      	ldr	r0, [r7, #8]
 80012ea:	4798      	blx	r3
 80012ec:	4603      	mov	r3, r0
 80012ee:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 80012f0:	8a3a      	ldrh	r2, [r7, #16]
 80012f2:	8a7b      	ldrh	r3, [r7, #18]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d143      	bne.n	8001380 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80012fe:	68fa      	ldr	r2, [r7, #12]
 8001300:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001304:	8879      	ldrh	r1, [r7, #2]
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	4798      	blx	r3
 800130a:	4603      	mov	r3, r0
 800130c:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 800130e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001312:	887b      	ldrh	r3, [r7, #2]
 8001314:	429a      	cmp	r2, r3
 8001316:	d131      	bne.n	800137c <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001324:	2100      	movs	r1, #0
 8001326:	6a38      	ldr	r0, [r7, #32]
 8001328:	4798      	blx	r3
 800132a:	4603      	mov	r3, r0
 800132c:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 800132e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001332:	2b00      	cmp	r3, #0
 8001334:	dd19      	ble.n	800136a <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8001336:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800133a:	6a3a      	ldr	r2, [r7, #32]
 800133c:	4413      	add	r3, r2
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8001342:	4912      	ldr	r1, [pc, #72]	; (800138c <AT_RequestSendData+0xe4>)
 8001344:	6a38      	ldr	r0, [r7, #32]
 8001346:	f005 f96e 	bl	8006626 <strstr>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <AT_RequestSendData+0xac>
        {
          return ES_WIFI_STATUS_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	e016      	b.n	8001382 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001354:	490e      	ldr	r1, [pc, #56]	; (8001390 <AT_RequestSendData+0xe8>)
 8001356:	6a38      	ldr	r0, [r7, #32]
 8001358:	f005 f965 	bl	8006626 <strstr>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <AT_RequestSendData+0xbe>
        {
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001362:	2305      	movs	r3, #5
 8001364:	e00d      	b.n	8001382 <AT_RequestSendData+0xda>
        }
        else
        {
          return ES_WIFI_STATUS_ERROR;
 8001366:	2302      	movs	r3, #2
 8001368:	e00b      	b.n	8001382 <AT_RequestSendData+0xda>
        }
      }
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800136a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800136e:	f113 0f04 	cmn.w	r3, #4
 8001372:	d101      	bne.n	8001378 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8001374:	2306      	movs	r3, #6
 8001376:	e004      	b.n	8001382 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8001378:	2302      	movs	r3, #2
 800137a:	e002      	b.n	8001382 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 800137c:	2302      	movs	r3, #2
 800137e:	e000      	b.n	8001382 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8001380:	2304      	movs	r3, #4
}
 8001382:	4618      	mov	r0, r3
 8001384:	3718      	adds	r7, #24
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	08007dd8 	.word	0x08007dd8
 8001390:	08007de4 	.word	0x08007de4

08001394 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b087      	sub	sp, #28
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
 80013a0:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80013a8:	613b      	str	r3, [r7, #16]

  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 80013b0:	68b8      	ldr	r0, [r7, #8]
 80013b2:	f7fe ff25 	bl	8000200 <strlen>
 80013b6:	4603      	mov	r3, r0
 80013b8:	b299      	uxth	r1, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 80013c0:	461a      	mov	r2, r3
 80013c2:	68b8      	ldr	r0, [r7, #8]
 80013c4:	47a0      	blx	r4
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	dd6f      	ble.n	80014ac <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 80013d8:	2100      	movs	r1, #0
 80013da:	6938      	ldr	r0, [r7, #16]
 80013dc:	4798      	blx	r3
 80013de:	4603      	mov	r3, r0
 80013e0:	617b      	str	r3, [r7, #20]
	if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f113 0f04 	cmn.w	r3, #4
 80013e8:	d101      	bne.n	80013ee <AT_RequestReceiveData+0x5a>
    {
     return ES_WIFI_STATUS_MODULE_CRASH;
 80013ea:	2306      	movs	r3, #6
 80013ec:	e05f      	b.n	80014ae <AT_RequestReceiveData+0x11a>
    }
    if ((p[0]!='\r') || (p[1]!='\n'))
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b0d      	cmp	r3, #13
 80013f4:	d104      	bne.n	8001400 <AT_RequestReceiveData+0x6c>
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	3301      	adds	r3, #1
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b0a      	cmp	r3, #10
 80013fe:	d001      	beq.n	8001404 <AT_RequestReceiveData+0x70>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8001400:	2304      	movs	r3, #4
 8001402:	e054      	b.n	80014ae <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3b02      	subs	r3, #2
 8001408:	617b      	str	r3, [r7, #20]
    p+=2;
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	3302      	adds	r3, #2
 800140e:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	2b07      	cmp	r3, #7
 8001414:	d94a      	bls.n	80014ac <AT_RequestReceiveData+0x118>
    {
     while(len && (p[len-1]==0x15)) len--;
 8001416:	e002      	b.n	800141e <AT_RequestReceiveData+0x8a>
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	3b01      	subs	r3, #1
 800141c:	617b      	str	r3, [r7, #20]
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d006      	beq.n	8001432 <AT_RequestReceiveData+0x9e>
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	3b01      	subs	r3, #1
 8001428:	693a      	ldr	r2, [r7, #16]
 800142a:	4413      	add	r3, r2
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b15      	cmp	r3, #21
 8001430:	d0f2      	beq.n	8001418 <AT_RequestReceiveData+0x84>
     p[len] = '\0';
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4413      	add	r3, r2
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	3b08      	subs	r3, #8
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	4413      	add	r3, r2
 8001444:	491c      	ldr	r1, [pc, #112]	; (80014b8 <AT_RequestReceiveData+0x124>)
 8001446:	4618      	mov	r0, r3
 8001448:	f005 f8ed 	bl	8006626 <strstr>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d016      	beq.n	8001480 <AT_RequestReceiveData+0xec>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	b29b      	uxth	r3, r3
 8001456:	3b08      	subs	r3, #8
 8001458:	b29a      	uxth	r2, r3
 800145a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800145c:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800145e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001460:	881b      	ldrh	r3, [r3, #0]
 8001462:	887a      	ldrh	r2, [r7, #2]
 8001464:	429a      	cmp	r2, r3
 8001466:	d202      	bcs.n	800146e <AT_RequestReceiveData+0xda>
       {
         *ReadData = Reqlen;
 8001468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146a:	887a      	ldrh	r2, [r7, #2]
 800146c:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800146e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	461a      	mov	r2, r3
 8001474:	6939      	ldr	r1, [r7, #16]
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f004 ff0e 	bl	8006298 <memcpy>
       return ES_WIFI_STATUS_OK;
 800147c:	2300      	movs	r3, #0
 800147e:	e016      	b.n	80014ae <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	3b04      	subs	r3, #4
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4413      	add	r3, r2
 8001488:	2204      	movs	r2, #4
 800148a:	490c      	ldr	r1, [pc, #48]	; (80014bc <AT_RequestReceiveData+0x128>)
 800148c:	4618      	mov	r0, r3
 800148e:	f004 fef3 	bl	8006278 <memcmp>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d104      	bne.n	80014a2 <AT_RequestReceiveData+0x10e>
     {
       *ReadData = 0;
 8001498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800149a:	2200      	movs	r2, #0
 800149c:	801a      	strh	r2, [r3, #0]
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800149e:	2305      	movs	r3, #5
 80014a0:	e005      	b.n	80014ae <AT_RequestReceiveData+0x11a>
     }

     *ReadData = 0;
 80014a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014a4:	2200      	movs	r2, #0
 80014a6:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80014a8:	2305      	movs	r3, #5
 80014aa:	e000      	b.n	80014ae <AT_RequestReceiveData+0x11a>
   }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 80014ac:	2304      	movs	r3, #4
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	371c      	adds	r7, #28
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd90      	pop	{r4, r7, pc}
 80014b6:	bf00      	nop
 80014b8:	08007dd8 	.word	0x08007dd8
 80014bc:	08007dec 	.word	0x08007dec

080014c0 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80014c8:	2302      	movs	r3, #2
 80014ca:	73fb      	strb	r3, [r7, #15]

  Obj->Timeout = ES_WIFI_TIMEOUT;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f247 5230 	movw	r2, #30000	; 0x7530
 80014d2:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80014dc:	2000      	movs	r0, #0
 80014de:	4798      	blx	r3
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d113      	bne.n	800150e <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80014ec:	461a      	mov	r2, r3
 80014ee:	490a      	ldr	r1, [pc, #40]	; (8001518 <ES_WIFI_Init+0x58>)
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff fe73 	bl	80011dc <AT_ExecuteCommand>
 80014f6:	4603      	mov	r3, r0
 80014f8:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d106      	bne.n	800150e <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001506:	4619      	mov	r1, r3
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff fd2b 	bl	8000f64 <AT_ParseInfo>
    }
  }
  return ret;
 800150e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	08007df4 	.word	0x08007df4

0800151c <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
 8001528:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d00b      	beq.n	8001548 <ES_WIFI_RegisterBusIO+0x2c>
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d008      	beq.n	8001548 <ES_WIFI_RegisterBusIO+0x2c>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d005      	beq.n	8001548 <ES_WIFI_RegisterBusIO+0x2c>
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d002      	beq.n	8001548 <ES_WIFI_RegisterBusIO+0x2c>
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d101      	bne.n	800154c <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001548:	2302      	movs	r3, #2
 800154a:	e014      	b.n	8001576 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	68ba      	ldr	r2, [r7, #8]
 8001550:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	69fa      	ldr	r2, [r7, #28]
 8001568:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
	...

08001584 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
 8001590:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  if ( (SSID == NULL) || (Password == NULL) )
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <ES_WIFI_Connect+0x1a>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d102      	bne.n	80015a4 <ES_WIFI_Connect+0x20>
  {
    ret = ES_WIFI_STATUS_ERROR;
 800159e:	2302      	movs	r3, #2
 80015a0:	75fb      	strb	r3, [r7, #23]
 80015a2:	e062      	b.n	800166a <ES_WIFI_Connect+0xe6>
  }
  else
  {
    LOCK_WIFI();

    sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	4931      	ldr	r1, [pc, #196]	; (8001674 <ES_WIFI_Connect+0xf0>)
 80015ae:	4618      	mov	r0, r3
 80015b0:	f005 f806 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015c0:	461a      	mov	r2, r3
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f7ff fe0a 	bl	80011dc <AT_ExecuteCommand>
 80015c8:	4603      	mov	r3, r0
 80015ca:	75fb      	strb	r3, [r7, #23]
    if(ret == ES_WIFI_STATUS_OK)
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d14b      	bne.n	800166a <ES_WIFI_Connect+0xe6>
    {
      sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	4927      	ldr	r1, [pc, #156]	; (8001678 <ES_WIFI_Connect+0xf4>)
 80015dc:	4618      	mov	r0, r3
 80015de:	f004 ffef 	bl	80065c0 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015ee:	461a      	mov	r2, r3
 80015f0:	68f8      	ldr	r0, [r7, #12]
 80015f2:	f7ff fdf3 	bl	80011dc <AT_ExecuteCommand>
 80015f6:	4603      	mov	r3, r0
 80015f8:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 80015fa:	7dfb      	ldrb	r3, [r7, #23]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d134      	bne.n	800166a <ES_WIFI_Connect+0xe6>
      {
        Obj->Security = SecType;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	78fa      	ldrb	r2, [r7, #3]
 8001604:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
        sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800160e:	78fa      	ldrb	r2, [r7, #3]
 8001610:	491a      	ldr	r1, [pc, #104]	; (800167c <ES_WIFI_Connect+0xf8>)
 8001612:	4618      	mov	r0, r3
 8001614:	f004 ffd4 	bl	80065c0 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001624:	461a      	mov	r2, r3
 8001626:	68f8      	ldr	r0, [r7, #12]
 8001628:	f7ff fdd8 	bl	80011dc <AT_ExecuteCommand>
 800162c:	4603      	mov	r3, r0
 800162e:	75fb      	strb	r3, [r7, #23]

        if(ret == ES_WIFI_STATUS_OK)
 8001630:	7dfb      	ldrb	r3, [r7, #23]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d119      	bne.n	800166a <ES_WIFI_Connect+0xe6>
        {
          sprintf((char*)Obj->CmdData,"C0\r");
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800163c:	4910      	ldr	r1, [pc, #64]	; (8001680 <ES_WIFI_Connect+0xfc>)
 800163e:	4618      	mov	r0, r3
 8001640:	f004 ffbe 	bl	80065c0 <siprintf>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001650:	461a      	mov	r2, r3
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f7ff fdc2 	bl	80011dc <AT_ExecuteCommand>
 8001658:	4603      	mov	r3, r0
 800165a:	75fb      	strb	r3, [r7, #23]
          if(ret == ES_WIFI_STATUS_OK)
 800165c:	7dfb      	ldrb	r3, [r7, #23]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d103      	bne.n	800166a <ES_WIFI_Connect+0xe6>
          {
            Obj->NetSettings.IsConnected = 1;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2201      	movs	r2, #1
 8001666:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
      }
    }

    UNLOCK_WIFI();
  }
  return ret;
 800166a:	7dfb      	ldrb	r3, [r7, #23]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3718      	adds	r7, #24
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	08007e0c 	.word	0x08007e0c
 8001678:	08007e14 	.word	0x08007e14
 800167c:	08007e1c 	.word	0x08007e1c
 8001680:	08007e24 	.word	0x08007e24

08001684 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001692:	4911      	ldr	r1, [pc, #68]	; (80016d8 <ES_WIFI_IsConnected+0x54>)
 8001694:	4618      	mov	r0, r3
 8001696:	f004 ff93 	bl	80065c0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016a6:	461a      	mov	r2, r3
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff fd97 	bl	80011dc <AT_ExecuteCommand>
 80016ae:	4603      	mov	r3, r0
 80016b0:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d108      	bne.n	80016ca <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f503 7294 	add.w	r2, r3, #296	; 0x128
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	33d2      	adds	r3, #210	; 0xd2
 80016c2:	4619      	mov	r1, r3
 80016c4:	4610      	mov	r0, r2
 80016c6:	f7ff fd73 	bl	80011b0 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	08007e28 	.word	0x08007e28

080016dc <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016ea:	4910      	ldr	r1, [pc, #64]	; (800172c <ES_WIFI_GetNetworkSettings+0x50>)
 80016ec:	4618      	mov	r0, r3
 80016ee:	f004 ff67 	bl	80065c0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016fe:	461a      	mov	r2, r3
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fd6b 	bl	80011dc <AT_ExecuteCommand>
 8001706:	4603      	mov	r3, r0
 8001708:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d108      	bne.n	8001722 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f503 7294 	add.w	r2, r3, #296	; 0x128
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	338d      	adds	r3, #141	; 0x8d
 800171a:	4619      	mov	r1, r3
 800171c:	4610      	mov	r0, r2
 800171e:	f7ff fc97 	bl	8001050 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8001722:	7bfb      	ldrb	r3, [r7, #15]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	08007e30 	.word	0x08007e30

08001730 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001740:	4912      	ldr	r1, [pc, #72]	; (800178c <ES_WIFI_GetMACAddress+0x5c>)
 8001742:	4618      	mov	r0, r3
 8001744:	f004 ff3c 	bl	80065c0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001754:	461a      	mov	r2, r3
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fd40 	bl	80011dc <AT_ExecuteCommand>
 800175c:	4603      	mov	r3, r0
 800175e:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8001760:	7bfb      	ldrb	r3, [r7, #15]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10c      	bne.n	8001780 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800176c:	3302      	adds	r3, #2
 800176e:	4908      	ldr	r1, [pc, #32]	; (8001790 <ES_WIFI_GetMACAddress+0x60>)
 8001770:	4618      	mov	r0, r3
 8001772:	f004 ff6f 	bl	8006654 <strtok>
 8001776:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 8001778:	6839      	ldr	r1, [r7, #0]
 800177a:	68b8      	ldr	r0, [r7, #8]
 800177c:	f7ff fb9c 	bl	8000eb8 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8001780:	7bfb      	ldrb	r3, [r7, #15]
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	08007e80 	.word	0x08007e80
 8001790:	08007e84 	.word	0x08007e84

08001794 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b087      	sub	sp, #28
 8001798:	af02      	add	r7, sp, #8
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d003      	beq.n	80017b2 <ES_WIFI_StartClientConnection+0x1e>
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b03      	cmp	r3, #3
 80017b0:	d105      	bne.n	80017be <ES_WIFI_StartClientConnection+0x2a>
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	889b      	ldrh	r3, [r3, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <ES_WIFI_StartClientConnection+0x2a>
 80017ba:	2302      	movs	r3, #2
 80017bc:	e0dd      	b.n	800197a <ES_WIFI_StartClientConnection+0x1e6>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	789b      	ldrb	r3, [r3, #2]
 80017c8:	461a      	mov	r2, r3
 80017ca:	496e      	ldr	r1, [pc, #440]	; (8001984 <ES_WIFI_StartClientConnection+0x1f0>)
 80017cc:	f004 fef8 	bl	80065c0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017dc:	461a      	mov	r2, r3
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff fcfc 	bl	80011dc <AT_ExecuteCommand>
 80017e4:	4603      	mov	r3, r0
 80017e6:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d114      	bne.n	8001818 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4963      	ldr	r1, [pc, #396]	; (8001988 <ES_WIFI_StartClientConnection+0x1f4>)
 80017fc:	f004 fee0 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800180c:	461a      	mov	r2, r3
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff fce4 	bl	80011dc <AT_ExecuteCommand>
 8001814:	4603      	mov	r3, r0
 8001816:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8001818:	7bfb      	ldrb	r3, [r7, #15]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d114      	bne.n	8001848 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	88db      	ldrh	r3, [r3, #6]
 8001828:	461a      	mov	r2, r3
 800182a:	4958      	ldr	r1, [pc, #352]	; (800198c <ES_WIFI_StartClientConnection+0x1f8>)
 800182c:	f004 fec8 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800183c:	461a      	mov	r2, r3
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff fccc 	bl	80011dc <AT_ExecuteCommand>
 8001844:	4603      	mov	r3, r0
 8001846:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d11c      	bne.n	8001888 <ES_WIFI_StartClientConnection+0xf4>
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <ES_WIFI_StartClientConnection+0xca>
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b03      	cmp	r3, #3
 800185c:	d114      	bne.n	8001888 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	889b      	ldrh	r3, [r3, #4]
 8001868:	461a      	mov	r2, r3
 800186a:	4949      	ldr	r1, [pc, #292]	; (8001990 <ES_WIFI_StartClientConnection+0x1fc>)
 800186c:	f004 fea8 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800187c:	461a      	mov	r2, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7ff fcac 	bl	80011dc <AT_ExecuteCommand>
 8001884:	4603      	mov	r3, r0
 8001886:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d128      	bne.n	80018e0 <ES_WIFI_StartClientConnection+0x14c>
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <ES_WIFI_StartClientConnection+0x10a>
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b03      	cmp	r3, #3
 800189c:	d120      	bne.n	80018e0 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	7a1b      	ldrb	r3, [r3, #8]
 80018a8:	4619      	mov	r1, r3
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	7a5b      	ldrb	r3, [r3, #9]
 80018ae:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	7a9b      	ldrb	r3, [r3, #10]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80018b4:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	7adb      	ldrb	r3, [r3, #11]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80018ba:	9301      	str	r3, [sp, #4]
 80018bc:	9200      	str	r2, [sp, #0]
 80018be:	4623      	mov	r3, r4
 80018c0:	460a      	mov	r2, r1
 80018c2:	4934      	ldr	r1, [pc, #208]	; (8001994 <ES_WIFI_StartClientConnection+0x200>)
 80018c4:	f004 fe7c 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80018d4:	461a      	mov	r2, r3
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff fc80 	bl	80011dc <AT_ExecuteCommand>
 80018dc:	4603      	mov	r3, r0
 80018de:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d118      	bne.n	8001918 <ES_WIFI_StartClientConnection+0x184>
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	d114      	bne.n	8001918 <ES_WIFI_StartClientConnection+0x184>
  {
    /* No check,  ROOT CA only , or all certificats */
    sprintf((char*)Obj->CmdData,"P9=%d\r",conn->TLScheckMode);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	785b      	ldrb	r3, [r3, #1]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4927      	ldr	r1, [pc, #156]	; (8001998 <ES_WIFI_StartClientConnection+0x204>)
 80018fc:	f004 fe60 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800190c:	461a      	mov	r2, r3
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff fc64 	bl	80011dc <AT_ExecuteCommand>
 8001914:	4603      	mov	r3, r0
 8001916:	73fb      	strb	r3, [r7, #15]
  }
#if 1
  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d116      	bne.n	800194c <ES_WIFI_StartClientConnection+0x1b8>
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b03      	cmp	r3, #3
 8001924:	d112      	bne.n	800194c <ES_WIFI_StartClientConnection+0x1b8>
  {
    /* Optional ROOT CA only 1, Root CA =0 */
    sprintf((char*)Obj->CmdData,"PB=0\r");
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800192c:	491b      	ldr	r1, [pc, #108]	; (800199c <ES_WIFI_StartClientConnection+0x208>)
 800192e:	4618      	mov	r0, r3
 8001930:	f004 fe46 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001940:	461a      	mov	r2, r3
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff fc4a 	bl	80011dc <AT_ExecuteCommand>
 8001948:	4603      	mov	r3, r0
 800194a:	73fb      	strb	r3, [r7, #15]
  }
#endif
  if (ret == ES_WIFI_STATUS_OK)
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d112      	bne.n	8001978 <ES_WIFI_StartClientConnection+0x1e4>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001958:	4911      	ldr	r1, [pc, #68]	; (80019a0 <ES_WIFI_StartClientConnection+0x20c>)
 800195a:	4618      	mov	r0, r3
 800195c:	f004 fe30 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800196c:	461a      	mov	r2, r3
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fc34 	bl	80011dc <AT_ExecuteCommand>
 8001974:	4603      	mov	r3, r0
 8001976:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8001978:	7bfb      	ldrb	r3, [r7, #15]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3714      	adds	r7, #20
 800197e:	46bd      	mov	sp, r7
 8001980:	bd90      	pop	{r4, r7, pc}
 8001982:	bf00      	nop
 8001984:	08007ee8 	.word	0x08007ee8
 8001988:	08007ef0 	.word	0x08007ef0
 800198c:	08007ef8 	.word	0x08007ef8
 8001990:	08007f00 	.word	0x08007f00
 8001994:	08007f08 	.word	0x08007f08
 8001998:	08007f18 	.word	0x08007f18
 800199c:	08007f20 	.word	0x08007f20
 80019a0:	08007f28 	.word	0x08007f28

080019a4 <ES_WIFI_StopClientConnection>:
  * @brief  Stop Client connection.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	789b      	ldrb	r3, [r3, #2]
 80019b8:	461a      	mov	r2, r3
 80019ba:	4915      	ldr	r1, [pc, #84]	; (8001a10 <ES_WIFI_StopClientConnection+0x6c>)
 80019bc:	f004 fe00 	bl	80065c0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019cc:	461a      	mov	r2, r3
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7ff fc04 	bl	80011dc <AT_ExecuteCommand>
 80019d4:	4603      	mov	r3, r0
 80019d6:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d112      	bne.n	8001a04 <ES_WIFI_StopClientConnection+0x60>
  {
    sprintf((char*)Obj->CmdData,"P6=0\r");
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019e4:	490b      	ldr	r1, [pc, #44]	; (8001a14 <ES_WIFI_StopClientConnection+0x70>)
 80019e6:	4618      	mov	r0, r3
 80019e8:	f004 fdea 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019f8:	461a      	mov	r2, r3
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7ff fbee 	bl	80011dc <AT_ExecuteCommand>
 8001a00:	4603      	mov	r3, r0
 8001a02:	73fb      	strb	r3, [r7, #15]
  }
  UNLOCK_WIFI();
  return ret;
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	08007ee8 	.word	0x08007ee8
 8001a14:	08007f30 	.word	0x08007f30

08001a18 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af02      	add	r7, sp, #8
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	607a      	str	r2, [r7, #4]
 8001a22:	461a      	mov	r2, r3
 8001a24:	460b      	mov	r3, r1
 8001a26:	72fb      	strb	r3, [r7, #11]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8001a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d102      	bne.n	8001a3c <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8001a36:	2301      	movs	r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	e001      	b.n	8001a40 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3e:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8001a40:	893b      	ldrh	r3, [r7, #8]
 8001a42:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001a46:	d302      	bcc.n	8001a4e <ES_WIFI_SendData+0x36>
 8001a48:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8001a4c:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8001a4e:	6a3b      	ldr	r3, [r7, #32]
 8001a50:	893a      	ldrh	r2, [r7, #8]
 8001a52:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a5a:	7afa      	ldrb	r2, [r7, #11]
 8001a5c:	492d      	ldr	r1, [pc, #180]	; (8001b14 <ES_WIFI_SendData+0xfc>)
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f004 fdae 	bl	80065c0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a70:	461a      	mov	r2, r3
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f7ff fbb2 	bl	80011dc <AT_ExecuteCommand>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8001a7c:	7cfb      	ldrb	r3, [r7, #19]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d13c      	bne.n	8001afc <ES_WIFI_SendData+0xe4>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	4923      	ldr	r1, [pc, #140]	; (8001b18 <ES_WIFI_SendData+0x100>)
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f004 fd97 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f7ff fb9b 	bl	80011dc <AT_ExecuteCommand>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8001aaa:	7cfb      	ldrb	r3, [r7, #19]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d125      	bne.n	8001afc <ES_WIFI_SendData+0xe4>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ab6:	893a      	ldrh	r2, [r7, #8]
 8001ab8:	4918      	ldr	r1, [pc, #96]	; (8001b1c <ES_WIFI_SendData+0x104>)
 8001aba:	4618      	mov	r0, r3
 8001abc:	f004 fd80 	bl	80065c0 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001acc:	893a      	ldrh	r2, [r7, #8]
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f7ff fbe7 	bl	80012a8 <AT_RequestSendData>
 8001ada:	4603      	mov	r3, r0
 8001adc:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8001ade:	7cfb      	ldrb	r3, [r7, #19]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d10b      	bne.n	8001afc <ES_WIFI_SendData+0xe4>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001aea:	490d      	ldr	r1, [pc, #52]	; (8001b20 <ES_WIFI_SendData+0x108>)
 8001aec:	4618      	mov	r0, r3
 8001aee:	f004 fd9a 	bl	8006626 <strstr>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <ES_WIFI_SendData+0xe4>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
          ret = ES_WIFI_STATUS_ERROR;
 8001af8:	2302      	movs	r3, #2
 8001afa:	74fb      	strb	r3, [r7, #19]
  else
  {
   DEBUG("P0 command failed\n");
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8001afc:	7cfb      	ldrb	r3, [r7, #19]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d102      	bne.n	8001b08 <ES_WIFI_SendData+0xf0>
  {
    *SentLen = 0;
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	2200      	movs	r2, #0
 8001b06:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8001b08:	7cfb      	ldrb	r3, [r7, #19]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	08007ee8 	.word	0x08007ee8
 8001b18:	08007fcc 	.word	0x08007fcc
 8001b1c:	08007fd4 	.word	0x08007fd4
 8001b20:	08007fe0 	.word	0x08007fe0

08001b24 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b088      	sub	sp, #32
 8001b28:	af02      	add	r7, sp, #8
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	607a      	str	r2, [r7, #4]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	460b      	mov	r3, r1
 8001b32:	72fb      	strb	r3, [r7, #11]
 8001b34:	4613      	mov	r3, r2
 8001b36:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8001b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d102      	bne.n	8001b48 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8001b42:	2301      	movs	r3, #1
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	e001      	b.n	8001b4c <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8001b4c:	893b      	ldrh	r3, [r7, #8]
 8001b4e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001b52:	d862      	bhi.n	8001c1a <ES_WIFI_ReceiveData+0xf6>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b5a:	7afa      	ldrb	r2, [r7, #11]
 8001b5c:	4931      	ldr	r1, [pc, #196]	; (8001c24 <ES_WIFI_ReceiveData+0x100>)
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f004 fd2e 	bl	80065c0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b70:	461a      	mov	r2, r3
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f7ff fb32 	bl	80011dc <AT_ExecuteCommand>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8001b7c:	7cfb      	ldrb	r3, [r7, #19]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d146      	bne.n	8001c10 <ES_WIFI_ReceiveData+0xec>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b88:	893a      	ldrh	r2, [r7, #8]
 8001b8a:	4927      	ldr	r1, [pc, #156]	; (8001c28 <ES_WIFI_ReceiveData+0x104>)
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f004 fd17 	bl	80065c0 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	68f8      	ldr	r0, [r7, #12]
 8001ba2:	f7ff fb1b 	bl	80011dc <AT_ExecuteCommand>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8001baa:	7cfb      	ldrb	r3, [r7, #19]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d12b      	bne.n	8001c08 <ES_WIFI_ReceiveData+0xe4>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	491c      	ldr	r1, [pc, #112]	; (8001c2c <ES_WIFI_ReceiveData+0x108>)
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f004 fd00 	bl	80065c0 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001bcc:	461a      	mov	r2, r3
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	f7ff fb04 	bl	80011dc <AT_ExecuteCommand>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8001bd8:	7cfb      	ldrb	r3, [r7, #19]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d11d      	bne.n	8001c1a <ES_WIFI_ReceiveData+0xf6>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001be4:	4912      	ldr	r1, [pc, #72]	; (8001c30 <ES_WIFI_ReceiveData+0x10c>)
 8001be6:	4618      	mov	r0, r3
 8001be8:	f004 fcea 	bl	80065c0 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001bf2:	893a      	ldrh	r2, [r7, #8]
 8001bf4:	6a3b      	ldr	r3, [r7, #32]
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	68f8      	ldr	r0, [r7, #12]
 8001bfe:	f7ff fbc9 	bl	8001394 <AT_RequestReceiveData>
 8001c02:	4603      	mov	r3, r0
 8001c04:	74fb      	strb	r3, [r7, #19]
 8001c06:	e008      	b.n	8001c1a <ES_WIFI_ReceiveData+0xf6>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
        *Receivedlen = 0;
 8001c08:	6a3b      	ldr	r3, [r7, #32]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	801a      	strh	r2, [r3, #0]
 8001c0e:	e004      	b.n	8001c1a <ES_WIFI_ReceiveData+0xf6>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
      issue15++;
 8001c10:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <ES_WIFI_ReceiveData+0x110>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	3301      	adds	r3, #1
 8001c16:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <ES_WIFI_ReceiveData+0x110>)
 8001c18:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001c1a:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	08007ee8 	.word	0x08007ee8
 8001c28:	08007fe8 	.word	0x08007fe8
 8001c2c:	08007ff0 	.word	0x08007ff0
 8001c30:	08007ff8 	.word	0x08007ff8
 8001c34:	20000aa4 	.word	0x20000aa4

08001c38 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08c      	sub	sp, #48	; 0x30
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8001c40:	4b56      	ldr	r3, [pc, #344]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c44:	4a55      	ldr	r2, [pc, #340]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c4a:	6593      	str	r3, [r2, #88]	; 0x58
 8001c4c:	4b53      	ldr	r3, [pc, #332]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c54:	61bb      	str	r3, [r7, #24]
 8001c56:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c58:	4b50      	ldr	r3, [pc, #320]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5c:	4a4f      	ldr	r2, [pc, #316]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c5e:	f043 0302 	orr.w	r3, r3, #2
 8001c62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c64:	4b4d      	ldr	r3, [pc, #308]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	617b      	str	r3, [r7, #20]
 8001c6e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c70:	4b4a      	ldr	r3, [pc, #296]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c74:	4a49      	ldr	r2, [pc, #292]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c76:	f043 0304 	orr.w	r3, r3, #4
 8001c7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c7c:	4b47      	ldr	r3, [pc, #284]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c88:	4b44      	ldr	r3, [pc, #272]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8c:	4a43      	ldr	r2, [pc, #268]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c8e:	f043 0310 	orr.w	r3, r3, #16
 8001c92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c94:	4b41      	ldr	r3, [pc, #260]	; (8001d9c <SPI_WIFI_MspInit+0x164>)
 8001c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c98:	f003 0310 	and.w	r3, r3, #16
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ca6:	483e      	ldr	r0, [pc, #248]	; (8001da0 <SPI_WIFI_MspInit+0x168>)
 8001ca8:	f001 f898 	bl	8002ddc <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8001cac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cb0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8001cbe:	f107 031c 	add.w	r3, r7, #28
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4836      	ldr	r0, [pc, #216]	; (8001da0 <SPI_WIFI_MspInit+0x168>)
 8001cc6:	f000 fedf 	bl	8002a88 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8001cce:	4b35      	ldr	r3, [pc, #212]	; (8001da4 <SPI_WIFI_MspInit+0x16c>)
 8001cd0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8001cda:	f107 031c 	add.w	r3, r7, #28
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4831      	ldr	r0, [pc, #196]	; (8001da8 <SPI_WIFI_MspInit+0x170>)
 8001ce2:	f000 fed1 	bl	8002a88 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8001ce6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cea:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8001cfc:	f107 031c 	add.w	r3, r7, #28
 8001d00:	4619      	mov	r1, r3
 8001d02:	4829      	ldr	r0, [pc, #164]	; (8001da8 <SPI_WIFI_MspInit+0x170>)
 8001d04:	f000 fec0 	bl	8002a88 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8001d08:	2201      	movs	r2, #1
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	4826      	ldr	r0, [pc, #152]	; (8001da8 <SPI_WIFI_MspInit+0x170>)
 8001d0e:	f001 f865 	bl	8002ddc <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8001d12:	2301      	movs	r3, #1
 8001d14:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001d16:	2301      	movs	r3, #1
 8001d18:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8001d22:	f107 031c 	add.w	r3, r7, #28
 8001d26:	4619      	mov	r1, r3
 8001d28:	481f      	ldr	r0, [pc, #124]	; (8001da8 <SPI_WIFI_MspInit+0x170>)
 8001d2a:	f000 fead 	bl	8002a88 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8001d2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d32:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001d34:	2302      	movs	r3, #2
 8001d36:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001d40:	2306      	movs	r3, #6
 8001d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8001d44:	f107 031c 	add.w	r3, r7, #28
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4818      	ldr	r0, [pc, #96]	; (8001dac <SPI_WIFI_MspInit+0x174>)
 8001d4c:	f000 fe9c 	bl	8002a88 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8001d50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d54:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001d56:	2302      	movs	r3, #2
 8001d58:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001d62:	2306      	movs	r3, #6
 8001d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8001d66:	f107 031c 	add.w	r3, r7, #28
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	480f      	ldr	r0, [pc, #60]	; (8001dac <SPI_WIFI_MspInit+0x174>)
 8001d6e:	f000 fe8b 	bl	8002a88 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8001d72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d76:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001d80:	2301      	movs	r3, #1
 8001d82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001d84:	2306      	movs	r3, #6
 8001d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8001d88:	f107 031c 	add.w	r3, r7, #28
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4807      	ldr	r0, [pc, #28]	; (8001dac <SPI_WIFI_MspInit+0x174>)
 8001d90:	f000 fe7a 	bl	8002a88 <HAL_GPIO_Init>
}
 8001d94:	bf00      	nop
 8001d96:	3730      	adds	r7, #48	; 0x30
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	48000400 	.word	0x48000400
 8001da4:	10110000 	.word	0x10110000
 8001da8:	48001000 	.word	0x48001000
 8001dac:	48000800 	.word	0x48000800

08001db0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d145      	bne.n	8001e50 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8001dc4:	4b27      	ldr	r3, [pc, #156]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001dc6:	4a28      	ldr	r2, [pc, #160]	; (8001e68 <SPI_WIFI_Init+0xb8>)
 8001dc8:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8001dca:	4826      	ldr	r0, [pc, #152]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001dcc:	f7ff ff34 	bl	8001c38 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8001dd0:	4b24      	ldr	r3, [pc, #144]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001dd2:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dd6:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8001dd8:	4b22      	ldr	r3, [pc, #136]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8001dde:	4b21      	ldr	r3, [pc, #132]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001de0:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001de4:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8001de6:	4b1f      	ldr	r3, [pc, #124]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8001dec:	4b1d      	ldr	r3, [pc, #116]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8001df2:	4b1c      	ldr	r3, [pc, #112]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001df4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001df8:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001dfc:	2210      	movs	r2, #16
 8001dfe:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8001e00:	4b18      	ldr	r3, [pc, #96]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8001e06:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8001e0c:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 8001e12:	4b14      	ldr	r3, [pc, #80]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8001e18:	4812      	ldr	r0, [pc, #72]	; (8001e64 <SPI_WIFI_Init+0xb4>)
 8001e1a:	f001 ff21 	bl	8003c60 <HAL_SPI_Init>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d002      	beq.n	8001e2a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e28:	e018      	b.n	8001e5c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	2007      	movs	r0, #7
 8001e30:	f000 fdf3 	bl	8002a1a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8001e34:	2007      	movs	r0, #7
 8001e36:	f000 fe0c 	bl	8002a52 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	2033      	movs	r0, #51	; 0x33
 8001e40:	f000 fdeb 	bl	8002a1a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8001e44:	2033      	movs	r0, #51	; 0x33
 8001e46:	f000 fe04 	bl	8002a52 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8001e4a:	200a      	movs	r0, #10
 8001e4c:	f000 f9fe 	bl	800224c <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8001e50:	f000 f80c 	bl	8001e6c <SPI_WIFI_ResetModule>
 8001e54:	4603      	mov	r3, r0
 8001e56:	73fb      	strb	r3, [r7, #15]

  return rc;
 8001e58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000aa8 	.word	0x20000aa8
 8001e68:	40003c00 	.word	0x40003c00

08001e6c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8001e72:	f000 fcc7 	bl	8002804 <HAL_GetTick>
 8001e76:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e82:	4830      	ldr	r0, [pc, #192]	; (8001f44 <SPI_WIFI_ResetModule+0xd8>)
 8001e84:	f000 ffaa 	bl	8002ddc <HAL_GPIO_WritePin>
 8001e88:	200a      	movs	r0, #10
 8001e8a:	f000 fcc7 	bl	800281c <HAL_Delay>
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e94:	482b      	ldr	r0, [pc, #172]	; (8001f44 <SPI_WIFI_ResetModule+0xd8>)
 8001e96:	f000 ffa1 	bl	8002ddc <HAL_GPIO_WritePin>
 8001e9a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e9e:	f000 fcbd 	bl	800281c <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	4827      	ldr	r0, [pc, #156]	; (8001f44 <SPI_WIFI_ResetModule+0xd8>)
 8001ea8:	f000 ff98 	bl	8002ddc <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001eac:	200f      	movs	r0, #15
 8001eae:	f000 f9cd 	bl	800224c <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8001eb2:	e020      	b.n	8001ef6 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	463a      	mov	r2, r7
 8001eb8:	18d1      	adds	r1, r2, r3
 8001eba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	4821      	ldr	r0, [pc, #132]	; (8001f48 <SPI_WIFI_ResetModule+0xdc>)
 8001ec2:	f001 ffd5 	bl	8003e70 <HAL_SPI_Receive>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
 8001ecc:	3302      	adds	r3, #2
 8001ece:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8001ed0:	f000 fc98 	bl	8002804 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ede:	d202      	bcs.n	8001ee6 <SPI_WIFI_ResetModule+0x7a>
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d007      	beq.n	8001ef6 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	2101      	movs	r1, #1
 8001eea:	4816      	ldr	r0, [pc, #88]	; (8001f44 <SPI_WIFI_ResetModule+0xd8>)
 8001eec:	f000 ff76 	bl	8002ddc <HAL_GPIO_WritePin>
      return -1;
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ef4:	e021      	b.n	8001f3a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8001ef6:	2102      	movs	r1, #2
 8001ef8:	4812      	ldr	r0, [pc, #72]	; (8001f44 <SPI_WIFI_ResetModule+0xd8>)
 8001efa:	f000 ff57 	bl	8002dac <HAL_GPIO_ReadPin>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d0d7      	beq.n	8001eb4 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8001f04:	2201      	movs	r2, #1
 8001f06:	2101      	movs	r1, #1
 8001f08:	480e      	ldr	r0, [pc, #56]	; (8001f44 <SPI_WIFI_ResetModule+0xd8>)
 8001f0a:	f000 ff67 	bl	8002ddc <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8001f0e:	783b      	ldrb	r3, [r7, #0]
 8001f10:	2b15      	cmp	r3, #21
 8001f12:	d10e      	bne.n	8001f32 <SPI_WIFI_ResetModule+0xc6>
 8001f14:	787b      	ldrb	r3, [r7, #1]
 8001f16:	2b15      	cmp	r3, #21
 8001f18:	d10b      	bne.n	8001f32 <SPI_WIFI_ResetModule+0xc6>
 8001f1a:	78bb      	ldrb	r3, [r7, #2]
 8001f1c:	2b0d      	cmp	r3, #13
 8001f1e:	d108      	bne.n	8001f32 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8001f20:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8001f22:	2b0a      	cmp	r3, #10
 8001f24:	d105      	bne.n	8001f32 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8001f26:	793b      	ldrb	r3, [r7, #4]
 8001f28:	2b3e      	cmp	r3, #62	; 0x3e
 8001f2a:	d102      	bne.n	8001f32 <SPI_WIFI_ResetModule+0xc6>
 8001f2c:	797b      	ldrb	r3, [r7, #5]
 8001f2e:	2b20      	cmp	r3, #32
 8001f30:	d002      	beq.n	8001f38 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f36:	e000      	b.n	8001f3a <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	48001000 	.word	0x48001000
 8001f48:	20000aa8 	.word	0x20000aa8

08001f4c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <SPI_WIFI_DeInit+0x10>)
 8001f52:	f001 ff51 	bl	8003df8 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20000aa8 	.word	0x20000aa8

08001f60 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8001f68:	f000 fc4c 	bl	8002804 <HAL_GetTick>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8001f70:	e00a      	b.n	8001f88 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001f72:	f000 fc47 	bl	8002804 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	1ad2      	subs	r2, r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d902      	bls.n	8001f88 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8001f82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f86:	e007      	b.n	8001f98 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8001f88:	2102      	movs	r1, #2
 8001f8a:	4805      	ldr	r0, [pc, #20]	; (8001fa0 <wait_cmddata_rdy_high+0x40>)
 8001f8c:	f000 ff0e 	bl	8002dac <HAL_GPIO_ReadPin>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d1ed      	bne.n	8001f72 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3710      	adds	r7, #16
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	48001000 	.word	0x48001000

08001fa4 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8001fac:	f000 fc2a 	bl	8002804 <HAL_GetTick>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8001fb4:	e00a      	b.n	8001fcc <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001fb6:	f000 fc25 	bl	8002804 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	1ad2      	subs	r2, r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d902      	bls.n	8001fcc <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8001fc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001fca:	e004      	b.n	8001fd6 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <wait_cmddata_rdy_rising_event+0x3c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d0f0      	beq.n	8001fb6 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8001fd4:	2300      	movs	r3, #0
#endif
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000b14 	.word	0x20000b14

08001fe4 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8001fec:	f000 fc0a 	bl	8002804 <HAL_GetTick>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8001ff4:	e00a      	b.n	800200c <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8001ff6:	f000 fc05 	bl	8002804 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	1ad2      	subs	r2, r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	429a      	cmp	r2, r3
 8002004:	d902      	bls.n	800200c <wait_spi_rx_event+0x28>
    {
      return -1;
 8002006:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800200a:	e004      	b.n	8002016 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 800200c:	4b04      	ldr	r3, [pc, #16]	; (8002020 <wait_spi_rx_event+0x3c>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d0f0      	beq.n	8001ff6 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8002014:	2300      	movs	r3, #0
#endif
}
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000b0c 	.word	0x20000b0c

08002024 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800202c:	f000 fbea 	bl	8002804 <HAL_GetTick>
 8002030:	4603      	mov	r3, r0
 8002032:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8002034:	e00a      	b.n	800204c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002036:	f000 fbe5 	bl	8002804 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	1ad2      	subs	r2, r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	429a      	cmp	r2, r3
 8002044:	d902      	bls.n	800204c <wait_spi_tx_event+0x28>
    {
      return -1;
 8002046:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800204a:	e004      	b.n	8002056 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800204c:	4b04      	ldr	r3, [pc, #16]	; (8002060 <wait_spi_tx_event+0x3c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d0f0      	beq.n	8002036 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8002054:	2300      	movs	r3, #0
#endif
}
 8002056:	4618      	mov	r0, r3
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000b10 	.word	0x20000b10

08002064 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	460b      	mov	r3, r1
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8002076:	2201      	movs	r2, #1
 8002078:	2101      	movs	r1, #1
 800207a:	4834      	ldr	r0, [pc, #208]	; (800214c <SPI_WIFI_ReceiveData+0xe8>)
 800207c:	f000 feae 	bl	8002ddc <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002080:	2003      	movs	r0, #3
 8002082:	f000 f8e3 	bl	800224c <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff ff8b 	bl	8001fa4 <wait_cmddata_rdy_rising_event>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	da02      	bge.n	800209a <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002094:	f06f 0302 	mvn.w	r3, #2
 8002098:	e054      	b.n	8002144 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800209a:	2200      	movs	r2, #0
 800209c:	2101      	movs	r1, #1
 800209e:	482b      	ldr	r0, [pc, #172]	; (800214c <SPI_WIFI_ReceiveData+0xe8>)
 80020a0:	f000 fe9c 	bl	8002ddc <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80020a4:	200f      	movs	r0, #15
 80020a6:	f000 f8d1 	bl	800224c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 80020aa:	e03d      	b.n	8002128 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 80020ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020b0:	897b      	ldrh	r3, [r7, #10]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	db02      	blt.n	80020bc <SPI_WIFI_ReceiveData+0x58>
 80020b6:	897b      	ldrh	r3, [r7, #10]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d13c      	bne.n	8002136 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 80020bc:	4b24      	ldr	r3, [pc, #144]	; (8002150 <SPI_WIFI_ReceiveData+0xec>)
 80020be:	2201      	movs	r2, #1
 80020c0:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 80020c2:	f107 0314 	add.w	r3, r7, #20
 80020c6:	2201      	movs	r2, #1
 80020c8:	4619      	mov	r1, r3
 80020ca:	4822      	ldr	r0, [pc, #136]	; (8002154 <SPI_WIFI_ReceiveData+0xf0>)
 80020cc:	f002 fc32 	bl	8004934 <HAL_SPI_Receive_IT>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d007      	beq.n	80020e6 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 80020d6:	2201      	movs	r2, #1
 80020d8:	2101      	movs	r1, #1
 80020da:	481c      	ldr	r0, [pc, #112]	; (800214c <SPI_WIFI_ReceiveData+0xe8>)
 80020dc:	f000 fe7e 	bl	8002ddc <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 80020e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020e4:	e02e      	b.n	8002144 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff7b 	bl	8001fe4 <wait_spi_rx_event>

      pData[0] = tmp[0];
 80020ee:	7d3a      	ldrb	r2, [r7, #20]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3301      	adds	r3, #1
 80020f8:	7d7a      	ldrb	r2, [r7, #21]
 80020fa:	701a      	strb	r2, [r3, #0]
      length += 2;
 80020fc:	8afb      	ldrh	r3, [r7, #22]
 80020fe:	3302      	adds	r3, #2
 8002100:	b29b      	uxth	r3, r3
 8002102:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	3302      	adds	r3, #2
 8002108:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 800210a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800210e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002112:	db09      	blt.n	8002128 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8002114:	2201      	movs	r2, #1
 8002116:	2101      	movs	r1, #1
 8002118:	480c      	ldr	r0, [pc, #48]	; (800214c <SPI_WIFI_ReceiveData+0xe8>)
 800211a:	f000 fe5f 	bl	8002ddc <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800211e:	f7ff fea5 	bl	8001e6c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8002122:	f06f 0303 	mvn.w	r3, #3
 8002126:	e00d      	b.n	8002144 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8002128:	2102      	movs	r1, #2
 800212a:	4808      	ldr	r0, [pc, #32]	; (800214c <SPI_WIFI_ReceiveData+0xe8>)
 800212c:	f000 fe3e 	bl	8002dac <HAL_GPIO_ReadPin>
 8002130:	4603      	mov	r3, r0
 8002132:	2b01      	cmp	r3, #1
 8002134:	d0ba      	beq.n	80020ac <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8002136:	2201      	movs	r2, #1
 8002138:	2101      	movs	r1, #1
 800213a:	4804      	ldr	r0, [pc, #16]	; (800214c <SPI_WIFI_ReceiveData+0xe8>)
 800213c:	f000 fe4e 	bl	8002ddc <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8002140:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	48001000 	.word	0x48001000
 8002150:	20000b0c 	.word	0x20000b0c
 8002154:	20000aa8 	.word	0x20000aa8

08002158 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	460b      	mov	r3, r1
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fef9 	bl	8001f60 <wait_cmddata_rdy_high>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	da02      	bge.n	800217a <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002178:	e04f      	b.n	800221a <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800217a:	4b2a      	ldr	r3, [pc, #168]	; (8002224 <SPI_WIFI_SendData+0xcc>)
 800217c:	2201      	movs	r2, #1
 800217e:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002180:	2200      	movs	r2, #0
 8002182:	2101      	movs	r1, #1
 8002184:	4828      	ldr	r0, [pc, #160]	; (8002228 <SPI_WIFI_SendData+0xd0>)
 8002186:	f000 fe29 	bl	8002ddc <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800218a:	200f      	movs	r0, #15
 800218c:	f000 f85e 	bl	800224c <SPI_WIFI_DelayUs>
  if (len > 1)
 8002190:	897b      	ldrh	r3, [r7, #10]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d919      	bls.n	80021ca <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8002196:	4b25      	ldr	r3, [pc, #148]	; (800222c <SPI_WIFI_SendData+0xd4>)
 8002198:	2201      	movs	r2, #1
 800219a:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 800219c:	897b      	ldrh	r3, [r7, #10]
 800219e:	085b      	lsrs	r3, r3, #1
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	461a      	mov	r2, r3
 80021a4:	68f9      	ldr	r1, [r7, #12]
 80021a6:	4822      	ldr	r0, [pc, #136]	; (8002230 <SPI_WIFI_SendData+0xd8>)
 80021a8:	f002 fb22 	bl	80047f0 <HAL_SPI_Transmit_IT>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d007      	beq.n	80021c2 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 80021b2:	2201      	movs	r2, #1
 80021b4:	2101      	movs	r1, #1
 80021b6:	481c      	ldr	r0, [pc, #112]	; (8002228 <SPI_WIFI_SendData+0xd0>)
 80021b8:	f000 fe10 	bl	8002ddc <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80021bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021c0:	e02b      	b.n	800221a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff2d 	bl	8002024 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 80021ca:	897b      	ldrh	r3, [r7, #10]
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d020      	beq.n	8002216 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 80021d4:	897b      	ldrh	r3, [r7, #10]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	68fa      	ldr	r2, [r7, #12]
 80021da:	4413      	add	r3, r2
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 80021e0:	230a      	movs	r3, #10
 80021e2:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <SPI_WIFI_SendData+0xd4>)
 80021e6:	2201      	movs	r2, #1
 80021e8:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 80021ea:	f107 0314 	add.w	r3, r7, #20
 80021ee:	2201      	movs	r2, #1
 80021f0:	4619      	mov	r1, r3
 80021f2:	480f      	ldr	r0, [pc, #60]	; (8002230 <SPI_WIFI_SendData+0xd8>)
 80021f4:	f002 fafc 	bl	80047f0 <HAL_SPI_Transmit_IT>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d007      	beq.n	800220e <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 80021fe:	2201      	movs	r2, #1
 8002200:	2101      	movs	r1, #1
 8002202:	4809      	ldr	r0, [pc, #36]	; (8002228 <SPI_WIFI_SendData+0xd0>)
 8002204:	f000 fdea 	bl	8002ddc <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800220c:	e005      	b.n	800221a <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff ff07 	bl	8002024 <wait_spi_tx_event>
    
  }
  return len;
 8002216:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800221a:	4618      	mov	r0, r3
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000b14 	.word	0x20000b14
 8002228:	48001000 	.word	0x48001000
 800222c:	20000b10 	.word	0x20000b10
 8002230:	20000aa8 	.word	0x20000aa8

08002234 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f000 faed 	bl	800281c <HAL_Delay>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800225c:	4b20      	ldr	r3, [pc, #128]	; (80022e0 <SPI_WIFI_DelayUs+0x94>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d122      	bne.n	80022aa <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8002264:	4b1f      	ldr	r3, [pc, #124]	; (80022e4 <SPI_WIFI_DelayUs+0x98>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a1f      	ldr	r2, [pc, #124]	; (80022e8 <SPI_WIFI_DelayUs+0x9c>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	099b      	lsrs	r3, r3, #6
 8002270:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800227a:	f000 fac3 	bl	8002804 <HAL_GetTick>
 800227e:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8002280:	e002      	b.n	8002288 <SPI_WIFI_DelayUs+0x3c>
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	3b01      	subs	r3, #1
 8002286:	60bb      	str	r3, [r7, #8]
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f9      	bne.n	8002282 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800228e:	f000 fab9 	bl	8002804 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	4a11      	ldr	r2, [pc, #68]	; (80022e0 <SPI_WIFI_DelayUs+0x94>)
 800229a:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800229c:	4b10      	ldr	r3, [pc, #64]	; (80022e0 <SPI_WIFI_DelayUs+0x94>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d102      	bne.n	80022aa <SPI_WIFI_DelayUs+0x5e>
 80022a4:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <SPI_WIFI_DelayUs+0x94>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 80022aa:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <SPI_WIFI_DelayUs+0x98>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <SPI_WIFI_DelayUs+0xa0>)
 80022b0:	fba2 2303 	umull	r2, r3, r2, r3
 80022b4:	0c9a      	lsrs	r2, r3, #18
 80022b6:	4b0a      	ldr	r3, [pc, #40]	; (80022e0 <SPI_WIFI_DelayUs+0x94>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80022be:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	fb02 f303 	mul.w	r3, r2, r3
 80022c8:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 80022ca:	e002      	b.n	80022d2 <SPI_WIFI_DelayUs+0x86>
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	3b01      	subs	r3, #1
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1f9      	bne.n	80022cc <SPI_WIFI_DelayUs+0x80>
  return;
 80022d8:	bf00      	nop
}
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	20000b18 	.word	0x20000b18
 80022e4:	20000004 	.word	0x20000004
 80022e8:	10624dd3 	.word	0x10624dd3
 80022ec:	431bde83 	.word	0x431bde83

080022f0 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <HAL_SPI_RxCpltCallback+0x24>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d002      	beq.n	8002306 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8002300:	4b04      	ldr	r3, [pc, #16]	; (8002314 <HAL_SPI_RxCpltCallback+0x24>)
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
  }
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	20000b0c 	.word	0x20000b0c

08002318 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_SPI_TxCpltCallback+0x24>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d002      	beq.n	800232e <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8002328:	4b04      	ldr	r3, [pc, #16]	; (800233c <HAL_SPI_TxCpltCallback+0x24>)
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
  }
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	20000b10 	.word	0x20000b10

08002340 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8002344:	4b05      	ldr	r3, [pc, #20]	; (800235c <SPI_WIFI_ISR+0x1c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d102      	bne.n	8002352 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800234c:	4b03      	ldr	r3, [pc, #12]	; (800235c <SPI_WIFI_ISR+0x1c>)
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
   }
}
 8002352:	bf00      	nop
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	20000b14 	.word	0x20000b14

08002360 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <WIFI_Init+0x40>)
 800236c:	9301      	str	r3, [sp, #4]
 800236e:	4b0d      	ldr	r3, [pc, #52]	; (80023a4 <WIFI_Init+0x44>)
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <WIFI_Init+0x48>)
 8002374:	4a0d      	ldr	r2, [pc, #52]	; (80023ac <WIFI_Init+0x4c>)
 8002376:	490e      	ldr	r1, [pc, #56]	; (80023b0 <WIFI_Init+0x50>)
 8002378:	480e      	ldr	r0, [pc, #56]	; (80023b4 <WIFI_Init+0x54>)
 800237a:	f7ff f8cf 	bl	800151c <ES_WIFI_RegisterBusIO>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d107      	bne.n	8002394 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002384:	480b      	ldr	r0, [pc, #44]	; (80023b4 <WIFI_Init+0x54>)
 8002386:	f7ff f89b 	bl	80014c0 <ES_WIFI_Init>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d101      	bne.n	8002394 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8002390:	2300      	movs	r3, #0
 8002392:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8002394:	79fb      	ldrb	r3, [r7, #7]
}
 8002396:	4618      	mov	r0, r3
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	08002065 	.word	0x08002065
 80023a4:	08002159 	.word	0x08002159
 80023a8:	08002235 	.word	0x08002235
 80023ac:	08001f4d 	.word	0x08001f4d
 80023b0:	08001db1 	.word	0x08001db1
 80023b4:	20000b1c 	.word	0x20000b1c

080023b8 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	4613      	mov	r3, r2
 80023c4:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	68f9      	ldr	r1, [r7, #12]
 80023d0:	4809      	ldr	r0, [pc, #36]	; (80023f8 <WIFI_Connect+0x40>)
 80023d2:	f7ff f8d7 	bl	8001584 <ES_WIFI_Connect>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d107      	bne.n	80023ec <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80023dc:	4806      	ldr	r0, [pc, #24]	; (80023f8 <WIFI_Connect+0x40>)
 80023de:	f7ff f97d 	bl	80016dc <ES_WIFI_GetNetworkSettings>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 80023e8:	2300      	movs	r3, #0
 80023ea:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000b1c 	.word	0x20000b1c

080023fc <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8002408:	6879      	ldr	r1, [r7, #4]
 800240a:	4806      	ldr	r0, [pc, #24]	; (8002424 <WIFI_GetMAC_Address+0x28>)
 800240c:	f7ff f990 	bl	8001730 <ES_WIFI_GetMACAddress>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8002416:	2300      	movs	r3, #0
 8002418:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800241a:	7bfb      	ldrb	r3, [r7, #15]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000b1c 	.word	0x20000b1c

08002428 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8002434:	4809      	ldr	r0, [pc, #36]	; (800245c <WIFI_GetIP_Address+0x34>)
 8002436:	f7ff f925 	bl	8001684 <ES_WIFI_IsConnected>
 800243a:	4603      	mov	r3, r0
 800243c:	2b01      	cmp	r3, #1
 800243e:	d107      	bne.n	8002450 <WIFI_GetIP_Address+0x28>
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <WIFI_GetIP_Address+0x34>)
 8002442:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 8002446:	461a      	mov	r2, r3
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8002450:	7bfb      	ldrb	r3, [r7, #15]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000b1c 	.word	0x20000b1c

08002460 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	; 0x28
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	607a      	str	r2, [r7, #4]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	460b      	mov	r3, r1
 800246e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	74bb      	strb	r3, [r7, #18]
  conn.RemotePort = port;
 800247c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800247e:	82bb      	strh	r3, [r7, #20]
  conn.LocalPort = local_port;
 8002480:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002482:	82fb      	strh	r3, [r7, #22]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8002484:	7afb      	ldrb	r3, [r7, #11]
 8002486:	2b00      	cmp	r3, #0
 8002488:	bf14      	ite	ne
 800248a:	2301      	movne	r3, #1
 800248c:	2300      	moveq	r3, #0
 800248e:	b2db      	uxtb	r3, r3
 8002490:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[1] = ipaddr[1];
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	785b      	ldrb	r3, [r3, #1]
 800249c:	767b      	strb	r3, [r7, #25]
  conn.RemoteIP[2] = ipaddr[2];
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	789b      	ldrb	r3, [r3, #2]
 80024a2:	76bb      	strb	r3, [r7, #26]
  conn.RemoteIP[3] = ipaddr[3];
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	78db      	ldrb	r3, [r3, #3]
 80024a8:	76fb      	strb	r3, [r7, #27]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80024aa:	f107 0310 	add.w	r3, r7, #16
 80024ae:	4619      	mov	r1, r3
 80024b0:	4807      	ldr	r0, [pc, #28]	; (80024d0 <WIFI_OpenClientConnection+0x70>)
 80024b2:	f7ff f96f 	bl	8001794 <ES_WIFI_StartClientConnection>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d102      	bne.n	80024c2 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 80024bc:	2300      	movs	r3, #0
 80024be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80024c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3728      	adds	r7, #40	; 0x28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000b1c 	.word	0x20000b1c

080024d4 <WIFI_CloseClientConnection>:
/**
  * @brief  Close client connection
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseClientConnection(uint32_t socket)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	77fb      	strb	r3, [r7, #31]
  ES_WIFI_Conn_t conn;
  conn.Number = socket;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	72bb      	strb	r3, [r7, #10]
  
  if(ES_WIFI_StopClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80024e6:	f107 0308 	add.w	r3, r7, #8
 80024ea:	4619      	mov	r1, r3
 80024ec:	4806      	ldr	r0, [pc, #24]	; (8002508 <WIFI_CloseClientConnection+0x34>)
 80024ee:	f7ff fa59 	bl	80019a4 <ES_WIFI_StopClientConnection>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <WIFI_CloseClientConnection+0x28>
  {
    ret = WIFI_STATUS_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80024fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3720      	adds	r7, #32
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	20000b1c 	.word	0x20000b1c

0800250c <WIFI_SendData>:
  * @param  SentDatalen : (OUT) length actually sent
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen, uint32_t Timeout)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b088      	sub	sp, #32
 8002510:	af02      	add	r7, sp, #8
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607b      	str	r3, [r7, #4]
 8002516:	4603      	mov	r3, r0
 8002518:	73fb      	strb	r3, [r7, #15]
 800251a:	4613      	mov	r3, r2
 800251c:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	75fb      	strb	r3, [r7, #23]

    if(ES_WIFI_SendData(&EsWifiObj, socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002522:	89ba      	ldrh	r2, [r7, #12]
 8002524:	7bf9      	ldrb	r1, [r7, #15]
 8002526:	6a3b      	ldr	r3, [r7, #32]
 8002528:	9301      	str	r3, [sp, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	4613      	mov	r3, r2
 8002530:	68ba      	ldr	r2, [r7, #8]
 8002532:	4806      	ldr	r0, [pc, #24]	; (800254c <WIFI_SendData+0x40>)
 8002534:	f7ff fa70 	bl	8001a18 <ES_WIFI_SendData>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 800253e:	2300      	movs	r3, #0
 8002540:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 8002542:	7dfb      	ldrb	r3, [r7, #23]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000b1c 	.word	0x20000b1c

08002550 <WIFI_ReceiveData>:
  * @param  RcvDatalen : (OUT) length of the data actually received
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen, uint32_t Timeout)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af02      	add	r7, sp, #8
 8002556:	60b9      	str	r1, [r7, #8]
 8002558:	607b      	str	r3, [r7, #4]
 800255a:	4603      	mov	r3, r0
 800255c:	73fb      	strb	r3, [r7, #15]
 800255e:	4613      	mov	r3, r2
 8002560:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002566:	89ba      	ldrh	r2, [r7, #12]
 8002568:	7bf9      	ldrb	r1, [r7, #15]
 800256a:	6a3b      	ldr	r3, [r7, #32]
 800256c:	9301      	str	r3, [sp, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	4613      	mov	r3, r2
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	4806      	ldr	r0, [pc, #24]	; (8002590 <WIFI_ReceiveData+0x40>)
 8002578:	f7ff fad4 	bl	8001b24 <ES_WIFI_ReceiveData>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 8002586:	7dfb      	ldrb	r3, [r7, #23]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3718      	adds	r7, #24
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000b1c 	.word	0x20000b1c

08002594 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b088      	sub	sp, #32
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d10b      	bne.n	80025bc <BSP_LED_Init+0x28>
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <BSP_LED_Init+0x58>)
 80025a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a8:	4a10      	ldr	r2, [pc, #64]	; (80025ec <BSP_LED_Init+0x58>)
 80025aa:	f043 0302 	orr.w	r3, r3, #2
 80025ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <BSP_LED_Init+0x58>)
 80025b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 80025bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025c0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80025c2:	2301      	movs	r3, #1
 80025c4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80025ca:	2302      	movs	r3, #2
 80025cc:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	4a07      	ldr	r2, [pc, #28]	; (80025f0 <BSP_LED_Init+0x5c>)
 80025d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d6:	f107 020c 	add.w	r2, r7, #12
 80025da:	4611      	mov	r1, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f000 fa53 	bl	8002a88 <HAL_GPIO_Init>
}
 80025e2:	bf00      	nop
 80025e4:	3720      	adds	r7, #32
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40021000 	.word	0x40021000
 80025f0:	20000008 	.word	0x20000008

080025f4 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	4a06      	ldr	r2, [pc, #24]	; (800261c <BSP_LED_On+0x28>)
 8002602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002606:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800260a:	b291      	uxth	r1, r2
 800260c:	2201      	movs	r2, #1
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fbe4 	bl	8002ddc <HAL_GPIO_WritePin>
}
 8002614:	bf00      	nop
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000008 	.word	0x20000008

08002620 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	4a06      	ldr	r2, [pc, #24]	; (8002648 <BSP_LED_Toggle+0x28>)
 800262e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002632:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002636:	b292      	uxth	r2, r2
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f000 fbe6 	bl	8002e0c <HAL_GPIO_TogglePin>
}
 8002640:	bf00      	nop
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20000008 	.word	0x20000008

0800264c <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08a      	sub	sp, #40	; 0x28
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	6039      	str	r1, [r7, #0]
 8002656:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8002658:	79fb      	ldrb	r3, [r7, #7]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10b      	bne.n	8002676 <BSP_COM_Init+0x2a>
 800265e:	4b2d      	ldr	r3, [pc, #180]	; (8002714 <BSP_COM_Init+0xc8>)
 8002660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002662:	4a2c      	ldr	r2, [pc, #176]	; (8002714 <BSP_COM_Init+0xc8>)
 8002664:	f043 0302 	orr.w	r3, r3, #2
 8002668:	64d3      	str	r3, [r2, #76]	; 0x4c
 800266a:	4b2a      	ldr	r3, [pc, #168]	; (8002714 <BSP_COM_Init+0xc8>)
 800266c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10b      	bne.n	8002694 <BSP_COM_Init+0x48>
 800267c:	4b25      	ldr	r3, [pc, #148]	; (8002714 <BSP_COM_Init+0xc8>)
 800267e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002680:	4a24      	ldr	r2, [pc, #144]	; (8002714 <BSP_COM_Init+0xc8>)
 8002682:	f043 0302 	orr.w	r3, r3, #2
 8002686:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002688:	4b22      	ldr	r3, [pc, #136]	; (8002714 <BSP_COM_Init+0xc8>)
 800268a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	60fb      	str	r3, [r7, #12]
 8002692:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10b      	bne.n	80026b2 <BSP_COM_Init+0x66>
 800269a:	4b1e      	ldr	r3, [pc, #120]	; (8002714 <BSP_COM_Init+0xc8>)
 800269c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800269e:	4a1d      	ldr	r2, [pc, #116]	; (8002714 <BSP_COM_Init+0xc8>)
 80026a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026a4:	6613      	str	r3, [r2, #96]	; 0x60
 80026a6:	4b1b      	ldr	r3, [pc, #108]	; (8002714 <BSP_COM_Init+0xc8>)
 80026a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 80026b2:	2340      	movs	r3, #64	; 0x40
 80026b4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80026b6:	2302      	movs	r3, #2
 80026b8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80026ba:	2302      	movs	r3, #2
 80026bc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 80026c2:	2307      	movs	r3, #7
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	4a13      	ldr	r2, [pc, #76]	; (8002718 <BSP_COM_Init+0xcc>)
 80026ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ce:	f107 0214 	add.w	r2, r7, #20
 80026d2:	4611      	mov	r1, r2
 80026d4:	4618      	mov	r0, r3
 80026d6:	f000 f9d7 	bl	8002a88 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 80026da:	2380      	movs	r3, #128	; 0x80
 80026dc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80026de:	2302      	movs	r3, #2
 80026e0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 80026e2:	2307      	movs	r3, #7
 80026e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	4a0c      	ldr	r2, [pc, #48]	; (800271c <BSP_COM_Init+0xd0>)
 80026ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ee:	f107 0214 	add.w	r2, r7, #20
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f9c7 	bl	8002a88 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 80026fa:	79fb      	ldrb	r3, [r7, #7]
 80026fc:	4a08      	ldr	r2, [pc, #32]	; (8002720 <BSP_COM_Init+0xd4>)
 80026fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 8002706:	6838      	ldr	r0, [r7, #0]
 8002708:	f003 f829 	bl	800575e <HAL_UART_Init>
}
 800270c:	bf00      	nop
 800270e:	3728      	adds	r7, #40	; 0x28
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40021000 	.word	0x40021000
 8002718:	20000010 	.word	0x20000010
 800271c:	20000014 	.word	0x20000014
 8002720:	2000000c 	.word	0x2000000c

08002724 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800272a:	2300      	movs	r3, #0
 800272c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272e:	2003      	movs	r0, #3
 8002730:	f000 f968 	bl	8002a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002734:	200f      	movs	r0, #15
 8002736:	f000 f815 	bl	8002764 <HAL_InitTick>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d002      	beq.n	8002746 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	71fb      	strb	r3, [r7, #7]
 8002744:	e001      	b.n	800274a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002746:	f000 f805 	bl	8002754 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800274a:	79fb      	ldrb	r3, [r7, #7]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002770:	4b17      	ldr	r3, [pc, #92]	; (80027d0 <HAL_InitTick+0x6c>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d023      	beq.n	80027c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002778:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <HAL_InitTick+0x70>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	4b14      	ldr	r3, [pc, #80]	; (80027d0 <HAL_InitTick+0x6c>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	4619      	mov	r1, r3
 8002782:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002786:	fbb3 f3f1 	udiv	r3, r3, r1
 800278a:	fbb2 f3f3 	udiv	r3, r2, r3
 800278e:	4618      	mov	r0, r3
 8002790:	f000 f96d 	bl	8002a6e <HAL_SYSTICK_Config>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d10f      	bne.n	80027ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b0f      	cmp	r3, #15
 800279e:	d809      	bhi.n	80027b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027a0:	2200      	movs	r2, #0
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027a8:	f000 f937 	bl	8002a1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027ac:	4a0a      	ldr	r2, [pc, #40]	; (80027d8 <HAL_InitTick+0x74>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	e007      	b.n	80027c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]
 80027b8:	e004      	b.n	80027c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	73fb      	strb	r3, [r7, #15]
 80027be:	e001      	b.n	80027c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	2000001c 	.word	0x2000001c
 80027d4:	20000004 	.word	0x20000004
 80027d8:	20000018 	.word	0x20000018

080027dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_IncTick+0x20>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_IncTick+0x24>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <HAL_IncTick+0x24>)
 80027ee:	6013      	str	r3, [r2, #0]
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	2000001c 	.word	0x2000001c
 8002800:	200014ac 	.word	0x200014ac

08002804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return uwTick;
 8002808:	4b03      	ldr	r3, [pc, #12]	; (8002818 <HAL_GetTick+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	200014ac 	.word	0x200014ac

0800281c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7ff ffee 	bl	8002804 <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002834:	d005      	beq.n	8002842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002836:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_Delay+0x44>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002842:	bf00      	nop
 8002844:	f7ff ffde 	bl	8002804 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	429a      	cmp	r2, r3
 8002852:	d8f7      	bhi.n	8002844 <HAL_Delay+0x28>
  {
  }
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	2000001c 	.word	0x2000001c

08002864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002874:	4b0c      	ldr	r3, [pc, #48]	; (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002880:	4013      	ands	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800288c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002896:	4a04      	ldr	r2, [pc, #16]	; (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	60d3      	str	r3, [r2, #12]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	e000ed00 	.word	0xe000ed00

080028ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028b0:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <__NVIC_GetPriorityGrouping+0x18>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	0a1b      	lsrs	r3, r3, #8
 80028b6:	f003 0307 	and.w	r3, r3, #7
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	db0b      	blt.n	80028f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f003 021f 	and.w	r2, r3, #31
 80028e0:	4907      	ldr	r1, [pc, #28]	; (8002900 <__NVIC_EnableIRQ+0x38>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	2001      	movs	r0, #1
 80028ea:	fa00 f202 	lsl.w	r2, r0, r2
 80028ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	e000e100 	.word	0xe000e100

08002904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	6039      	str	r1, [r7, #0]
 800290e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	2b00      	cmp	r3, #0
 8002916:	db0a      	blt.n	800292e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	490c      	ldr	r1, [pc, #48]	; (8002950 <__NVIC_SetPriority+0x4c>)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	0112      	lsls	r2, r2, #4
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	440b      	add	r3, r1
 8002928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800292c:	e00a      	b.n	8002944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	b2da      	uxtb	r2, r3
 8002932:	4908      	ldr	r1, [pc, #32]	; (8002954 <__NVIC_SetPriority+0x50>)
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	3b04      	subs	r3, #4
 800293c:	0112      	lsls	r2, r2, #4
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	440b      	add	r3, r1
 8002942:	761a      	strb	r2, [r3, #24]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000e100 	.word	0xe000e100
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002958:	b480      	push	{r7}
 800295a:	b089      	sub	sp, #36	; 0x24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f1c3 0307 	rsb	r3, r3, #7
 8002972:	2b04      	cmp	r3, #4
 8002974:	bf28      	it	cs
 8002976:	2304      	movcs	r3, #4
 8002978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3304      	adds	r3, #4
 800297e:	2b06      	cmp	r3, #6
 8002980:	d902      	bls.n	8002988 <NVIC_EncodePriority+0x30>
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	3b03      	subs	r3, #3
 8002986:	e000      	b.n	800298a <NVIC_EncodePriority+0x32>
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800298c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43da      	mvns	r2, r3
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	401a      	ands	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	fa01 f303 	lsl.w	r3, r1, r3
 80029aa:	43d9      	mvns	r1, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	4313      	orrs	r3, r2
         );
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3724      	adds	r7, #36	; 0x24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d0:	d301      	bcc.n	80029d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029d2:	2301      	movs	r3, #1
 80029d4:	e00f      	b.n	80029f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d6:	4a0a      	ldr	r2, [pc, #40]	; (8002a00 <SysTick_Config+0x40>)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029de:	210f      	movs	r1, #15
 80029e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029e4:	f7ff ff8e 	bl	8002904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <SysTick_Config+0x40>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ee:	4b04      	ldr	r3, [pc, #16]	; (8002a00 <SysTick_Config+0x40>)
 80029f0:	2207      	movs	r2, #7
 80029f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	e000e010 	.word	0xe000e010

08002a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff ff29 	bl	8002864 <__NVIC_SetPriorityGrouping>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a2c:	f7ff ff3e 	bl	80028ac <__NVIC_GetPriorityGrouping>
 8002a30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	68b9      	ldr	r1, [r7, #8]
 8002a36:	6978      	ldr	r0, [r7, #20]
 8002a38:	f7ff ff8e 	bl	8002958 <NVIC_EncodePriority>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a42:	4611      	mov	r1, r2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff5d 	bl	8002904 <__NVIC_SetPriority>
}
 8002a4a:	bf00      	nop
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	4603      	mov	r3, r0
 8002a5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff ff31 	bl	80028c8 <__NVIC_EnableIRQ>
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b082      	sub	sp, #8
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff ffa2 	bl	80029c0 <SysTick_Config>
 8002a7c:	4603      	mov	r3, r0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b087      	sub	sp, #28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a96:	e166      	b.n	8002d66 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8158 	beq.w	8002d60 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d00b      	beq.n	8002ad0 <HAL_GPIO_Init+0x48>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d007      	beq.n	8002ad0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ac4:	2b11      	cmp	r3, #17
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b12      	cmp	r3, #18
 8002ace:	d130      	bne.n	8002b32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	2203      	movs	r2, #3
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	68da      	ldr	r2, [r3, #12]
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b06:	2201      	movs	r2, #1
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	4013      	ands	r3, r2
 8002b14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	091b      	lsrs	r3, r3, #4
 8002b1c:	f003 0201 	and.w	r2, r3, #1
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	2203      	movs	r2, #3
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43db      	mvns	r3, r3
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	4013      	ands	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d003      	beq.n	8002b72 <HAL_GPIO_Init+0xea>
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b12      	cmp	r3, #18
 8002b70:	d123      	bne.n	8002bba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	08da      	lsrs	r2, r3, #3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	3208      	adds	r2, #8
 8002b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	220f      	movs	r2, #15
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4013      	ands	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	691a      	ldr	r2, [r3, #16]
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	08da      	lsrs	r2, r3, #3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3208      	adds	r2, #8
 8002bb4:	6939      	ldr	r1, [r7, #16]
 8002bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f003 0203 	and.w	r2, r3, #3
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 80b2 	beq.w	8002d60 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfc:	4b61      	ldr	r3, [pc, #388]	; (8002d84 <HAL_GPIO_Init+0x2fc>)
 8002bfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c00:	4a60      	ldr	r2, [pc, #384]	; (8002d84 <HAL_GPIO_Init+0x2fc>)
 8002c02:	f043 0301 	orr.w	r3, r3, #1
 8002c06:	6613      	str	r3, [r2, #96]	; 0x60
 8002c08:	4b5e      	ldr	r3, [pc, #376]	; (8002d84 <HAL_GPIO_Init+0x2fc>)
 8002c0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	60bb      	str	r3, [r7, #8]
 8002c12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c14:	4a5c      	ldr	r2, [pc, #368]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	089b      	lsrs	r3, r3, #2
 8002c1a:	3302      	adds	r3, #2
 8002c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	f003 0303 	and.w	r3, r3, #3
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	220f      	movs	r2, #15
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	4013      	ands	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c3e:	d02b      	beq.n	8002c98 <HAL_GPIO_Init+0x210>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a52      	ldr	r2, [pc, #328]	; (8002d8c <HAL_GPIO_Init+0x304>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d025      	beq.n	8002c94 <HAL_GPIO_Init+0x20c>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a51      	ldr	r2, [pc, #324]	; (8002d90 <HAL_GPIO_Init+0x308>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d01f      	beq.n	8002c90 <HAL_GPIO_Init+0x208>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a50      	ldr	r2, [pc, #320]	; (8002d94 <HAL_GPIO_Init+0x30c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d019      	beq.n	8002c8c <HAL_GPIO_Init+0x204>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a4f      	ldr	r2, [pc, #316]	; (8002d98 <HAL_GPIO_Init+0x310>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d013      	beq.n	8002c88 <HAL_GPIO_Init+0x200>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a4e      	ldr	r2, [pc, #312]	; (8002d9c <HAL_GPIO_Init+0x314>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d00d      	beq.n	8002c84 <HAL_GPIO_Init+0x1fc>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a4d      	ldr	r2, [pc, #308]	; (8002da0 <HAL_GPIO_Init+0x318>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d007      	beq.n	8002c80 <HAL_GPIO_Init+0x1f8>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a4c      	ldr	r2, [pc, #304]	; (8002da4 <HAL_GPIO_Init+0x31c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d101      	bne.n	8002c7c <HAL_GPIO_Init+0x1f4>
 8002c78:	2307      	movs	r3, #7
 8002c7a:	e00e      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c7c:	2308      	movs	r3, #8
 8002c7e:	e00c      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c80:	2306      	movs	r3, #6
 8002c82:	e00a      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c84:	2305      	movs	r3, #5
 8002c86:	e008      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c88:	2304      	movs	r3, #4
 8002c8a:	e006      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e004      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c90:	2302      	movs	r3, #2
 8002c92:	e002      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <HAL_GPIO_Init+0x212>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	f002 0203 	and.w	r2, r2, #3
 8002ca0:	0092      	lsls	r2, r2, #2
 8002ca2:	4093      	lsls	r3, r2
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002caa:	4937      	ldr	r1, [pc, #220]	; (8002d88 <HAL_GPIO_Init+0x300>)
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	089b      	lsrs	r3, r3, #2
 8002cb0:	3302      	adds	r3, #2
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002cb8:	4b3b      	ldr	r3, [pc, #236]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cdc:	4a32      	ldr	r2, [pc, #200]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002ce2:	4b31      	ldr	r3, [pc, #196]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d06:	4a28      	ldr	r2, [pc, #160]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d0c:	4b26      	ldr	r3, [pc, #152]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	43db      	mvns	r3, r3
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d30:	4a1d      	ldr	r2, [pc, #116]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d36:	4b1c      	ldr	r3, [pc, #112]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	4013      	ands	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d5a:	4a13      	ldr	r2, [pc, #76]	; (8002da8 <HAL_GPIO_Init+0x320>)
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	3301      	adds	r3, #1
 8002d64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f47f ae91 	bne.w	8002a98 <HAL_GPIO_Init+0x10>
  }
}
 8002d76:	bf00      	nop
 8002d78:	bf00      	nop
 8002d7a:	371c      	adds	r7, #28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40010000 	.word	0x40010000
 8002d8c:	48000400 	.word	0x48000400
 8002d90:	48000800 	.word	0x48000800
 8002d94:	48000c00 	.word	0x48000c00
 8002d98:	48001000 	.word	0x48001000
 8002d9c:	48001400 	.word	0x48001400
 8002da0:	48001800 	.word	0x48001800
 8002da4:	48001c00 	.word	0x48001c00
 8002da8:	40010400 	.word	0x40010400

08002dac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691a      	ldr	r2, [r3, #16]
 8002dbc:	887b      	ldrh	r3, [r7, #2]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d002      	beq.n	8002dca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	73fb      	strb	r3, [r7, #15]
 8002dc8:	e001      	b.n	8002dce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	807b      	strh	r3, [r7, #2]
 8002de8:	4613      	mov	r3, r2
 8002dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dec:	787b      	ldrb	r3, [r7, #1]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d003      	beq.n	8002dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002df2:	887a      	ldrh	r2, [r7, #2]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002df8:	e002      	b.n	8002e00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dfa:	887a      	ldrh	r2, [r7, #2]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	460b      	mov	r3, r1
 8002e16:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e1e:	887a      	ldrh	r2, [r7, #2]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4013      	ands	r3, r2
 8002e24:	041a      	lsls	r2, r3, #16
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	43d9      	mvns	r1, r3
 8002e2a:	887b      	ldrh	r3, [r7, #2]
 8002e2c:	400b      	ands	r3, r1
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	619a      	str	r2, [r3, #24]
}
 8002e34:	bf00      	nop
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e4a:	4b08      	ldr	r3, [pc, #32]	; (8002e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e4c:	695a      	ldr	r2, [r3, #20]
 8002e4e:	88fb      	ldrh	r3, [r7, #6]
 8002e50:	4013      	ands	r3, r2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d006      	beq.n	8002e64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e56:	4a05      	ldr	r2, [pc, #20]	; (8002e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e58:	88fb      	ldrh	r3, [r7, #6]
 8002e5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e5c:	88fb      	ldrh	r3, [r7, #6]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7fd fe4c 	bl	8000afc <HAL_GPIO_EXTI_Callback>
  }
}
 8002e64:	bf00      	nop
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40010400 	.word	0x40010400

08002e70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e74:	4b0d      	ldr	r3, [pc, #52]	; (8002eac <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e80:	d102      	bne.n	8002e88 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002e82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e86:	e00b      	b.n	8002ea0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002e88:	4b08      	ldr	r3, [pc, #32]	; (8002eac <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e96:	d102      	bne.n	8002e9e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002e98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e9c:	e000      	b.n	8002ea0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002e9e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	40007000 	.word	0x40007000

08002eb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d102      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	f000 bc16 	b.w	80036f0 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ec4:	4b96      	ldr	r3, [pc, #600]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ece:	4b94      	ldr	r3, [pc, #592]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0310 	and.w	r3, r3, #16
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 80e4 	beq.w	80030ae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d007      	beq.n	8002efc <HAL_RCC_OscConfig+0x4c>
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	2b0c      	cmp	r3, #12
 8002ef0:	f040 808b 	bne.w	800300a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	f040 8087 	bne.w	800300a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002efc:	4b88      	ldr	r3, [pc, #544]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0302 	and.w	r3, r3, #2
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d005      	beq.n	8002f14 <HAL_RCC_OscConfig+0x64>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e3ed      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a1a      	ldr	r2, [r3, #32]
 8002f18:	4b81      	ldr	r3, [pc, #516]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0308 	and.w	r3, r3, #8
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d004      	beq.n	8002f2e <HAL_RCC_OscConfig+0x7e>
 8002f24:	4b7e      	ldr	r3, [pc, #504]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f2c:	e005      	b.n	8002f3a <HAL_RCC_OscConfig+0x8a>
 8002f2e:	4b7c      	ldr	r3, [pc, #496]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f34:	091b      	lsrs	r3, r3, #4
 8002f36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d223      	bcs.n	8002f86 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 fdca 	bl	8003adc <RCC_SetFlashLatencyFromMSIRange>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e3ce      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f52:	4b73      	ldr	r3, [pc, #460]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a72      	ldr	r2, [pc, #456]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f58:	f043 0308 	orr.w	r3, r3, #8
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	4b70      	ldr	r3, [pc, #448]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	496d      	ldr	r1, [pc, #436]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f70:	4b6b      	ldr	r3, [pc, #428]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	021b      	lsls	r3, r3, #8
 8002f7e:	4968      	ldr	r1, [pc, #416]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	604b      	str	r3, [r1, #4]
 8002f84:	e025      	b.n	8002fd2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f86:	4b66      	ldr	r3, [pc, #408]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a65      	ldr	r2, [pc, #404]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f8c:	f043 0308 	orr.w	r3, r3, #8
 8002f90:	6013      	str	r3, [r2, #0]
 8002f92:	4b63      	ldr	r3, [pc, #396]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	4960      	ldr	r1, [pc, #384]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fa4:	4b5e      	ldr	r3, [pc, #376]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	021b      	lsls	r3, r3, #8
 8002fb2:	495b      	ldr	r1, [pc, #364]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d109      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 fd8a 	bl	8003adc <RCC_SetFlashLatencyFromMSIRange>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e38e      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fd2:	f000 fcbf 	bl	8003954 <HAL_RCC_GetSysClockFreq>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	4b51      	ldr	r3, [pc, #324]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	091b      	lsrs	r3, r3, #4
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	4950      	ldr	r1, [pc, #320]	; (8003124 <HAL_RCC_OscConfig+0x274>)
 8002fe4:	5ccb      	ldrb	r3, [r1, r3]
 8002fe6:	f003 031f 	and.w	r3, r3, #31
 8002fea:	fa22 f303 	lsr.w	r3, r2, r3
 8002fee:	4a4e      	ldr	r2, [pc, #312]	; (8003128 <HAL_RCC_OscConfig+0x278>)
 8002ff0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ff2:	4b4e      	ldr	r3, [pc, #312]	; (800312c <HAL_RCC_OscConfig+0x27c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7ff fbb4 	bl	8002764 <HAL_InitTick>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003000:	7bfb      	ldrb	r3, [r7, #15]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d052      	beq.n	80030ac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
 8003008:	e372      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d032      	beq.n	8003078 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003012:	4b43      	ldr	r3, [pc, #268]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a42      	ldr	r2, [pc, #264]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003018:	f043 0301 	orr.w	r3, r3, #1
 800301c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800301e:	f7ff fbf1 	bl	8002804 <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003024:	e008      	b.n	8003038 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003026:	f7ff fbed 	bl	8002804 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e35b      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003038:	4b39      	ldr	r3, [pc, #228]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0f0      	beq.n	8003026 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003044:	4b36      	ldr	r3, [pc, #216]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a35      	ldr	r2, [pc, #212]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 800304a:	f043 0308 	orr.w	r3, r3, #8
 800304e:	6013      	str	r3, [r2, #0]
 8003050:	4b33      	ldr	r3, [pc, #204]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	4930      	ldr	r1, [pc, #192]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 800305e:	4313      	orrs	r3, r2
 8003060:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003062:	4b2f      	ldr	r3, [pc, #188]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69db      	ldr	r3, [r3, #28]
 800306e:	021b      	lsls	r3, r3, #8
 8003070:	492b      	ldr	r1, [pc, #172]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003072:	4313      	orrs	r3, r2
 8003074:	604b      	str	r3, [r1, #4]
 8003076:	e01a      	b.n	80030ae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003078:	4b29      	ldr	r3, [pc, #164]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a28      	ldr	r2, [pc, #160]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 800307e:	f023 0301 	bic.w	r3, r3, #1
 8003082:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003084:	f7ff fbbe 	bl	8002804 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800308c:	f7ff fbba 	bl	8002804 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b02      	cmp	r3, #2
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e328      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800309e:	4b20      	ldr	r3, [pc, #128]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x1dc>
 80030aa:	e000      	b.n	80030ae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d073      	beq.n	80031a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	2b08      	cmp	r3, #8
 80030be:	d005      	beq.n	80030cc <HAL_RCC_OscConfig+0x21c>
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2b0c      	cmp	r3, #12
 80030c4:	d10e      	bne.n	80030e4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2b03      	cmp	r3, #3
 80030ca:	d10b      	bne.n	80030e4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030cc:	4b14      	ldr	r3, [pc, #80]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d063      	beq.n	80031a0 <HAL_RCC_OscConfig+0x2f0>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d15f      	bne.n	80031a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e305      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030ec:	d106      	bne.n	80030fc <HAL_RCC_OscConfig+0x24c>
 80030ee:	4b0c      	ldr	r3, [pc, #48]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a0b      	ldr	r2, [pc, #44]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 80030f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	e025      	b.n	8003148 <HAL_RCC_OscConfig+0x298>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003104:	d114      	bne.n	8003130 <HAL_RCC_OscConfig+0x280>
 8003106:	4b06      	ldr	r3, [pc, #24]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a05      	ldr	r2, [pc, #20]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 800310c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	4b03      	ldr	r3, [pc, #12]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a02      	ldr	r2, [pc, #8]	; (8003120 <HAL_RCC_OscConfig+0x270>)
 8003118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800311c:	6013      	str	r3, [r2, #0]
 800311e:	e013      	b.n	8003148 <HAL_RCC_OscConfig+0x298>
 8003120:	40021000 	.word	0x40021000
 8003124:	08008038 	.word	0x08008038
 8003128:	20000004 	.word	0x20000004
 800312c:	20000018 	.word	0x20000018
 8003130:	4ba0      	ldr	r3, [pc, #640]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a9f      	ldr	r2, [pc, #636]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	4b9d      	ldr	r3, [pc, #628]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a9c      	ldr	r2, [pc, #624]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003142:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d013      	beq.n	8003178 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003150:	f7ff fb58 	bl	8002804 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003156:	e008      	b.n	800316a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003158:	f7ff fb54 	bl	8002804 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b64      	cmp	r3, #100	; 0x64
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e2c2      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800316a:	4b92      	ldr	r3, [pc, #584]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d0f0      	beq.n	8003158 <HAL_RCC_OscConfig+0x2a8>
 8003176:	e014      	b.n	80031a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003178:	f7ff fb44 	bl	8002804 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003180:	f7ff fb40 	bl	8002804 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b64      	cmp	r3, #100	; 0x64
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e2ae      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003192:	4b88      	ldr	r3, [pc, #544]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f0      	bne.n	8003180 <HAL_RCC_OscConfig+0x2d0>
 800319e:	e000      	b.n	80031a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d060      	beq.n	8003270 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d005      	beq.n	80031c0 <HAL_RCC_OscConfig+0x310>
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	d119      	bne.n	80031ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d116      	bne.n	80031ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031c0:	4b7c      	ldr	r3, [pc, #496]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <HAL_RCC_OscConfig+0x328>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e28b      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d8:	4b76      	ldr	r3, [pc, #472]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	061b      	lsls	r3, r3, #24
 80031e6:	4973      	ldr	r1, [pc, #460]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031ec:	e040      	b.n	8003270 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d023      	beq.n	800323e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031f6:	4b6f      	ldr	r3, [pc, #444]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a6e      	ldr	r2, [pc, #440]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003202:	f7ff faff 	bl	8002804 <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800320a:	f7ff fafb 	bl	8002804 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e269      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800321c:	4b65      	ldr	r3, [pc, #404]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0f0      	beq.n	800320a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003228:	4b62      	ldr	r3, [pc, #392]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	061b      	lsls	r3, r3, #24
 8003236:	495f      	ldr	r1, [pc, #380]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003238:	4313      	orrs	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
 800323c:	e018      	b.n	8003270 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800323e:	4b5d      	ldr	r3, [pc, #372]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a5c      	ldr	r2, [pc, #368]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003244:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003248:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324a:	f7ff fadb 	bl	8002804 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003252:	f7ff fad7 	bl	8002804 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e245      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003264:	4b53      	ldr	r3, [pc, #332]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1f0      	bne.n	8003252 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0308 	and.w	r3, r3, #8
 8003278:	2b00      	cmp	r3, #0
 800327a:	d03c      	beq.n	80032f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d01c      	beq.n	80032be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003284:	4b4b      	ldr	r3, [pc, #300]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003286:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800328a:	4a4a      	ldr	r2, [pc, #296]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003294:	f7ff fab6 	bl	8002804 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329c:	f7ff fab2 	bl	8002804 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e220      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032ae:	4b41      	ldr	r3, [pc, #260]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0ef      	beq.n	800329c <HAL_RCC_OscConfig+0x3ec>
 80032bc:	e01b      	b.n	80032f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032be:	4b3d      	ldr	r3, [pc, #244]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032c4:	4a3b      	ldr	r2, [pc, #236]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032c6:	f023 0301 	bic.w	r3, r3, #1
 80032ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ce:	f7ff fa99 	bl	8002804 <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d6:	f7ff fa95 	bl	8002804 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e203      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032e8:	4b32      	ldr	r3, [pc, #200]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1ef      	bne.n	80032d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 80a6 	beq.w	8003450 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003304:	2300      	movs	r3, #0
 8003306:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003308:	4b2a      	ldr	r3, [pc, #168]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800330a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800330c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003314:	4b27      	ldr	r3, [pc, #156]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003318:	4a26      	ldr	r2, [pc, #152]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800331a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800331e:	6593      	str	r3, [r2, #88]	; 0x58
 8003320:	4b24      	ldr	r3, [pc, #144]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800332c:	2301      	movs	r3, #1
 800332e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003330:	4b21      	ldr	r3, [pc, #132]	; (80033b8 <HAL_RCC_OscConfig+0x508>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d118      	bne.n	800336e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800333c:	4b1e      	ldr	r3, [pc, #120]	; (80033b8 <HAL_RCC_OscConfig+0x508>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a1d      	ldr	r2, [pc, #116]	; (80033b8 <HAL_RCC_OscConfig+0x508>)
 8003342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003346:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003348:	f7ff fa5c 	bl	8002804 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003350:	f7ff fa58 	bl	8002804 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e1c6      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003362:	4b15      	ldr	r3, [pc, #84]	; (80033b8 <HAL_RCC_OscConfig+0x508>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f0      	beq.n	8003350 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d108      	bne.n	8003388 <HAL_RCC_OscConfig+0x4d8>
 8003376:	4b0f      	ldr	r3, [pc, #60]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337c:	4a0d      	ldr	r2, [pc, #52]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003386:	e029      	b.n	80033dc <HAL_RCC_OscConfig+0x52c>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b05      	cmp	r3, #5
 800338e:	d115      	bne.n	80033bc <HAL_RCC_OscConfig+0x50c>
 8003390:	4b08      	ldr	r3, [pc, #32]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003396:	4a07      	ldr	r2, [pc, #28]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003398:	f043 0304 	orr.w	r3, r3, #4
 800339c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033a0:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80033a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a6:	4a03      	ldr	r2, [pc, #12]	; (80033b4 <HAL_RCC_OscConfig+0x504>)
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033b0:	e014      	b.n	80033dc <HAL_RCC_OscConfig+0x52c>
 80033b2:	bf00      	nop
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40007000 	.word	0x40007000
 80033bc:	4b9d      	ldr	r3, [pc, #628]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80033be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c2:	4a9c      	ldr	r2, [pc, #624]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80033c4:	f023 0301 	bic.w	r3, r3, #1
 80033c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033cc:	4b99      	ldr	r3, [pc, #612]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80033ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d2:	4a98      	ldr	r2, [pc, #608]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80033d4:	f023 0304 	bic.w	r3, r3, #4
 80033d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d016      	beq.n	8003412 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e4:	f7ff fa0e 	bl	8002804 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ec:	f7ff fa0a 	bl	8002804 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e176      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003402:	4b8c      	ldr	r3, [pc, #560]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0ed      	beq.n	80033ec <HAL_RCC_OscConfig+0x53c>
 8003410:	e015      	b.n	800343e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003412:	f7ff f9f7 	bl	8002804 <HAL_GetTick>
 8003416:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003418:	e00a      	b.n	8003430 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800341a:	f7ff f9f3 	bl	8002804 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	f241 3288 	movw	r2, #5000	; 0x1388
 8003428:	4293      	cmp	r3, r2
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e15f      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003430:	4b80      	ldr	r3, [pc, #512]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1ed      	bne.n	800341a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800343e:	7ffb      	ldrb	r3, [r7, #31]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d105      	bne.n	8003450 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003444:	4b7b      	ldr	r3, [pc, #492]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003448:	4a7a      	ldr	r2, [pc, #488]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 800344a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800344e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0320 	and.w	r3, r3, #32
 8003458:	2b00      	cmp	r3, #0
 800345a:	d03c      	beq.n	80034d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	2b00      	cmp	r3, #0
 8003462:	d01c      	beq.n	800349e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003464:	4b73      	ldr	r3, [pc, #460]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003466:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800346a:	4a72      	ldr	r2, [pc, #456]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 800346c:	f043 0301 	orr.w	r3, r3, #1
 8003470:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003474:	f7ff f9c6 	bl	8002804 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800347c:	f7ff f9c2 	bl	8002804 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e130      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800348e:	4b69      	ldr	r3, [pc, #420]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003490:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0ef      	beq.n	800347c <HAL_RCC_OscConfig+0x5cc>
 800349c:	e01b      	b.n	80034d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800349e:	4b65      	ldr	r3, [pc, #404]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80034a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034a4:	4a63      	ldr	r2, [pc, #396]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80034a6:	f023 0301 	bic.w	r3, r3, #1
 80034aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ae:	f7ff f9a9 	bl	8002804 <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80034b4:	e008      	b.n	80034c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034b6:	f7ff f9a5 	bl	8002804 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e113      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80034c8:	4b5a      	ldr	r3, [pc, #360]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80034ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1ef      	bne.n	80034b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8107 	beq.w	80036ee <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	f040 80cf 	bne.w	8003688 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034ea:	4b52      	ldr	r3, [pc, #328]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f003 0203 	and.w	r2, r3, #3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d12c      	bne.n	8003558 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003508:	3b01      	subs	r3, #1
 800350a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800350c:	429a      	cmp	r2, r3
 800350e:	d123      	bne.n	8003558 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800351a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800351c:	429a      	cmp	r2, r3
 800351e:	d11b      	bne.n	8003558 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800352a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800352c:	429a      	cmp	r2, r3
 800352e:	d113      	bne.n	8003558 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353a:	085b      	lsrs	r3, r3, #1
 800353c:	3b01      	subs	r3, #1
 800353e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003540:	429a      	cmp	r2, r3
 8003542:	d109      	bne.n	8003558 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	085b      	lsrs	r3, r3, #1
 8003550:	3b01      	subs	r3, #1
 8003552:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003554:	429a      	cmp	r2, r3
 8003556:	d071      	beq.n	800363c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	2b0c      	cmp	r3, #12
 800355c:	d068      	beq.n	8003630 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800355e:	4b35      	ldr	r3, [pc, #212]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d105      	bne.n	8003576 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800356a:	4b32      	ldr	r3, [pc, #200]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e0ba      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800357a:	4b2e      	ldr	r3, [pc, #184]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a2d      	ldr	r2, [pc, #180]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003580:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003584:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003586:	f7ff f93d 	bl	8002804 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800358e:	f7ff f939 	bl	8002804 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e0a7      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035a0:	4b24      	ldr	r3, [pc, #144]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f0      	bne.n	800358e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035ac:	4b21      	ldr	r3, [pc, #132]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	4b21      	ldr	r3, [pc, #132]	; (8003638 <HAL_RCC_OscConfig+0x788>)
 80035b2:	4013      	ands	r3, r2
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035bc:	3a01      	subs	r2, #1
 80035be:	0112      	lsls	r2, r2, #4
 80035c0:	4311      	orrs	r1, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035c6:	0212      	lsls	r2, r2, #8
 80035c8:	4311      	orrs	r1, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80035ce:	0852      	lsrs	r2, r2, #1
 80035d0:	3a01      	subs	r2, #1
 80035d2:	0552      	lsls	r2, r2, #21
 80035d4:	4311      	orrs	r1, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035da:	0852      	lsrs	r2, r2, #1
 80035dc:	3a01      	subs	r2, #1
 80035de:	0652      	lsls	r2, r2, #25
 80035e0:	4311      	orrs	r1, r2
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035e6:	06d2      	lsls	r2, r2, #27
 80035e8:	430a      	orrs	r2, r1
 80035ea:	4912      	ldr	r1, [pc, #72]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035f0:	4b10      	ldr	r3, [pc, #64]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a0f      	ldr	r2, [pc, #60]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80035f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035fc:	4b0d      	ldr	r3, [pc, #52]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	4a0c      	ldr	r2, [pc, #48]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003602:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003606:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003608:	f7ff f8fc 	bl	8002804 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003610:	f7ff f8f8 	bl	8002804 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e066      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003622:	4b04      	ldr	r3, [pc, #16]	; (8003634 <HAL_RCC_OscConfig+0x784>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d0f0      	beq.n	8003610 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800362e:	e05e      	b.n	80036ee <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e05d      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
 8003634:	40021000 	.word	0x40021000
 8003638:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800363c:	4b2e      	ldr	r3, [pc, #184]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d152      	bne.n	80036ee <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003648:	4b2b      	ldr	r3, [pc, #172]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a2a      	ldr	r2, [pc, #168]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 800364e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003652:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003654:	4b28      	ldr	r3, [pc, #160]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	4a27      	ldr	r2, [pc, #156]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 800365a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800365e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003660:	f7ff f8d0 	bl	8002804 <HAL_GetTick>
 8003664:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003668:	f7ff f8cc 	bl	8002804 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e03a      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800367a:	4b1f      	ldr	r3, [pc, #124]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f0      	beq.n	8003668 <HAL_RCC_OscConfig+0x7b8>
 8003686:	e032      	b.n	80036ee <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	2b0c      	cmp	r3, #12
 800368c:	d02d      	beq.n	80036ea <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800368e:	4b1a      	ldr	r3, [pc, #104]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a19      	ldr	r2, [pc, #100]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 8003694:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003698:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800369a:	4b17      	ldr	r3, [pc, #92]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d105      	bne.n	80036b2 <HAL_RCC_OscConfig+0x802>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80036a6:	4b14      	ldr	r3, [pc, #80]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	4a13      	ldr	r2, [pc, #76]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 80036ac:	f023 0303 	bic.w	r3, r3, #3
 80036b0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80036b2:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	4a10      	ldr	r2, [pc, #64]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 80036b8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80036bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036c0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c2:	f7ff f89f 	bl	8002804 <HAL_GetTick>
 80036c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036c8:	e008      	b.n	80036dc <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ca:	f7ff f89b 	bl	8002804 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d901      	bls.n	80036dc <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e009      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036dc:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <HAL_RCC_OscConfig+0x848>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1f0      	bne.n	80036ca <HAL_RCC_OscConfig+0x81a>
 80036e8:	e001      	b.n	80036ee <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3720      	adds	r7, #32
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40021000 	.word	0x40021000

080036fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003706:	2300      	movs	r3, #0
 8003708:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e10f      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003714:	4b89      	ldr	r3, [pc, #548]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 030f 	and.w	r3, r3, #15
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d910      	bls.n	8003744 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003722:	4b86      	ldr	r3, [pc, #536]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f023 020f 	bic.w	r2, r3, #15
 800372a:	4984      	ldr	r1, [pc, #528]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	4313      	orrs	r3, r2
 8003730:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003732:	4b82      	ldr	r3, [pc, #520]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	429a      	cmp	r2, r3
 800373e:	d001      	beq.n	8003744 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e0f7      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8089 	beq.w	8003864 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b03      	cmp	r3, #3
 8003758:	d133      	bne.n	80037c2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800375a:	4b79      	ldr	r3, [pc, #484]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e0e4      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800376a:	f000 fa11 	bl	8003b90 <RCC_GetSysClockFreqFromPLLSource>
 800376e:	4603      	mov	r3, r0
 8003770:	4a74      	ldr	r2, [pc, #464]	; (8003944 <HAL_RCC_ClockConfig+0x248>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d955      	bls.n	8003822 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003776:	4b72      	ldr	r3, [pc, #456]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10a      	bne.n	8003798 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003782:	4b6f      	ldr	r3, [pc, #444]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800378a:	4a6d      	ldr	r2, [pc, #436]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 800378c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003790:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003792:	2380      	movs	r3, #128	; 0x80
 8003794:	617b      	str	r3, [r7, #20]
 8003796:	e044      	b.n	8003822 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d03e      	beq.n	8003822 <HAL_RCC_ClockConfig+0x126>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d13a      	bne.n	8003822 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037ac:	4b64      	ldr	r3, [pc, #400]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037b4:	4a62      	ldr	r2, [pc, #392]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80037b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037ba:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80037bc:	2380      	movs	r3, #128	; 0x80
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	e02f      	b.n	8003822 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d107      	bne.n	80037da <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ca:	4b5d      	ldr	r3, [pc, #372]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d115      	bne.n	8003802 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e0ac      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d107      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037e2:	4b57      	ldr	r3, [pc, #348]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d109      	bne.n	8003802 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e0a0      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037f2:	4b53      	ldr	r3, [pc, #332]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e098      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003802:	f000 f8a7 	bl	8003954 <HAL_RCC_GetSysClockFreq>
 8003806:	4603      	mov	r3, r0
 8003808:	4a4e      	ldr	r2, [pc, #312]	; (8003944 <HAL_RCC_ClockConfig+0x248>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d909      	bls.n	8003822 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800380e:	4b4c      	ldr	r3, [pc, #304]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003816:	4a4a      	ldr	r2, [pc, #296]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800381c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800381e:	2380      	movs	r3, #128	; 0x80
 8003820:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003822:	4b47      	ldr	r3, [pc, #284]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f023 0203 	bic.w	r2, r3, #3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	4944      	ldr	r1, [pc, #272]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003830:	4313      	orrs	r3, r2
 8003832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003834:	f7fe ffe6 	bl	8002804 <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383a:	e00a      	b.n	8003852 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800383c:	f7fe ffe2 	bl	8002804 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	f241 3288 	movw	r2, #5000	; 0x1388
 800384a:	4293      	cmp	r3, r2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e070      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003852:	4b3b      	ldr	r3, [pc, #236]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 020c 	and.w	r2, r3, #12
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	429a      	cmp	r2, r3
 8003862:	d1eb      	bne.n	800383c <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d009      	beq.n	8003884 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003870:	4b33      	ldr	r3, [pc, #204]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	4930      	ldr	r1, [pc, #192]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 800387e:	4313      	orrs	r3, r2
 8003880:	608b      	str	r3, [r1, #8]
 8003882:	e008      	b.n	8003896 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	2b80      	cmp	r3, #128	; 0x80
 8003888:	d105      	bne.n	8003896 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800388a:	4b2d      	ldr	r3, [pc, #180]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	4a2c      	ldr	r2, [pc, #176]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003890:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003894:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003896:	4b29      	ldr	r3, [pc, #164]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 030f 	and.w	r3, r3, #15
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d210      	bcs.n	80038c6 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038a4:	4b25      	ldr	r3, [pc, #148]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f023 020f 	bic.w	r2, r3, #15
 80038ac:	4923      	ldr	r1, [pc, #140]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b4:	4b21      	ldr	r3, [pc, #132]	; (800393c <HAL_RCC_ClockConfig+0x240>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 030f 	and.w	r3, r3, #15
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d001      	beq.n	80038c6 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e036      	b.n	8003934 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0304 	and.w	r3, r3, #4
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d008      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038d2:	4b1b      	ldr	r3, [pc, #108]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	4918      	ldr	r1, [pc, #96]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0308 	and.w	r3, r3, #8
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d009      	beq.n	8003904 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038f0:	4b13      	ldr	r3, [pc, #76]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	4910      	ldr	r1, [pc, #64]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 8003900:	4313      	orrs	r3, r2
 8003902:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003904:	f000 f826 	bl	8003954 <HAL_RCC_GetSysClockFreq>
 8003908:	4602      	mov	r2, r0
 800390a:	4b0d      	ldr	r3, [pc, #52]	; (8003940 <HAL_RCC_ClockConfig+0x244>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	091b      	lsrs	r3, r3, #4
 8003910:	f003 030f 	and.w	r3, r3, #15
 8003914:	490c      	ldr	r1, [pc, #48]	; (8003948 <HAL_RCC_ClockConfig+0x24c>)
 8003916:	5ccb      	ldrb	r3, [r1, r3]
 8003918:	f003 031f 	and.w	r3, r3, #31
 800391c:	fa22 f303 	lsr.w	r3, r2, r3
 8003920:	4a0a      	ldr	r2, [pc, #40]	; (800394c <HAL_RCC_ClockConfig+0x250>)
 8003922:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003924:	4b0a      	ldr	r3, [pc, #40]	; (8003950 <HAL_RCC_ClockConfig+0x254>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7fe ff1b 	bl	8002764 <HAL_InitTick>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]

  return status;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3718      	adds	r7, #24
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40022000 	.word	0x40022000
 8003940:	40021000 	.word	0x40021000
 8003944:	04c4b400 	.word	0x04c4b400
 8003948:	08008038 	.word	0x08008038
 800394c:	20000004 	.word	0x20000004
 8003950:	20000018 	.word	0x20000018

08003954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003954:	b480      	push	{r7}
 8003956:	b089      	sub	sp, #36	; 0x24
 8003958:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800395a:	2300      	movs	r3, #0
 800395c:	61fb      	str	r3, [r7, #28]
 800395e:	2300      	movs	r3, #0
 8003960:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003962:	4b3e      	ldr	r3, [pc, #248]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f003 030c 	and.w	r3, r3, #12
 800396a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800396c:	4b3b      	ldr	r3, [pc, #236]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	f003 0303 	and.w	r3, r3, #3
 8003974:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_RCC_GetSysClockFreq+0x34>
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	2b0c      	cmp	r3, #12
 8003980:	d121      	bne.n	80039c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d11e      	bne.n	80039c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003988:	4b34      	ldr	r3, [pc, #208]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	2b00      	cmp	r3, #0
 8003992:	d107      	bne.n	80039a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003994:	4b31      	ldr	r3, [pc, #196]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8003996:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800399a:	0a1b      	lsrs	r3, r3, #8
 800399c:	f003 030f 	and.w	r3, r3, #15
 80039a0:	61fb      	str	r3, [r7, #28]
 80039a2:	e005      	b.n	80039b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80039a4:	4b2d      	ldr	r3, [pc, #180]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	091b      	lsrs	r3, r3, #4
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80039b0:	4a2b      	ldr	r2, [pc, #172]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x10c>)
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10d      	bne.n	80039dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039c4:	e00a      	b.n	80039dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d102      	bne.n	80039d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80039cc:	4b25      	ldr	r3, [pc, #148]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x110>)
 80039ce:	61bb      	str	r3, [r7, #24]
 80039d0:	e004      	b.n	80039dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d101      	bne.n	80039dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039d8:	4b23      	ldr	r3, [pc, #140]	; (8003a68 <HAL_RCC_GetSysClockFreq+0x114>)
 80039da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	2b0c      	cmp	r3, #12
 80039e0:	d134      	bne.n	8003a4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039e2:	4b1e      	ldr	r3, [pc, #120]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d003      	beq.n	80039fa <HAL_RCC_GetSysClockFreq+0xa6>
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	2b03      	cmp	r3, #3
 80039f6:	d003      	beq.n	8003a00 <HAL_RCC_GetSysClockFreq+0xac>
 80039f8:	e005      	b.n	8003a06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80039fa:	4b1a      	ldr	r3, [pc, #104]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x110>)
 80039fc:	617b      	str	r3, [r7, #20]
      break;
 80039fe:	e005      	b.n	8003a0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a00:	4b19      	ldr	r3, [pc, #100]	; (8003a68 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a02:	617b      	str	r3, [r7, #20]
      break;
 8003a04:	e002      	b.n	8003a0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	617b      	str	r3, [r7, #20]
      break;
 8003a0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a0c:	4b13      	ldr	r3, [pc, #76]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	091b      	lsrs	r3, r3, #4
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	3301      	adds	r3, #1
 8003a18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a1a:	4b10      	ldr	r3, [pc, #64]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	0a1b      	lsrs	r3, r3, #8
 8003a20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	fb03 f202 	mul.w	r2, r3, r2
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a32:	4b0a      	ldr	r3, [pc, #40]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	0e5b      	lsrs	r3, r3, #25
 8003a38:	f003 0303 	and.w	r3, r3, #3
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003a4c:	69bb      	ldr	r3, [r7, #24]
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3724      	adds	r7, #36	; 0x24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	08008050 	.word	0x08008050
 8003a64:	00f42400 	.word	0x00f42400
 8003a68:	007a1200 	.word	0x007a1200

08003a6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a70:	4b03      	ldr	r3, [pc, #12]	; (8003a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a72:	681b      	ldr	r3, [r3, #0]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	20000004 	.word	0x20000004

08003a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a88:	f7ff fff0 	bl	8003a6c <HAL_RCC_GetHCLKFreq>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	4b06      	ldr	r3, [pc, #24]	; (8003aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	0a1b      	lsrs	r3, r3, #8
 8003a94:	f003 0307 	and.w	r3, r3, #7
 8003a98:	4904      	ldr	r1, [pc, #16]	; (8003aac <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a9a:	5ccb      	ldrb	r3, [r1, r3]
 8003a9c:	f003 031f 	and.w	r3, r3, #31
 8003aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	08008048 	.word	0x08008048

08003ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ab4:	f7ff ffda 	bl	8003a6c <HAL_RCC_GetHCLKFreq>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b06      	ldr	r3, [pc, #24]	; (8003ad4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	0adb      	lsrs	r3, r3, #11
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	4904      	ldr	r1, [pc, #16]	; (8003ad8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ac6:	5ccb      	ldrb	r3, [r1, r3]
 8003ac8:	f003 031f 	and.w	r3, r3, #31
 8003acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	08008048 	.word	0x08008048

08003adc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ae8:	4b27      	ldr	r3, [pc, #156]	; (8003b88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003af4:	f7ff f9bc 	bl	8002e70 <HAL_PWREx_GetVoltageRange>
 8003af8:	6178      	str	r0, [r7, #20]
 8003afa:	e014      	b.n	8003b26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003afc:	4b22      	ldr	r3, [pc, #136]	; (8003b88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b00:	4a21      	ldr	r2, [pc, #132]	; (8003b88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b06:	6593      	str	r3, [r2, #88]	; 0x58
 8003b08:	4b1f      	ldr	r3, [pc, #124]	; (8003b88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b10:	60fb      	str	r3, [r7, #12]
 8003b12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b14:	f7ff f9ac 	bl	8002e70 <HAL_PWREx_GetVoltageRange>
 8003b18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b1a:	4b1b      	ldr	r3, [pc, #108]	; (8003b88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b1e:	4a1a      	ldr	r2, [pc, #104]	; (8003b88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b24:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b2c:	d10b      	bne.n	8003b46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2b80      	cmp	r3, #128	; 0x80
 8003b32:	d913      	bls.n	8003b5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2ba0      	cmp	r3, #160	; 0xa0
 8003b38:	d902      	bls.n	8003b40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	e00d      	b.n	8003b5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b40:	2301      	movs	r3, #1
 8003b42:	613b      	str	r3, [r7, #16]
 8003b44:	e00a      	b.n	8003b5c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b7f      	cmp	r3, #127	; 0x7f
 8003b4a:	d902      	bls.n	8003b52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	613b      	str	r3, [r7, #16]
 8003b50:	e004      	b.n	8003b5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2b70      	cmp	r3, #112	; 0x70
 8003b56:	d101      	bne.n	8003b5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b58:	2301      	movs	r3, #1
 8003b5a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b5c:	4b0b      	ldr	r3, [pc, #44]	; (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f023 020f 	bic.w	r2, r3, #15
 8003b64:	4909      	ldr	r1, [pc, #36]	; (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b6c:	4b07      	ldr	r3, [pc, #28]	; (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 030f 	and.w	r3, r3, #15
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d001      	beq.n	8003b7e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e000      	b.n	8003b80 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	40022000 	.word	0x40022000

08003b90 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003b9a:	4b2d      	ldr	r3, [pc, #180]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d118      	bne.n	8003bd8 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ba6:	4b2a      	ldr	r3, [pc, #168]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d107      	bne.n	8003bc2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003bb2:	4b27      	ldr	r3, [pc, #156]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bb8:	0a1b      	lsrs	r3, r3, #8
 8003bba:	f003 030f 	and.w	r3, r3, #15
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	e005      	b.n	8003bce <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003bc2:	4b23      	ldr	r3, [pc, #140]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	091b      	lsrs	r3, r3, #4
 8003bc8:	f003 030f 	and.w	r3, r3, #15
 8003bcc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003bce:	4a21      	ldr	r2, [pc, #132]	; (8003c54 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bd6:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003bd8:	4b1d      	ldr	r3, [pc, #116]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d003      	beq.n	8003bf0 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b03      	cmp	r3, #3
 8003bec:	d003      	beq.n	8003bf6 <RCC_GetSysClockFreqFromPLLSource+0x66>
 8003bee:	e005      	b.n	8003bfc <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003bf0:	4b19      	ldr	r3, [pc, #100]	; (8003c58 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003bf2:	613b      	str	r3, [r7, #16]
    break;
 8003bf4:	e005      	b.n	8003c02 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003bf6:	4b19      	ldr	r3, [pc, #100]	; (8003c5c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003bf8:	613b      	str	r3, [r7, #16]
    break;
 8003bfa:	e002      	b.n	8003c02 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	613b      	str	r3, [r7, #16]
    break;
 8003c00:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c02:	4b13      	ldr	r3, [pc, #76]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	091b      	lsrs	r3, r3, #4
 8003c08:	f003 030f 	and.w	r3, r3, #15
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c10:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	0a1b      	lsrs	r3, r3, #8
 8003c16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	fb03 f202 	mul.w	r2, r3, r2
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c28:	4b09      	ldr	r3, [pc, #36]	; (8003c50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	0e5b      	lsrs	r3, r3, #25
 8003c2e:	f003 0303 	and.w	r3, r3, #3
 8003c32:	3301      	adds	r3, #1
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c40:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003c42:	683b      	ldr	r3, [r7, #0]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	371c      	adds	r7, #28
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	40021000 	.word	0x40021000
 8003c54:	08008050 	.word	0x08008050
 8003c58:	00f42400 	.word	0x00f42400
 8003c5c:	007a1200 	.word	0x007a1200

08003c60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e0be      	b.n	8003df0 <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d108      	bne.n	8003c8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c82:	d009      	beq.n	8003c98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	61da      	str	r2, [r3, #28]
 8003c8a:	e005      	b.n	8003c98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d106      	bne.n	8003cb2 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f000 f8cb 	bl	8003e48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cc8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003cd2:	d902      	bls.n	8003cda <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	e002      	b.n	8003ce0 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003cda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cde:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003ce8:	d007      	beq.n	8003cfa <HAL_SPI_Init+0x9a>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003cf2:	d002      	beq.n	8003cfa <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	431a      	orrs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d28:	431a      	orrs	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d32:	431a      	orrs	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3c:	ea42 0103 	orr.w	r1, r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d44:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d58:	d11b      	bne.n	8003d92 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10b      	bne.n	8003d7a <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d6a:	d903      	bls.n	8003d74 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	631a      	str	r2, [r3, #48]	; 0x30
 8003d72:	e002      	b.n	8003d7a <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	631a      	str	r2, [r3, #48]	; 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d107      	bne.n	8003d92 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	0c1b      	lsrs	r3, r3, #16
 8003d98:	f003 0204 	and.w	r2, r3, #4
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	f003 0310 	and.w	r3, r3, #16
 8003da4:	431a      	orrs	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003daa:	f003 0308 	and.w	r3, r3, #8
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003db8:	ea42 0103 	orr.w	r1, r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dd2:	d105      	bne.n	8003de0 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	b292      	uxth	r2, r2
 8003dde:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d101      	bne.n	8003e0a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e01a      	b.n	8003e40 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e20:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f81a 	bl	8003e5c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8003e50:	bf00      	nop
 8003e52:	370c      	adds	r7, #12
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08a      	sub	sp, #40	; 0x28
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	77fb      	strb	r3, [r7, #31]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e90:	d112      	bne.n	8003eb8 <HAL_SPI_Receive+0x48>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10e      	bne.n	8003eb8 <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2204      	movs	r2, #4
 8003e9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003ea2:	88fa      	ldrh	r2, [r7, #6]
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	68b9      	ldr	r1, [r7, #8]
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 f9bb 	bl	800422a <HAL_SPI_TransmitReceive>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	e1b4      	b.n	8004222 <HAL_SPI_Receive+0x3b2>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_SPI_Receive+0x56>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	e1ad      	b.n	8004222 <HAL_SPI_Receive+0x3b2>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ece:	f7fe fc99 	bl	8002804 <HAL_GetTick>
 8003ed2:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d002      	beq.n	8003ee6 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ee4:	e194      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d002      	beq.n	8003ef2 <HAL_SPI_Receive+0x82>
 8003eec:	88fb      	ldrh	r3, [r7, #6]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d102      	bne.n	8003ef8 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ef6:	e18b      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2204      	movs	r2, #4
 8003efc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	68ba      	ldr	r2, [r7, #8]
 8003f0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	88fa      	ldrh	r2, [r7, #6]
 8003f10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	88fa      	ldrh	r2, [r7, #6]
 8003f18:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f42:	d118      	bne.n	8003f76 <HAL_SPI_Receive+0x106>
  {
    SPI_RESET_CRC(hspi);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f62:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f7e:	d908      	bls.n	8003f92 <HAL_SPI_Receive+0x122>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f8e:	605a      	str	r2, [r3, #4]
 8003f90:	e007      	b.n	8003fa2 <HAL_SPI_Receive+0x132>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003fa0:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003faa:	d10f      	bne.n	8003fcc <HAL_SPI_Receive+0x15c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003fca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd6:	2b40      	cmp	r3, #64	; 0x40
 8003fd8:	d007      	beq.n	8003fea <HAL_SPI_Receive+0x17a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fe8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ff2:	d867      	bhi.n	80040c4 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003ff4:	e030      	b.n	8004058 <HAL_SPI_Receive+0x1e8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b01      	cmp	r3, #1
 8004002:	d117      	bne.n	8004034 <HAL_SPI_Receive+0x1c4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f103 020c 	add.w	r2, r3, #12
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004010:	7812      	ldrb	r2, [r2, #0]
 8004012:	b2d2      	uxtb	r2, r2
 8004014:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	1c5a      	adds	r2, r3, #1
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004026:	b29b      	uxth	r3, r3
 8004028:	3b01      	subs	r3, #1
 800402a:	b29a      	uxth	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004032:	e011      	b.n	8004058 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004034:	f7fe fbe6 	bl	8002804 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	d803      	bhi.n	800404c <HAL_SPI_Receive+0x1dc>
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800404a:	d102      	bne.n	8004052 <HAL_SPI_Receive+0x1e2>
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d102      	bne.n	8004058 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004056:	e0db      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
    while (hspi->RxXferCount > 0U)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800405e:	b29b      	uxth	r3, r3
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1c8      	bne.n	8003ff6 <HAL_SPI_Receive+0x186>
 8004064:	e034      	b.n	80040d0 <HAL_SPI_Receive+0x260>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b01      	cmp	r3, #1
 8004072:	d115      	bne.n	80040a0 <HAL_SPI_Receive+0x230>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68da      	ldr	r2, [r3, #12]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	b292      	uxth	r2, r2
 8004080:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004086:	1c9a      	adds	r2, r3, #2
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004092:	b29b      	uxth	r3, r3
 8004094:	3b01      	subs	r3, #1
 8004096:	b29a      	uxth	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800409e:	e011      	b.n	80040c4 <HAL_SPI_Receive+0x254>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040a0:	f7fe fbb0 	bl	8002804 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d803      	bhi.n	80040b8 <HAL_SPI_Receive+0x248>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040b6:	d102      	bne.n	80040be <HAL_SPI_Receive+0x24e>
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d102      	bne.n	80040c4 <HAL_SPI_Receive+0x254>
        {
          errorcode = HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040c2:	e0a5      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
    while (hspi->RxXferCount > 0U)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1ca      	bne.n	8004066 <HAL_SPI_Receive+0x1f6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040d8:	d175      	bne.n	80041c6 <HAL_SPI_Receive+0x356>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80040e8:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2201      	movs	r2, #1
 80040f2:	2101      	movs	r1, #1
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f001 f899 	bl	800522c <SPI_WaitFlagStateUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d002      	beq.n	8004106 <HAL_SPI_Receive+0x296>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	77fb      	strb	r3, [r7, #31]
      goto error;
 8004104:	e084      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800410e:	d907      	bls.n	8004120 <HAL_SPI_Receive+0x2b0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	b292      	uxth	r2, r2
 800411c:	801a      	strh	r2, [r3, #0]
 800411e:	e008      	b.n	8004132 <HAL_SPI_Receive+0x2c2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f103 020c 	add.w	r2, r3, #12
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	7812      	ldrb	r2, [r2, #0]
 800412e:	b2d2      	uxtb	r2, r2
 8004130:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2201      	movs	r2, #1
 800413a:	2101      	movs	r1, #1
 800413c:	68f8      	ldr	r0, [r7, #12]
 800413e:	f001 f875 	bl	800522c <SPI_WaitFlagStateUntilTimeout>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_SPI_Receive+0x2ea>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414c:	f043 0202 	orr.w	r2, r3, #2
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	77fb      	strb	r3, [r7, #31]
      goto error;
 8004158:	e05a      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004162:	d105      	bne.n	8004170 <HAL_SPI_Receive+0x300>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	e02a      	b.n	80041c6 <HAL_SPI_Receive+0x356>
    }
    else
    {
      /* Read 8bit CRC */
      tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	330c      	adds	r3, #12
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	b2db      	uxtb	r3, r3
 800417a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800417c:	697b      	ldr	r3, [r7, #20]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004186:	d11e      	bne.n	80041c6 <HAL_SPI_Receive+0x356>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418c:	2b02      	cmp	r3, #2
 800418e:	d11a      	bne.n	80041c6 <HAL_SPI_Receive+0x356>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	2201      	movs	r2, #1
 8004198:	2101      	movs	r1, #1
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f001 f846 	bl	800522c <SPI_WaitFlagStateUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d008      	beq.n	80041b8 <HAL_SPI_Receive+0x348>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80041b6:	e02b      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	330c      	adds	r3, #12
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	617b      	str	r3, [r7, #20]
        /* To avoid GCC warning */
        UNUSED(tmpreg);
 80041c4:	697b      	ldr	r3, [r7, #20]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	6839      	ldr	r1, [r7, #0]
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f001 f948 	bl	8005460 <SPI_EndRxTransaction>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <HAL_SPI_Receive+0x36c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2220      	movs	r2, #32
 80041da:	661a      	str	r2, [r3, #96]	; 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 0310 	and.w	r3, r3, #16
 80041e6:	2b10      	cmp	r3, #16
 80041e8:	d10a      	bne.n	8004200 <HAL_SPI_Receive+0x390>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ee:	f043 0202 	orr.w	r2, r3, #2
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80041fe:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004204:	2b00      	cmp	r3, #0
 8004206:	d002      	beq.n	800420e <HAL_SPI_Receive+0x39e>
  {
    errorcode = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	77fb      	strb	r3, [r7, #31]
 800420c:	e000      	b.n	8004210 <HAL_SPI_Receive+0x3a0>
  }

error :
 800420e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004220:	7ffb      	ldrb	r3, [r7, #31]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3720      	adds	r7, #32
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b090      	sub	sp, #64	; 0x40
 800422e:	af02      	add	r7, sp, #8
 8004230:	60f8      	str	r0, [r7, #12]
 8004232:	60b9      	str	r1, [r7, #8]
 8004234:	607a      	str	r2, [r7, #4]
 8004236:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800423c:	2301      	movs	r3, #1
 800423e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004240:	2300      	movs	r3, #0
 8004242:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_SPI_TransmitReceive+0x2a>
 8004250:	2302      	movs	r3, #2
 8004252:	e2c8      	b.n	80047e6 <HAL_SPI_TransmitReceive+0x5bc>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800425c:	f7fe fad2 	bl	8002804 <HAL_GetTick>
 8004260:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004268:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  tmp_mode            = hspi->Init.Mode;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	627b      	str	r3, [r7, #36]	; 0x24
  initial_TxXferCount = Size;
 8004272:	887b      	ldrh	r3, [r7, #2]
 8004274:	847b      	strh	r3, [r7, #34]	; 0x22
  initial_RxXferCount = Size;
 8004276:	887b      	ldrh	r3, [r7, #2]
 8004278:	843b      	strh	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	61fb      	str	r3, [r7, #28]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	61bb      	str	r3, [r7, #24]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800428a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800428e:	2b01      	cmp	r3, #1
 8004290:	d00f      	beq.n	80042b2 <HAL_SPI_TransmitReceive+0x88>
 8004292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004294:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004298:	d107      	bne.n	80042aa <HAL_SPI_TransmitReceive+0x80>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d103      	bne.n	80042aa <HAL_SPI_TransmitReceive+0x80>
 80042a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d003      	beq.n	80042b2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_BUSY;
 80042aa:	2302      	movs	r3, #2
 80042ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    goto error;
 80042b0:	e28f      	b.n	80047d2 <HAL_SPI_TransmitReceive+0x5a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <HAL_SPI_TransmitReceive+0x9a>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d002      	beq.n	80042c4 <HAL_SPI_TransmitReceive+0x9a>
 80042be:	887b      	ldrh	r3, [r7, #2]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d103      	bne.n	80042cc <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    goto error;
 80042ca:	e282      	b.n	80047d2 <HAL_SPI_TransmitReceive+0x5a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b04      	cmp	r3, #4
 80042d6:	d003      	beq.n	80042e0 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2205      	movs	r2, #5
 80042dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	887a      	ldrh	r2, [r7, #2]
 80042f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	887a      	ldrh	r2, [r7, #2]
 80042f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	887a      	ldrh	r2, [r7, #2]
 8004306:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	887a      	ldrh	r2, [r7, #2]
 800430c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004322:	d10f      	bne.n	8004344 <HAL_SPI_TransmitReceive+0x11a>
  {
    SPI_RESET_CRC(hspi);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004342:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800434c:	d802      	bhi.n	8004354 <HAL_SPI_TransmitReceive+0x12a>
 800434e:	8c3b      	ldrh	r3, [r7, #32]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d908      	bls.n	8004366 <HAL_SPI_TransmitReceive+0x13c>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004362:	605a      	str	r2, [r3, #4]
 8004364:	e007      	b.n	8004376 <HAL_SPI_TransmitReceive+0x14c>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004374:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004380:	2b40      	cmp	r3, #64	; 0x40
 8004382:	d007      	beq.n	8004394 <HAL_SPI_TransmitReceive+0x16a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004392:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800439c:	f240 80a4 	bls.w	80044e8 <HAL_SPI_TransmitReceive+0x2be>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_SPI_TransmitReceive+0x186>
 80043a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	f040 808e 	bne.w	80044cc <HAL_SPI_TransmitReceive+0x2a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b4:	881a      	ldrh	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c0:	1c9a      	adds	r2, r3, #2
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043d4:	e07a      	b.n	80044cc <HAL_SPI_TransmitReceive+0x2a2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d13f      	bne.n	8004464 <HAL_SPI_TransmitReceive+0x23a>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d03a      	beq.n	8004464 <HAL_SPI_TransmitReceive+0x23a>
 80043ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d137      	bne.n	8004464 <HAL_SPI_TransmitReceive+0x23a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f8:	881a      	ldrh	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004404:	1c9a      	adds	r2, r3, #2
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800440e:	b29b      	uxth	r3, r3
 8004410:	3b01      	subs	r3, #1
 8004412:	b29a      	uxth	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004418:	2300      	movs	r3, #0
 800441a:	637b      	str	r3, [r7, #52]	; 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004420:	b29b      	uxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d11e      	bne.n	8004464 <HAL_SPI_TransmitReceive+0x23a>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800442e:	d119      	bne.n	8004464 <HAL_SPI_TransmitReceive+0x23a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10c      	bne.n	8004454 <HAL_SPI_TransmitReceive+0x22a>
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b00      	cmp	r3, #0
 8004442:	d007      	beq.n	8004454 <HAL_SPI_TransmitReceive+0x22a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004452:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004462:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b01      	cmp	r3, #1
 8004470:	d11c      	bne.n	80044ac <HAL_SPI_TransmitReceive+0x282>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004478:	b29b      	uxth	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d016      	beq.n	80044ac <HAL_SPI_TransmitReceive+0x282>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004488:	b292      	uxth	r2, r2
 800448a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004490:	1c9a      	adds	r2, r3, #2
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800449c:	b29b      	uxth	r3, r3
 800449e:	3b01      	subs	r3, #1
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044a8:	2301      	movs	r3, #1
 80044aa:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80044ac:	f7fe f9aa 	bl	8002804 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d807      	bhi.n	80044cc <HAL_SPI_TransmitReceive+0x2a2>
 80044bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044c2:	d003      	beq.n	80044cc <HAL_SPI_TransmitReceive+0x2a2>
      {
        errorcode = HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        goto error;
 80044ca:	e182      	b.n	80047d2 <HAL_SPI_TransmitReceive+0x5a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f47f af7f 	bne.w	80043d6 <HAL_SPI_TransmitReceive+0x1ac>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f47f af78 	bne.w	80043d6 <HAL_SPI_TransmitReceive+0x1ac>
 80044e6:	e103      	b.n	80046f0 <HAL_SPI_TransmitReceive+0x4c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d003      	beq.n	80044f8 <HAL_SPI_TransmitReceive+0x2ce>
 80044f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	f040 80ef 	bne.w	80046d6 <HAL_SPI_TransmitReceive+0x4ac>
    {
      if (hspi->TxXferCount > 1U)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d912      	bls.n	8004528 <HAL_SPI_TransmitReceive+0x2fe>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004506:	881a      	ldrh	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004512:	1c9a      	adds	r2, r3, #2
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800451c:	b29b      	uxth	r3, r3
 800451e:	3b02      	subs	r3, #2
 8004520:	b29a      	uxth	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004526:	e0d6      	b.n	80046d6 <HAL_SPI_TransmitReceive+0x4ac>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	330c      	adds	r3, #12
 8004532:	7812      	ldrb	r2, [r2, #0]
 8004534:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004544:	b29b      	uxth	r3, r3
 8004546:	3b01      	subs	r3, #1
 8004548:	b29a      	uxth	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800454e:	e0c2      	b.n	80046d6 <HAL_SPI_TransmitReceive+0x4ac>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b02      	cmp	r3, #2
 800455c:	d158      	bne.n	8004610 <HAL_SPI_TransmitReceive+0x3e6>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004562:	b29b      	uxth	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d053      	beq.n	8004610 <HAL_SPI_TransmitReceive+0x3e6>
 8004568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456a:	2b01      	cmp	r3, #1
 800456c:	d150      	bne.n	8004610 <HAL_SPI_TransmitReceive+0x3e6>
      {
        if (hspi->TxXferCount > 1U)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004572:	b29b      	uxth	r3, r3
 8004574:	2b01      	cmp	r3, #1
 8004576:	d912      	bls.n	800459e <HAL_SPI_TransmitReceive+0x374>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800457c:	881a      	ldrh	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004588:	1c9a      	adds	r2, r3, #2
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b02      	subs	r3, #2
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800459c:	e012      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x39a>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	330c      	adds	r3, #12
 80045a8:	7812      	ldrb	r2, [r2, #0]
 80045aa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b0:	1c5a      	adds	r2, r3, #1
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045c4:	2300      	movs	r3, #0
 80045c6:	637b      	str	r3, [r7, #52]	; 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d11e      	bne.n	8004610 <HAL_SPI_TransmitReceive+0x3e6>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045da:	d119      	bne.n	8004610 <HAL_SPI_TransmitReceive+0x3e6>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f003 0304 	and.w	r3, r3, #4
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10c      	bne.n	8004600 <HAL_SPI_TransmitReceive+0x3d6>
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	f003 0308 	and.w	r3, r3, #8
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d007      	beq.n	8004600 <HAL_SPI_TransmitReceive+0x3d6>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045fe:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800460e:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b01      	cmp	r3, #1
 800461c:	d148      	bne.n	80046b0 <HAL_SPI_TransmitReceive+0x486>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004624:	b29b      	uxth	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d042      	beq.n	80046b0 <HAL_SPI_TransmitReceive+0x486>
      {
        if (hspi->RxXferCount > 1U)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004630:	b29b      	uxth	r3, r3
 8004632:	2b01      	cmp	r3, #1
 8004634:	d923      	bls.n	800467e <HAL_SPI_TransmitReceive+0x454>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68da      	ldr	r2, [r3, #12]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004640:	b292      	uxth	r2, r2
 8004642:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004648:	1c9a      	adds	r2, r3, #2
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004654:	b29b      	uxth	r3, r3
 8004656:	3b02      	subs	r3, #2
 8004658:	b29a      	uxth	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004666:	b29b      	uxth	r3, r3
 8004668:	2b01      	cmp	r3, #1
 800466a:	d81f      	bhi.n	80046ac <HAL_SPI_TransmitReceive+0x482>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800467a:	605a      	str	r2, [r3, #4]
 800467c:	e016      	b.n	80046ac <HAL_SPI_TransmitReceive+0x482>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f103 020c 	add.w	r2, r3, #12
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	7812      	ldrb	r2, [r2, #0]
 800468c:	b2d2      	uxtb	r2, r2
 800468e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	3b01      	subs	r3, #1
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046ac:	2301      	movs	r3, #1
 80046ae:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80046b0:	f7fe f8a8 	bl	8002804 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046bc:	429a      	cmp	r2, r3
 80046be:	d803      	bhi.n	80046c8 <HAL_SPI_TransmitReceive+0x49e>
 80046c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046c6:	d102      	bne.n	80046ce <HAL_SPI_TransmitReceive+0x4a4>
 80046c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d103      	bne.n	80046d6 <HAL_SPI_TransmitReceive+0x4ac>
      {
        errorcode = HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        goto error;
 80046d4:	e07d      	b.n	80047d2 <HAL_SPI_TransmitReceive+0x5a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046da:	b29b      	uxth	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f47f af37 	bne.w	8004550 <HAL_SPI_TransmitReceive+0x326>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f47f af30 	bne.w	8004550 <HAL_SPI_TransmitReceive+0x326>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046f8:	d146      	bne.n	8004788 <HAL_SPI_TransmitReceive+0x55e>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80046fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004700:	2201      	movs	r2, #1
 8004702:	2101      	movs	r1, #1
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 fd91 	bl	800522c <SPI_WaitFlagStateUntilTimeout>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d009      	beq.n	8004724 <HAL_SPI_TransmitReceive+0x4fa>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004714:	f043 0202 	orr.w	r2, r3, #2
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      goto error;
 8004722:	e056      	b.n	80047d2 <HAL_SPI_TransmitReceive+0x5a8>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800472c:	d105      	bne.n	800473a <HAL_SPI_TransmitReceive+0x510>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	e026      	b.n	8004788 <HAL_SPI_TransmitReceive+0x55e>
    }
    else
    {
      /* Read 8bit CRC */
      tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	330c      	adds	r3, #12
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	b2db      	uxtb	r3, r3
 8004744:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8004746:	697b      	ldr	r3, [r7, #20]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474c:	2b02      	cmp	r3, #2
 800474e:	d11b      	bne.n	8004788 <HAL_SPI_TransmitReceive+0x55e>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8004750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004756:	2201      	movs	r2, #1
 8004758:	2101      	movs	r1, #1
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 fd66 	bl	800522c <SPI_WaitFlagStateUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d009      	beq.n	800477a <HAL_SPI_TransmitReceive+0x550>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800476a:	f043 0202 	orr.w	r2, r3, #2
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
          goto error;
 8004778:	e02b      	b.n	80047d2 <HAL_SPI_TransmitReceive+0x5a8>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	330c      	adds	r3, #12
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	b2db      	uxtb	r3, r3
 8004784:	617b      	str	r3, [r7, #20]
        /* To avoid GCC warning */
        UNUSED(tmpreg);
 8004786:	697b      	ldr	r3, [r7, #20]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	2b10      	cmp	r3, #16
 8004794:	d10d      	bne.n	80047b2 <HAL_SPI_TransmitReceive+0x588>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800479a:	f043 0202 	orr.w	r2, r3, #2
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	661a      	str	r2, [r3, #96]	; 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80047aa:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 feaa 	bl	8005510 <SPI_EndRxTxTransaction>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d006      	beq.n	80047d0 <HAL_SPI_TransmitReceive+0x5a6>
  {
    errorcode = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2220      	movs	r2, #32
 80047cc:	661a      	str	r2, [r3, #96]	; 0x60
 80047ce:	e000      	b.n	80047d2 <HAL_SPI_TransmitReceive+0x5a8>
  }

error :
 80047d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80047e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3738      	adds	r7, #56	; 0x38
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
	...

080047f0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b087      	sub	sp, #28
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	4613      	mov	r3, r2
 80047fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_SPI_Transmit_IT+0x20>
 800480c:	2302      	movs	r3, #2
 800480e:	e087      	b.n	8004920 <HAL_SPI_Transmit_IT+0x130>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <HAL_SPI_Transmit_IT+0x34>
 800481e:	88fb      	ldrh	r3, [r7, #6]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d102      	bne.n	800482a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004828:	e075      	b.n	8004916 <HAL_SPI_Transmit_IT+0x126>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b01      	cmp	r3, #1
 8004834:	d002      	beq.n	800483c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8004836:	2302      	movs	r3, #2
 8004838:	75fb      	strb	r3, [r7, #23]
    goto error;
 800483a:	e06c      	b.n	8004916 <HAL_SPI_Transmit_IT+0x126>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2203      	movs	r2, #3
 8004840:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	88fa      	ldrh	r2, [r7, #6]
 8004854:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	88fa      	ldrh	r2, [r7, #6]
 800485a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004880:	d903      	bls.n	800488a <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	4a29      	ldr	r2, [pc, #164]	; (800492c <HAL_SPI_Transmit_IT+0x13c>)
 8004886:	651a      	str	r2, [r3, #80]	; 0x50
 8004888:	e002      	b.n	8004890 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	4a28      	ldr	r2, [pc, #160]	; (8004930 <HAL_SPI_Transmit_IT+0x140>)
 800488e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004898:	d10f      	bne.n	80048ba <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048b8:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048c2:	d10f      	bne.n	80048e4 <HAL_SPI_Transmit_IT+0xf4>
  {
    SPI_RESET_CRC(hspi);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048e2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80048f2:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048fe:	2b40      	cmp	r3, #64	; 0x40
 8004900:	d008      	beq.n	8004914 <HAL_SPI_Transmit_IT+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	e000      	b.n	8004916 <HAL_SPI_Transmit_IT+0x126>
  }

error :
 8004914:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800491e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004920:	4618      	mov	r0, r3
 8004922:	371c      	adds	r7, #28
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr
 800492c:	080051cd 	.word	0x080051cd
 8004930:	0800516d 	.word	0x0800516d

08004934 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	4613      	mov	r3, r2
 8004940:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004942:	2300      	movs	r3, #0
 8004944:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d110      	bne.n	8004970 <HAL_SPI_Receive_IT+0x3c>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004956:	d10b      	bne.n	8004970 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2204      	movs	r2, #4
 800495c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8004960:	88fb      	ldrh	r3, [r7, #6]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	68b9      	ldr	r1, [r7, #8]
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 f8bc 	bl	8004ae4 <HAL_SPI_TransmitReceive_IT>
 800496c:	4603      	mov	r3, r0
 800496e:	e0b1      	b.n	8004ad4 <HAL_SPI_Receive_IT+0x1a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004976:	2b01      	cmp	r3, #1
 8004978:	d101      	bne.n	800497e <HAL_SPI_Receive_IT+0x4a>
 800497a:	2302      	movs	r3, #2
 800497c:	e0aa      	b.n	8004ad4 <HAL_SPI_Receive_IT+0x1a0>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b01      	cmp	r3, #1
 8004990:	d002      	beq.n	8004998 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8004992:	2302      	movs	r3, #2
 8004994:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004996:	e098      	b.n	8004aca <HAL_SPI_Receive_IT+0x196>
  }

  if ((pData == NULL) || (Size == 0U))
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d002      	beq.n	80049a4 <HAL_SPI_Receive_IT+0x70>
 800499e:	88fb      	ldrh	r3, [r7, #6]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d102      	bne.n	80049aa <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80049a8:	e08f      	b.n	8004aca <HAL_SPI_Receive_IT+0x196>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2204      	movs	r2, #4
 80049ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	88fa      	ldrh	r2, [r7, #6]
 80049c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	88fa      	ldrh	r2, [r7, #6]
 80049ca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80049ee:	d90b      	bls.n	8004a08 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049fe:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4a36      	ldr	r2, [pc, #216]	; (8004adc <HAL_SPI_Receive_IT+0x1a8>)
 8004a04:	64da      	str	r2, [r3, #76]	; 0x4c
 8004a06:	e00a      	b.n	8004a1e <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a16:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	4a31      	ldr	r2, [pc, #196]	; (8004ae0 <HAL_SPI_Receive_IT+0x1ac>)
 8004a1c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a26:	d10f      	bne.n	8004a48 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a36:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a46:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a50:	d11f      	bne.n	8004a92 <HAL_SPI_Receive_IT+0x15e>
  {
    hspi->CRCSize = 1U;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2201      	movs	r2, #1
 8004a56:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a60:	d806      	bhi.n	8004a70 <HAL_SPI_Receive_IT+0x13c>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d102      	bne.n	8004a70 <HAL_SPI_Receive_IT+0x13c>
    {
      hspi->CRCSize = 2U;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	649a      	str	r2, [r3, #72]	; 0x48
    }
    SPI_RESET_CRC(hspi);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	e002      	b.n	8004a98 <HAL_SPI_Receive_IT+0x164>
  }
  else
  {
    hspi->CRCSize = 0U;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	649a      	str	r2, [r3, #72]	; 0x48
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8004aa6:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d008      	beq.n	8004ac8 <HAL_SPI_Receive_IT+0x194>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	e000      	b.n	8004aca <HAL_SPI_Receive_IT+0x196>
  }

error :
 8004ac8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	080050e5 	.word	0x080050e5
 8004ae0:	08005025 	.word	0x08005025

08004ae4 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b087      	sub	sp, #28
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
 8004af0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_SPI_TransmitReceive_IT+0x20>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e0b9      	b.n	8004c78 <HAL_SPI_TransmitReceive_IT+0x194>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b12:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b1a:	7dbb      	ldrb	r3, [r7, #22]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d00d      	beq.n	8004b3c <HAL_SPI_TransmitReceive_IT+0x58>
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b26:	d106      	bne.n	8004b36 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d102      	bne.n	8004b36 <HAL_SPI_TransmitReceive_IT+0x52>
 8004b30:	7dbb      	ldrb	r3, [r7, #22]
 8004b32:	2b04      	cmp	r3, #4
 8004b34:	d002      	beq.n	8004b3c <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8004b36:	2302      	movs	r3, #2
 8004b38:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b3a:	e098      	b.n	8004c6e <HAL_SPI_TransmitReceive_IT+0x18a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d005      	beq.n	8004b4e <HAL_SPI_TransmitReceive_IT+0x6a>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <HAL_SPI_TransmitReceive_IT+0x6a>
 8004b48:	887b      	ldrh	r3, [r7, #2]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d102      	bne.n	8004b54 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b52:	e08c      	b.n	8004c6e <HAL_SPI_TransmitReceive_IT+0x18a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b04      	cmp	r3, #4
 8004b5e:	d003      	beq.n	8004b68 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2205      	movs	r2, #5
 8004b64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	887a      	ldrh	r2, [r7, #2]
 8004b78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	887a      	ldrh	r2, [r7, #2]
 8004b7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	887a      	ldrh	r2, [r7, #2]
 8004b8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	887a      	ldrh	r2, [r7, #2]
 8004b92:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b9e:	d906      	bls.n	8004bae <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4a38      	ldr	r2, [pc, #224]	; (8004c84 <HAL_SPI_TransmitReceive_IT+0x1a0>)
 8004ba4:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4a37      	ldr	r2, [pc, #220]	; (8004c88 <HAL_SPI_TransmitReceive_IT+0x1a4>)
 8004baa:	651a      	str	r2, [r3, #80]	; 0x50
 8004bac:	e005      	b.n	8004bba <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	4a36      	ldr	r2, [pc, #216]	; (8004c8c <HAL_SPI_TransmitReceive_IT+0x1a8>)
 8004bb2:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	4a36      	ldr	r2, [pc, #216]	; (8004c90 <HAL_SPI_TransmitReceive_IT+0x1ac>)
 8004bb8:	651a      	str	r2, [r3, #80]	; 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bc2:	d11f      	bne.n	8004c04 <HAL_SPI_TransmitReceive_IT+0x120>
  {
    hspi->CRCSize = 1U;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004bd2:	d806      	bhi.n	8004be2 <HAL_SPI_TransmitReceive_IT+0xfe>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	d102      	bne.n	8004be2 <HAL_SPI_TransmitReceive_IT+0xfe>
    {
      hspi->CRCSize = 2U;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2202      	movs	r2, #2
 8004be0:	649a      	str	r2, [r3, #72]	; 0x48
    }
    SPI_RESET_CRC(hspi);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e002      	b.n	8004c0a <HAL_SPI_TransmitReceive_IT+0x126>
  }
  else
  {
    hspi->CRCSize = 0U;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	649a      	str	r2, [r3, #72]	; 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c12:	d802      	bhi.n	8004c1a <HAL_SPI_TransmitReceive_IT+0x136>
 8004c14:	887b      	ldrh	r3, [r7, #2]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d908      	bls.n	8004c2c <HAL_SPI_TransmitReceive_IT+0x148>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685a      	ldr	r2, [r3, #4]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c28:	605a      	str	r2, [r3, #4]
 8004c2a:	e007      	b.n	8004c3c <HAL_SPI_TransmitReceive_IT+0x158>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685a      	ldr	r2, [r3, #4]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c3a:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004c4a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c56:	2b40      	cmp	r3, #64	; 0x40
 8004c58:	d008      	beq.n	8004c6c <HAL_SPI_TransmitReceive_IT+0x188>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c68:	601a      	str	r2, [r3, #0]
 8004c6a:	e000      	b.n	8004c6e <HAL_SPI_TransmitReceive_IT+0x18a>
  }

error :
 8004c6c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	371c      	adds	r7, #28
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	08004eb1 	.word	0x08004eb1
 8004c88:	08004f61 	.word	0x08004f61
 8004c8c:	08004cbd 	.word	0x08004cbd
 8004c90:	08004df5 	.word	0x08004df5

08004c94 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d923      	bls.n	8004d18 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68da      	ldr	r2, [r3, #12]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cda:	b292      	uxth	r2, r2
 8004cdc:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	1c9a      	adds	r2, r3, #2
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	3b02      	subs	r3, #2
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d11f      	bne.n	8004d46 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d14:	605a      	str	r2, [r3, #4]
 8004d16:	e016      	b.n	8004d46 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f103 020c 	add.w	r2, r3, #12
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d24:	7812      	ldrb	r2, [r2, #0]
 8004d26:	b2d2      	uxtb	r2, r2
 8004d28:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d120      	bne.n	8004d94 <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d5a:	d10b      	bne.n	8004d74 <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d6a:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a0b      	ldr	r2, [pc, #44]	; (8004d9c <SPI_2linesRxISR_8BIT+0xe0>)
 8004d70:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8004d72:	e00f      	b.n	8004d94 <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d82:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d102      	bne.n	8004d94 <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 fc04 	bl	800559c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	08004da1 	.word	0x08004da1

08004da0 <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	60fb      	str	r3, [r7, #12]

  /* Read 8bit CRC to flush Data Register */
  tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	330c      	adds	r3, #12
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8004db8:	68fb      	ldr	r3, [r7, #12]

  hspi->CRCSize--;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dbe:	1e5a      	subs	r2, r3, #1
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	649a      	str	r2, [r3, #72]	; 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d10f      	bne.n	8004dec <SPI_2linesRxISR_8BITCRC+0x4c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004dda:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d102      	bne.n	8004dec <SPI_2linesRxISR_8BITCRC+0x4c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 fbd8 	bl	800559c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004dec:	bf00      	nop
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d912      	bls.n	8004e2c <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e0a:	881a      	ldrh	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e16:	1c9a      	adds	r2, r3, #2
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	3b02      	subs	r3, #2
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e2a:	e012      	b.n	8004e52 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	330c      	adds	r3, #12
 8004e36:	7812      	ldrb	r2, [r2, #0]
 8004e38:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3e:	1c5a      	adds	r2, r3, #1
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	b29a      	uxth	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d126      	bne.n	8004eaa <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e64:	d110      	bne.n	8004e88 <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e74:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e84:	605a      	str	r2, [r3, #4]
      return;
 8004e86:	e010      	b.n	8004eaa <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e96:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d102      	bne.n	8004eaa <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fb79 	bl	800559c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec2:	b292      	uxth	r2, r2
 8004ec4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	1c9a      	adds	r2, r3, #2
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d118      	bne.n	8004f20 <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ef6:	d103      	bne.n	8004f00 <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a0b      	ldr	r2, [pc, #44]	; (8004f28 <SPI_2linesRxISR_16BIT+0x78>)
 8004efc:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8004efe:	e00f      	b.n	8004f20 <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f0e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d102      	bne.n	8004f20 <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 fb3e 	bl	800559c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	08004f2d 	.word	0x08004f2d

08004f2c <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);  
 8004f40:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f50:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 fb22 	bl	800559c <SPI_CloseRxTx_ISR>
}
 8004f58:	bf00      	nop
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6c:	881a      	ldrh	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f78:	1c9a      	adds	r2, r3, #2
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	3b01      	subs	r3, #1
 8004f86:	b29a      	uxth	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d126      	bne.n	8004fe4 <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f9e:	d110      	bne.n	8004fc2 <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004fae:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685a      	ldr	r2, [r3, #4]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fbe:	605a      	str	r2, [r3, #4]
      return;
 8004fc0:	e010      	b.n	8004fe4 <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685a      	ldr	r2, [r3, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fd0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d102      	bne.n	8004fe4 <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fadc 	bl	800559c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b084      	sub	sp, #16
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Read 8bit CRC to flush Data Register */
  tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	330c      	adds	r3, #12
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8005002:	68fb      	ldr	r3, [r7, #12]

  hspi->CRCSize--;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005008:	1e5a      	subs	r2, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	649a      	str	r2, [r3, #72]	; 0x48

  if (hspi->CRCSize == 0U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005012:	2b00      	cmp	r3, #0
 8005014:	d102      	bne.n	800501c <SPI_RxISR_8BITCRC+0x32>
  {
    SPI_CloseRx_ISR(hspi);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 fb1c 	bl	8005654 <SPI_CloseRx_ISR>
  }
}
 800501c:	bf00      	nop
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f103 020c 	add.w	r2, r3, #12
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005038:	7812      	ldrb	r2, [r2, #0]
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800504e:	b29b      	uxth	r3, r3
 8005050:	3b01      	subs	r3, #1
 8005052:	b29a      	uxth	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005060:	b29b      	uxth	r3, r3
 8005062:	2b01      	cmp	r3, #1
 8005064:	d10c      	bne.n	8005080 <SPI_RxISR_8BIT+0x5c>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800506a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800506e:	d107      	bne.n	8005080 <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800507e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10b      	bne.n	80050a4 <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005090:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005094:	d103      	bne.n	800509e <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a04      	ldr	r2, [pc, #16]	; (80050ac <SPI_RxISR_8BIT+0x88>)
 800509a:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 800509c:	e002      	b.n	80050a4 <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fad8 	bl	8005654 <SPI_CloseRx_ISR>
  }
}
 80050a4:	3708      	adds	r7, #8
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	08004feb 	.word	0x08004feb

080050b0 <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80050c4:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050d4:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fabc 	bl	8005654 <SPI_CloseRx_ISR>
}
 80050dc:	bf00      	nop
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f6:	b292      	uxth	r2, r2
 80050f8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fe:	1c9a      	adds	r2, r3, #2
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800510a:	b29b      	uxth	r3, r3
 800510c:	3b01      	subs	r3, #1
 800510e:	b29a      	uxth	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b01      	cmp	r3, #1
 8005120:	d10c      	bne.n	800513c <SPI_RxISR_16BIT+0x58>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005126:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800512a:	d107      	bne.n	800513c <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800513a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005142:	b29b      	uxth	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10b      	bne.n	8005160 <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005150:	d103      	bne.n	800515a <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a04      	ldr	r2, [pc, #16]	; (8005168 <SPI_RxISR_16BIT+0x84>)
 8005156:	64da      	str	r2, [r3, #76]	; 0x4c
      return;
 8005158:	e002      	b.n	8005160 <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 fa7a 	bl	8005654 <SPI_CloseRx_ISR>
  }
}
 8005160:	3708      	adds	r7, #8
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	080050b1 	.word	0x080050b1

0800516c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	330c      	adds	r3, #12
 800517e:	7812      	ldrb	r2, [r2, #0]
 8005180:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005190:	b29b      	uxth	r3, r3
 8005192:	3b01      	subs	r3, #1
 8005194:	b29a      	uxth	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10f      	bne.n	80051c4 <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051ac:	d107      	bne.n	80051be <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051bc:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 fa8e 	bl	80056e0 <SPI_CloseTx_ISR>
  }
}
 80051c4:	bf00      	nop
 80051c6:	3708      	adds	r7, #8
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d8:	881a      	ldrh	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e4:	1c9a      	adds	r2, r3, #2
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10f      	bne.n	8005222 <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005206:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800520a:	d107      	bne.n	800521c <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800521a:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 fa5f 	bl	80056e0 <SPI_CloseTx_ISR>
  }
}
 8005222:	bf00      	nop
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b088      	sub	sp, #32
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	603b      	str	r3, [r7, #0]
 8005238:	4613      	mov	r3, r2
 800523a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800523c:	f7fd fae2 	bl	8002804 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005244:	1a9b      	subs	r3, r3, r2
 8005246:	683a      	ldr	r2, [r7, #0]
 8005248:	4413      	add	r3, r2
 800524a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800524c:	f7fd fada 	bl	8002804 <HAL_GetTick>
 8005250:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005252:	4b39      	ldr	r3, [pc, #228]	; (8005338 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	015b      	lsls	r3, r3, #5
 8005258:	0d1b      	lsrs	r3, r3, #20
 800525a:	69fa      	ldr	r2, [r7, #28]
 800525c:	fb02 f303 	mul.w	r3, r2, r3
 8005260:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005262:	e054      	b.n	800530e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800526a:	d050      	beq.n	800530e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800526c:	f7fd faca 	bl	8002804 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	69fa      	ldr	r2, [r7, #28]
 8005278:	429a      	cmp	r2, r3
 800527a:	d902      	bls.n	8005282 <SPI_WaitFlagStateUntilTimeout+0x56>
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d13d      	bne.n	80052fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005290:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800529a:	d111      	bne.n	80052c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052a4:	d004      	beq.n	80052b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052ae:	d107      	bne.n	80052c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052c8:	d10f      	bne.n	80052ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e017      	b.n	800532e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005304:	2300      	movs	r3, #0
 8005306:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	3b01      	subs	r3, #1
 800530c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	4013      	ands	r3, r2
 8005318:	68ba      	ldr	r2, [r7, #8]
 800531a:	429a      	cmp	r2, r3
 800531c:	bf0c      	ite	eq
 800531e:	2301      	moveq	r3, #1
 8005320:	2300      	movne	r3, #0
 8005322:	b2db      	uxtb	r3, r3
 8005324:	461a      	mov	r2, r3
 8005326:	79fb      	ldrb	r3, [r7, #7]
 8005328:	429a      	cmp	r2, r3
 800532a:	d19b      	bne.n	8005264 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3720      	adds	r7, #32
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	20000004 	.word	0x20000004

0800533c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b088      	sub	sp, #32
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800534a:	f7fd fa5b 	bl	8002804 <HAL_GetTick>
 800534e:	4602      	mov	r2, r0
 8005350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	4413      	add	r3, r2
 8005358:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800535a:	f7fd fa53 	bl	8002804 <HAL_GetTick>
 800535e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005360:	4b3e      	ldr	r3, [pc, #248]	; (800545c <SPI_WaitFifoStateUntilTimeout+0x120>)
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	4613      	mov	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	00da      	lsls	r2, r3, #3
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	0d1b      	lsrs	r3, r3, #20
 8005370:	69fa      	ldr	r2, [r7, #28]
 8005372:	fb02 f303 	mul.w	r3, r2, r3
 8005376:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005378:	e062      	b.n	8005440 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005380:	d109      	bne.n	8005396 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d106      	bne.n	8005396 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	b2db      	uxtb	r3, r3
 8005392:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005394:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800539c:	d050      	beq.n	8005440 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800539e:	f7fd fa31 	bl	8002804 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d902      	bls.n	80053b4 <SPI_WaitFifoStateUntilTimeout+0x78>
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d13d      	bne.n	8005430 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053cc:	d111      	bne.n	80053f2 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053d6:	d004      	beq.n	80053e2 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053e0:	d107      	bne.n	80053f2 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053fa:	d10f      	bne.n	800541c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800541a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e010      	b.n	8005452 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8005436:	2300      	movs	r3, #0
 8005438:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	3b01      	subs	r3, #1
 800543e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	4013      	ands	r3, r2
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	429a      	cmp	r2, r3
 800544e:	d194      	bne.n	800537a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3720      	adds	r7, #32
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	20000004 	.word	0x20000004

08005460 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af02      	add	r7, sp, #8
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005474:	d111      	bne.n	800549a <SPI_EndRxTransaction+0x3a>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800547e:	d004      	beq.n	800548a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005488:	d107      	bne.n	800549a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005498:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2200      	movs	r2, #0
 80054a2:	2180      	movs	r1, #128	; 0x80
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f7ff fec1 	bl	800522c <SPI_WaitFlagStateUntilTimeout>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d007      	beq.n	80054c0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054b4:	f043 0220 	orr.w	r2, r3, #32
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e023      	b.n	8005508 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054c8:	d11d      	bne.n	8005506 <SPI_EndRxTransaction+0xa6>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054d2:	d004      	beq.n	80054de <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054dc:	d113      	bne.n	8005506 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f7ff ff26 	bl	800533c <SPI_WaitFifoStateUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d007      	beq.n	8005506 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054fa:	f043 0220 	orr.w	r2, r3, #32
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e000      	b.n	8005508 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b086      	sub	sp, #24
 8005514:	af02      	add	r7, sp, #8
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	2200      	movs	r2, #0
 8005524:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f7ff ff07 	bl	800533c <SPI_WaitFifoStateUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d007      	beq.n	8005544 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005538:	f043 0220 	orr.w	r2, r3, #32
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e027      	b.n	8005594 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2200      	movs	r2, #0
 800554c:	2180      	movs	r1, #128	; 0x80
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f7ff fe6c 	bl	800522c <SPI_WaitFlagStateUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800555e:	f043 0220 	orr.w	r2, r3, #32
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e014      	b.n	8005594 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2200      	movs	r2, #0
 8005572:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005576:	68f8      	ldr	r0, [r7, #12]
 8005578:	f7ff fee0 	bl	800533c <SPI_WaitFifoStateUntilTimeout>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d007      	beq.n	8005592 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005586:	f043 0220 	orr.w	r2, r3, #32
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e000      	b.n	8005594 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055a4:	f7fd f92e 	bl	8002804 <HAL_GetTick>
 80055a8:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0220 	bic.w	r2, r2, #32
 80055b8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	2164      	movs	r1, #100	; 0x64
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7ff ffa6 	bl	8005510 <SPI_EndRxTxTransaction>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d005      	beq.n	80055d6 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ce:	f043 0220 	orr.w	r2, r3, #32
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	661a      	str	r2, [r3, #96]	; 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f003 0310 	and.w	r3, r3, #16
 80055e0:	2b10      	cmp	r3, #16
 80055e2:	d112      	bne.n	800560a <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055f0:	f043 0202 	orr.w	r2, r3, #2
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005600:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f7ff fb50 	bl	8004ca8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8005608:	e020      	b.n	800564c <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800560e:	2b00      	cmp	r3, #0
 8005610:	d115      	bne.n	800563e <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b04      	cmp	r3, #4
 800561c:	d107      	bne.n	800562e <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fc fe62 	bl	80022f0 <HAL_SPI_RxCpltCallback>
}
 800562c:	e00e      	b.n	800564c <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7ff fb2c 	bl	8004c94 <HAL_SPI_TxRxCpltCallback>
}
 800563c:	e006      	b.n	800564c <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7ff fb2e 	bl	8004ca8 <HAL_SPI_ErrorCallback>
}
 800564c:	bf00      	nop
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	685a      	ldr	r2, [r3, #4]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800566a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800566c:	f7fd f8ca 	bl	8002804 <HAL_GetTick>
 8005670:	4603      	mov	r3, r0
 8005672:	461a      	mov	r2, r3
 8005674:	2164      	movs	r1, #100	; 0x64
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7ff fef2 	bl	8005460 <SPI_EndRxTransaction>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d005      	beq.n	800568e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005686:	f043 0220 	orr.w	r2, r3, #32
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b10      	cmp	r3, #16
 80056a2:	d10e      	bne.n	80056c2 <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056a8:	f043 0202 	orr.w	r2, r3, #2
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80056b8:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f7ff faf4 	bl	8004ca8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80056c0:	e00a      	b.n	80056d8 <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d103      	bne.n	80056d2 <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fc fe10 	bl	80022f0 <HAL_SPI_RxCpltCallback>
}
 80056d0:	e002      	b.n	80056d8 <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7ff fae8 	bl	8004ca8 <HAL_SPI_ErrorCallback>
}
 80056d8:	bf00      	nop
 80056da:	3708      	adds	r7, #8
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056e8:	f7fd f88c 	bl	8002804 <HAL_GetTick>
 80056ec:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80056fc:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	2164      	movs	r1, #100	; 0x64
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f7ff ff04 	bl	8005510 <SPI_EndRxTxTransaction>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d005      	beq.n	800571a <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005712:	f043 0220 	orr.w	r2, r3, #32
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10a      	bne.n	8005738 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005722:	2300      	movs	r3, #0
 8005724:	60bb      	str	r3, [r7, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	60bb      	str	r3, [r7, #8]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	60bb      	str	r3, [r7, #8]
 8005736:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f7ff faad 	bl	8004ca8 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800574e:	e002      	b.n	8005756 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f7fc fde1 	bl	8002318 <HAL_SPI_TxCpltCallback>
}
 8005756:	bf00      	nop
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b082      	sub	sp, #8
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d101      	bne.n	8005770 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e042      	b.n	80057f6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005776:	2b00      	cmp	r3, #0
 8005778:	d106      	bne.n	8005788 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f83b 	bl	80057fe <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2224      	movs	r2, #36	; 0x24
 800578c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0201 	bic.w	r2, r2, #1
 800579e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f8cd 	bl	8005940 <UART_SetConfig>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d101      	bne.n	80057b0 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e022      	b.n	80057f6 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d002      	beq.n	80057be <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 fbbd 	bl	8005f38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	689a      	ldr	r2, [r3, #8]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f042 0201 	orr.w	r2, r2, #1
 80057ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 fc44 	bl	800607c <UART_CheckIdleState>
 80057f4:	4603      	mov	r3, r0
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3708      	adds	r7, #8
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80057fe:	b480      	push	{r7}
 8005800:	b083      	sub	sp, #12
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005806:	bf00      	nop
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b08a      	sub	sp, #40	; 0x28
 8005816:	af02      	add	r7, sp, #8
 8005818:	60f8      	str	r0, [r7, #12]
 800581a:	60b9      	str	r1, [r7, #8]
 800581c:	603b      	str	r3, [r7, #0]
 800581e:	4613      	mov	r3, r2
 8005820:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005828:	2b20      	cmp	r3, #32
 800582a:	f040 8084 	bne.w	8005936 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d002      	beq.n	800583a <HAL_UART_Transmit+0x28>
 8005834:	88fb      	ldrh	r3, [r7, #6]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e07c      	b.n	8005938 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005844:	2b01      	cmp	r3, #1
 8005846:	d101      	bne.n	800584c <HAL_UART_Transmit+0x3a>
 8005848:	2302      	movs	r3, #2
 800584a:	e075      	b.n	8005938 <HAL_UART_Transmit+0x126>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2221      	movs	r2, #33	; 0x21
 8005860:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005864:	f7fc ffce 	bl	8002804 <HAL_GetTick>
 8005868:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	88fa      	ldrh	r2, [r7, #6]
 800586e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	88fa      	ldrh	r2, [r7, #6]
 8005876:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005882:	d108      	bne.n	8005896 <HAL_UART_Transmit+0x84>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d104      	bne.n	8005896 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800588c:	2300      	movs	r3, #0
 800588e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	61bb      	str	r3, [r7, #24]
 8005894:	e003      	b.n	800589e <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800589a:	2300      	movs	r3, #0
 800589c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80058a6:	e02d      	b.n	8005904 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	2200      	movs	r2, #0
 80058b0:	2180      	movs	r1, #128	; 0x80
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 fc2d 	bl	8006112 <UART_WaitOnFlagUntilTimeout>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e03a      	b.n	8005938 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10b      	bne.n	80058e0 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	881a      	ldrh	r2, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058d4:	b292      	uxth	r2, r2
 80058d6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	3302      	adds	r3, #2
 80058dc:	61bb      	str	r3, [r7, #24]
 80058de:	e008      	b.n	80058f2 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	781a      	ldrb	r2, [r3, #0]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	b292      	uxth	r2, r2
 80058ea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	3301      	adds	r3, #1
 80058f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800590a:	b29b      	uxth	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1cb      	bne.n	80058a8 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	9300      	str	r3, [sp, #0]
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	2200      	movs	r2, #0
 8005918:	2140      	movs	r1, #64	; 0x40
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 fbf9 	bl	8006112 <UART_WaitOnFlagUntilTimeout>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e006      	b.n	8005938 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2220      	movs	r2, #32
 800592e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005932:	2300      	movs	r3, #0
 8005934:	e000      	b.n	8005938 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005936:	2302      	movs	r3, #2
  }
}
 8005938:	4618      	mov	r0, r3
 800593a:	3720      	adds	r7, #32
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005944:	b08c      	sub	sp, #48	; 0x30
 8005946:	af00      	add	r7, sp, #0
 8005948:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800594a:	2300      	movs	r3, #0
 800594c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	689a      	ldr	r2, [r3, #8]
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	431a      	orrs	r2, r3
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	431a      	orrs	r2, r3
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	4313      	orrs	r3, r2
 8005966:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	4baa      	ldr	r3, [pc, #680]	; (8005c18 <UART_SetConfig+0x2d8>)
 8005970:	4013      	ands	r3, r2
 8005972:	697a      	ldr	r2, [r7, #20]
 8005974:	6812      	ldr	r2, [r2, #0]
 8005976:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005978:	430b      	orrs	r3, r1
 800597a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	68da      	ldr	r2, [r3, #12]
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	430a      	orrs	r2, r1
 8005990:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a9f      	ldr	r2, [pc, #636]	; (8005c1c <UART_SetConfig+0x2dc>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d004      	beq.n	80059ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059a8:	4313      	orrs	r3, r2
 80059aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80059b6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	6812      	ldr	r2, [r2, #0]
 80059be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059c0:	430b      	orrs	r3, r1
 80059c2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ca:	f023 010f 	bic.w	r1, r3, #15
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a90      	ldr	r2, [pc, #576]	; (8005c20 <UART_SetConfig+0x2e0>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d125      	bne.n	8005a30 <UART_SetConfig+0xf0>
 80059e4:	4b8f      	ldr	r3, [pc, #572]	; (8005c24 <UART_SetConfig+0x2e4>)
 80059e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	2b03      	cmp	r3, #3
 80059f0:	d81a      	bhi.n	8005a28 <UART_SetConfig+0xe8>
 80059f2:	a201      	add	r2, pc, #4	; (adr r2, 80059f8 <UART_SetConfig+0xb8>)
 80059f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f8:	08005a09 	.word	0x08005a09
 80059fc:	08005a19 	.word	0x08005a19
 8005a00:	08005a11 	.word	0x08005a11
 8005a04:	08005a21 	.word	0x08005a21
 8005a08:	2301      	movs	r3, #1
 8005a0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a0e:	e116      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a10:	2302      	movs	r3, #2
 8005a12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a16:	e112      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a18:	2304      	movs	r3, #4
 8005a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a1e:	e10e      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a20:	2308      	movs	r3, #8
 8005a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a26:	e10a      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a28:	2310      	movs	r3, #16
 8005a2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a2e:	e106      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a7c      	ldr	r2, [pc, #496]	; (8005c28 <UART_SetConfig+0x2e8>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d138      	bne.n	8005aac <UART_SetConfig+0x16c>
 8005a3a:	4b7a      	ldr	r3, [pc, #488]	; (8005c24 <UART_SetConfig+0x2e4>)
 8005a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a40:	f003 030c 	and.w	r3, r3, #12
 8005a44:	2b0c      	cmp	r3, #12
 8005a46:	d82d      	bhi.n	8005aa4 <UART_SetConfig+0x164>
 8005a48:	a201      	add	r2, pc, #4	; (adr r2, 8005a50 <UART_SetConfig+0x110>)
 8005a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4e:	bf00      	nop
 8005a50:	08005a85 	.word	0x08005a85
 8005a54:	08005aa5 	.word	0x08005aa5
 8005a58:	08005aa5 	.word	0x08005aa5
 8005a5c:	08005aa5 	.word	0x08005aa5
 8005a60:	08005a95 	.word	0x08005a95
 8005a64:	08005aa5 	.word	0x08005aa5
 8005a68:	08005aa5 	.word	0x08005aa5
 8005a6c:	08005aa5 	.word	0x08005aa5
 8005a70:	08005a8d 	.word	0x08005a8d
 8005a74:	08005aa5 	.word	0x08005aa5
 8005a78:	08005aa5 	.word	0x08005aa5
 8005a7c:	08005aa5 	.word	0x08005aa5
 8005a80:	08005a9d 	.word	0x08005a9d
 8005a84:	2300      	movs	r3, #0
 8005a86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a8a:	e0d8      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a92:	e0d4      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a94:	2304      	movs	r3, #4
 8005a96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a9a:	e0d0      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005a9c:	2308      	movs	r3, #8
 8005a9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005aa2:	e0cc      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005aa4:	2310      	movs	r3, #16
 8005aa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005aaa:	e0c8      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a5e      	ldr	r2, [pc, #376]	; (8005c2c <UART_SetConfig+0x2ec>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d125      	bne.n	8005b02 <UART_SetConfig+0x1c2>
 8005ab6:	4b5b      	ldr	r3, [pc, #364]	; (8005c24 <UART_SetConfig+0x2e4>)
 8005ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005abc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ac0:	2b30      	cmp	r3, #48	; 0x30
 8005ac2:	d016      	beq.n	8005af2 <UART_SetConfig+0x1b2>
 8005ac4:	2b30      	cmp	r3, #48	; 0x30
 8005ac6:	d818      	bhi.n	8005afa <UART_SetConfig+0x1ba>
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d00a      	beq.n	8005ae2 <UART_SetConfig+0x1a2>
 8005acc:	2b20      	cmp	r3, #32
 8005ace:	d814      	bhi.n	8005afa <UART_SetConfig+0x1ba>
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d002      	beq.n	8005ada <UART_SetConfig+0x19a>
 8005ad4:	2b10      	cmp	r3, #16
 8005ad6:	d008      	beq.n	8005aea <UART_SetConfig+0x1aa>
 8005ad8:	e00f      	b.n	8005afa <UART_SetConfig+0x1ba>
 8005ada:	2300      	movs	r3, #0
 8005adc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ae0:	e0ad      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005ae2:	2302      	movs	r3, #2
 8005ae4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ae8:	e0a9      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005aea:	2304      	movs	r3, #4
 8005aec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005af0:	e0a5      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005af2:	2308      	movs	r3, #8
 8005af4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005af8:	e0a1      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005afa:	2310      	movs	r3, #16
 8005afc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b00:	e09d      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a4a      	ldr	r2, [pc, #296]	; (8005c30 <UART_SetConfig+0x2f0>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d125      	bne.n	8005b58 <UART_SetConfig+0x218>
 8005b0c:	4b45      	ldr	r3, [pc, #276]	; (8005c24 <UART_SetConfig+0x2e4>)
 8005b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005b16:	2bc0      	cmp	r3, #192	; 0xc0
 8005b18:	d016      	beq.n	8005b48 <UART_SetConfig+0x208>
 8005b1a:	2bc0      	cmp	r3, #192	; 0xc0
 8005b1c:	d818      	bhi.n	8005b50 <UART_SetConfig+0x210>
 8005b1e:	2b80      	cmp	r3, #128	; 0x80
 8005b20:	d00a      	beq.n	8005b38 <UART_SetConfig+0x1f8>
 8005b22:	2b80      	cmp	r3, #128	; 0x80
 8005b24:	d814      	bhi.n	8005b50 <UART_SetConfig+0x210>
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d002      	beq.n	8005b30 <UART_SetConfig+0x1f0>
 8005b2a:	2b40      	cmp	r3, #64	; 0x40
 8005b2c:	d008      	beq.n	8005b40 <UART_SetConfig+0x200>
 8005b2e:	e00f      	b.n	8005b50 <UART_SetConfig+0x210>
 8005b30:	2300      	movs	r3, #0
 8005b32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b36:	e082      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b3e:	e07e      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005b40:	2304      	movs	r3, #4
 8005b42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b46:	e07a      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005b48:	2308      	movs	r3, #8
 8005b4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b4e:	e076      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005b50:	2310      	movs	r3, #16
 8005b52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b56:	e072      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a35      	ldr	r2, [pc, #212]	; (8005c34 <UART_SetConfig+0x2f4>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d12a      	bne.n	8005bb8 <UART_SetConfig+0x278>
 8005b62:	4b30      	ldr	r3, [pc, #192]	; (8005c24 <UART_SetConfig+0x2e4>)
 8005b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b70:	d01a      	beq.n	8005ba8 <UART_SetConfig+0x268>
 8005b72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b76:	d81b      	bhi.n	8005bb0 <UART_SetConfig+0x270>
 8005b78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b7c:	d00c      	beq.n	8005b98 <UART_SetConfig+0x258>
 8005b7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b82:	d815      	bhi.n	8005bb0 <UART_SetConfig+0x270>
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d003      	beq.n	8005b90 <UART_SetConfig+0x250>
 8005b88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b8c:	d008      	beq.n	8005ba0 <UART_SetConfig+0x260>
 8005b8e:	e00f      	b.n	8005bb0 <UART_SetConfig+0x270>
 8005b90:	2300      	movs	r3, #0
 8005b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b96:	e052      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005b98:	2302      	movs	r3, #2
 8005b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b9e:	e04e      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005ba0:	2304      	movs	r3, #4
 8005ba2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ba6:	e04a      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005ba8:	2308      	movs	r3, #8
 8005baa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bae:	e046      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005bb0:	2310      	movs	r3, #16
 8005bb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bb6:	e042      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a17      	ldr	r2, [pc, #92]	; (8005c1c <UART_SetConfig+0x2dc>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d13a      	bne.n	8005c38 <UART_SetConfig+0x2f8>
 8005bc2:	4b18      	ldr	r3, [pc, #96]	; (8005c24 <UART_SetConfig+0x2e4>)
 8005bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005bcc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bd0:	d01a      	beq.n	8005c08 <UART_SetConfig+0x2c8>
 8005bd2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bd6:	d81b      	bhi.n	8005c10 <UART_SetConfig+0x2d0>
 8005bd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bdc:	d00c      	beq.n	8005bf8 <UART_SetConfig+0x2b8>
 8005bde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005be2:	d815      	bhi.n	8005c10 <UART_SetConfig+0x2d0>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <UART_SetConfig+0x2b0>
 8005be8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bec:	d008      	beq.n	8005c00 <UART_SetConfig+0x2c0>
 8005bee:	e00f      	b.n	8005c10 <UART_SetConfig+0x2d0>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bf6:	e022      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bfe:	e01e      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005c00:	2304      	movs	r3, #4
 8005c02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c06:	e01a      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005c08:	2308      	movs	r3, #8
 8005c0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c0e:	e016      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005c10:	2310      	movs	r3, #16
 8005c12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c16:	e012      	b.n	8005c3e <UART_SetConfig+0x2fe>
 8005c18:	cfff69f3 	.word	0xcfff69f3
 8005c1c:	40008000 	.word	0x40008000
 8005c20:	40013800 	.word	0x40013800
 8005c24:	40021000 	.word	0x40021000
 8005c28:	40004400 	.word	0x40004400
 8005c2c:	40004800 	.word	0x40004800
 8005c30:	40004c00 	.word	0x40004c00
 8005c34:	40005000 	.word	0x40005000
 8005c38:	2310      	movs	r3, #16
 8005c3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4aae      	ldr	r2, [pc, #696]	; (8005efc <UART_SetConfig+0x5bc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	f040 8097 	bne.w	8005d78 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005c4e:	2b08      	cmp	r3, #8
 8005c50:	d823      	bhi.n	8005c9a <UART_SetConfig+0x35a>
 8005c52:	a201      	add	r2, pc, #4	; (adr r2, 8005c58 <UART_SetConfig+0x318>)
 8005c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c58:	08005c7d 	.word	0x08005c7d
 8005c5c:	08005c9b 	.word	0x08005c9b
 8005c60:	08005c85 	.word	0x08005c85
 8005c64:	08005c9b 	.word	0x08005c9b
 8005c68:	08005c8b 	.word	0x08005c8b
 8005c6c:	08005c9b 	.word	0x08005c9b
 8005c70:	08005c9b 	.word	0x08005c9b
 8005c74:	08005c9b 	.word	0x08005c9b
 8005c78:	08005c93 	.word	0x08005c93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c7c:	f7fd ff02 	bl	8003a84 <HAL_RCC_GetPCLK1Freq>
 8005c80:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c82:	e010      	b.n	8005ca6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c84:	4b9e      	ldr	r3, [pc, #632]	; (8005f00 <UART_SetConfig+0x5c0>)
 8005c86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c88:	e00d      	b.n	8005ca6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c8a:	f7fd fe63 	bl	8003954 <HAL_RCC_GetSysClockFreq>
 8005c8e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c90:	e009      	b.n	8005ca6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c98:	e005      	b.n	8005ca6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005ca4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 8130 	beq.w	8005f0e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb2:	4a94      	ldr	r2, [pc, #592]	; (8005f04 <UART_SetConfig+0x5c4>)
 8005cb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cb8:	461a      	mov	r2, r3
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cc0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	005b      	lsls	r3, r3, #1
 8005cca:	4413      	add	r3, r2
 8005ccc:	69ba      	ldr	r2, [r7, #24]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d305      	bcc.n	8005cde <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cd8:	69ba      	ldr	r2, [r7, #24]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d903      	bls.n	8005ce6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005ce4:	e113      	b.n	8005f0e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce8:	2200      	movs	r2, #0
 8005cea:	60bb      	str	r3, [r7, #8]
 8005cec:	60fa      	str	r2, [r7, #12]
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf2:	4a84      	ldr	r2, [pc, #528]	; (8005f04 <UART_SetConfig+0x5c4>)
 8005cf4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	603b      	str	r3, [r7, #0]
 8005cfe:	607a      	str	r2, [r7, #4]
 8005d00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d08:	f7fa fad2 	bl	80002b0 <__aeabi_uldivmod>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	4610      	mov	r0, r2
 8005d12:	4619      	mov	r1, r3
 8005d14:	f04f 0200 	mov.w	r2, #0
 8005d18:	f04f 0300 	mov.w	r3, #0
 8005d1c:	020b      	lsls	r3, r1, #8
 8005d1e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d22:	0202      	lsls	r2, r0, #8
 8005d24:	6979      	ldr	r1, [r7, #20]
 8005d26:	6849      	ldr	r1, [r1, #4]
 8005d28:	0849      	lsrs	r1, r1, #1
 8005d2a:	2000      	movs	r0, #0
 8005d2c:	460c      	mov	r4, r1
 8005d2e:	4605      	mov	r5, r0
 8005d30:	eb12 0804 	adds.w	r8, r2, r4
 8005d34:	eb43 0905 	adc.w	r9, r3, r5
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	469a      	mov	sl, r3
 8005d40:	4693      	mov	fp, r2
 8005d42:	4652      	mov	r2, sl
 8005d44:	465b      	mov	r3, fp
 8005d46:	4640      	mov	r0, r8
 8005d48:	4649      	mov	r1, r9
 8005d4a:	f7fa fab1 	bl	80002b0 <__aeabi_uldivmod>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	460b      	mov	r3, r1
 8005d52:	4613      	mov	r3, r2
 8005d54:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d5c:	d308      	bcc.n	8005d70 <UART_SetConfig+0x430>
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d64:	d204      	bcs.n	8005d70 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6a3a      	ldr	r2, [r7, #32]
 8005d6c:	60da      	str	r2, [r3, #12]
 8005d6e:	e0ce      	b.n	8005f0e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005d76:	e0ca      	b.n	8005f0e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	69db      	ldr	r3, [r3, #28]
 8005d7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d80:	d167      	bne.n	8005e52 <UART_SetConfig+0x512>
  {
    switch (clocksource)
 8005d82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d827      	bhi.n	8005dda <UART_SetConfig+0x49a>
 8005d8a:	a201      	add	r2, pc, #4	; (adr r2, 8005d90 <UART_SetConfig+0x450>)
 8005d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d90:	08005db5 	.word	0x08005db5
 8005d94:	08005dbd 	.word	0x08005dbd
 8005d98:	08005dc5 	.word	0x08005dc5
 8005d9c:	08005ddb 	.word	0x08005ddb
 8005da0:	08005dcb 	.word	0x08005dcb
 8005da4:	08005ddb 	.word	0x08005ddb
 8005da8:	08005ddb 	.word	0x08005ddb
 8005dac:	08005ddb 	.word	0x08005ddb
 8005db0:	08005dd3 	.word	0x08005dd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005db4:	f7fd fe66 	bl	8003a84 <HAL_RCC_GetPCLK1Freq>
 8005db8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005dba:	e014      	b.n	8005de6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dbc:	f7fd fe78 	bl	8003ab0 <HAL_RCC_GetPCLK2Freq>
 8005dc0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005dc2:	e010      	b.n	8005de6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dc4:	4b4e      	ldr	r3, [pc, #312]	; (8005f00 <UART_SetConfig+0x5c0>)
 8005dc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005dc8:	e00d      	b.n	8005de6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dca:	f7fd fdc3 	bl	8003954 <HAL_RCC_GetSysClockFreq>
 8005dce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005dd0:	e009      	b.n	8005de6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dd6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005dd8:	e005      	b.n	8005de6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005de4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 8090 	beq.w	8005f0e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df2:	4a44      	ldr	r2, [pc, #272]	; (8005f04 <UART_SetConfig+0x5c4>)
 8005df4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005df8:	461a      	mov	r2, r3
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e00:	005a      	lsls	r2, r3, #1
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	085b      	lsrs	r3, r3, #1
 8005e08:	441a      	add	r2, r3
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	2b0f      	cmp	r3, #15
 8005e1a:	d916      	bls.n	8005e4a <UART_SetConfig+0x50a>
 8005e1c:	6a3b      	ldr	r3, [r7, #32]
 8005e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e22:	d212      	bcs.n	8005e4a <UART_SetConfig+0x50a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e24:	6a3b      	ldr	r3, [r7, #32]
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	f023 030f 	bic.w	r3, r3, #15
 8005e2c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e2e:	6a3b      	ldr	r3, [r7, #32]
 8005e30:	085b      	lsrs	r3, r3, #1
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	f003 0307 	and.w	r3, r3, #7
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	8bfb      	ldrh	r3, [r7, #30]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	8bfa      	ldrh	r2, [r7, #30]
 8005e46:	60da      	str	r2, [r3, #12]
 8005e48:	e061      	b.n	8005f0e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005e50:	e05d      	b.n	8005f0e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005e56:	2b08      	cmp	r3, #8
 8005e58:	d827      	bhi.n	8005eaa <UART_SetConfig+0x56a>
 8005e5a:	a201      	add	r2, pc, #4	; (adr r2, 8005e60 <UART_SetConfig+0x520>)
 8005e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e60:	08005e85 	.word	0x08005e85
 8005e64:	08005e8d 	.word	0x08005e8d
 8005e68:	08005e95 	.word	0x08005e95
 8005e6c:	08005eab 	.word	0x08005eab
 8005e70:	08005e9b 	.word	0x08005e9b
 8005e74:	08005eab 	.word	0x08005eab
 8005e78:	08005eab 	.word	0x08005eab
 8005e7c:	08005eab 	.word	0x08005eab
 8005e80:	08005ea3 	.word	0x08005ea3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e84:	f7fd fdfe 	bl	8003a84 <HAL_RCC_GetPCLK1Freq>
 8005e88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e8a:	e014      	b.n	8005eb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e8c:	f7fd fe10 	bl	8003ab0 <HAL_RCC_GetPCLK2Freq>
 8005e90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e92:	e010      	b.n	8005eb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e94:	4b1a      	ldr	r3, [pc, #104]	; (8005f00 <UART_SetConfig+0x5c0>)
 8005e96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005e98:	e00d      	b.n	8005eb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e9a:	f7fd fd5b 	bl	8003954 <HAL_RCC_GetSysClockFreq>
 8005e9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ea0:	e009      	b.n	8005eb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ea2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ea6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005ea8:	e005      	b.n	8005eb6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005eb4:	bf00      	nop
    }

    if (pclk != 0U)
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d028      	beq.n	8005f0e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec0:	4a10      	ldr	r2, [pc, #64]	; (8005f04 <UART_SetConfig+0x5c4>)
 8005ec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	fbb3 f2f2 	udiv	r2, r3, r2
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	085b      	lsrs	r3, r3, #1
 8005ed4:	441a      	add	r2, r3
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ee2:	6a3b      	ldr	r3, [r7, #32]
 8005ee4:	2b0f      	cmp	r3, #15
 8005ee6:	d90f      	bls.n	8005f08 <UART_SetConfig+0x5c8>
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eee:	d20b      	bcs.n	8005f08 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = usartdiv;
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6a3a      	ldr	r2, [r7, #32]
 8005ef6:	60da      	str	r2, [r3, #12]
 8005ef8:	e009      	b.n	8005f0e <UART_SetConfig+0x5ce>
 8005efa:	bf00      	nop
 8005efc:	40008000 	.word	0x40008000
 8005f00:	00f42400 	.word	0x00f42400
 8005f04:	08008080 	.word	0x08008080
      }
      else
      {
        ret = HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2201      	movs	r2, #1
 8005f12:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	2200      	movs	r2, #0
 8005f22:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	2200      	movs	r2, #0
 8005f28:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005f2a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3730      	adds	r7, #48	; 0x30
 8005f32:	46bd      	mov	sp, r7
 8005f34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005f38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f44:	f003 0301 	and.w	r3, r3, #1
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00a      	beq.n	8005f62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f66:	f003 0302 	and.w	r3, r3, #2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00a      	beq.n	8005f84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	430a      	orrs	r2, r1
 8005f82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d00a      	beq.n	8005fa6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005faa:	f003 0308 	and.w	r3, r3, #8
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00a      	beq.n	8005fc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fcc:	f003 0310 	and.w	r3, r3, #16
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00a      	beq.n	8005fea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fee:	f003 0320 	and.w	r3, r3, #32
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00a      	beq.n	800600c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	430a      	orrs	r2, r1
 800600a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	d01a      	beq.n	800604e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	430a      	orrs	r2, r1
 800602c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006032:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006036:	d10a      	bne.n	800604e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	430a      	orrs	r2, r1
 800604c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00a      	beq.n	8006070 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	605a      	str	r2, [r3, #4]
  }
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af02      	add	r7, sp, #8
 8006082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800608c:	f7fc fbba 	bl	8002804 <HAL_GetTick>
 8006090:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b08      	cmp	r3, #8
 800609e:	d10e      	bne.n	80060be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f82f 	bl	8006112 <UART_WaitOnFlagUntilTimeout>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e025      	b.n	800610a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0304 	and.w	r3, r3, #4
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d10e      	bne.n	80060ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f819 	bl	8006112 <UART_WaitOnFlagUntilTimeout>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e00f      	b.n	800610a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2220      	movs	r2, #32
 80060ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2220      	movs	r2, #32
 80060f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b084      	sub	sp, #16
 8006116:	af00      	add	r7, sp, #0
 8006118:	60f8      	str	r0, [r7, #12]
 800611a:	60b9      	str	r1, [r7, #8]
 800611c:	603b      	str	r3, [r7, #0]
 800611e:	4613      	mov	r3, r2
 8006120:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006122:	e062      	b.n	80061ea <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800612a:	d05e      	beq.n	80061ea <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800612c:	f7fc fb6a 	bl	8002804 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	69ba      	ldr	r2, [r7, #24]
 8006138:	429a      	cmp	r2, r3
 800613a:	d302      	bcc.n	8006142 <UART_WaitOnFlagUntilTimeout+0x30>
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d11d      	bne.n	800617e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006150:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f022 0201 	bic.w	r2, r2, #1
 8006160:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2220      	movs	r2, #32
 8006166:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2220      	movs	r2, #32
 800616e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e045      	b.n	800620a <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0304 	and.w	r3, r3, #4
 8006188:	2b00      	cmp	r3, #0
 800618a:	d02e      	beq.n	80061ea <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006196:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800619a:	d126      	bne.n	80061ea <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061a4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80061b4:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f022 0201 	bic.w	r2, r2, #1
 80061c4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2220      	movs	r2, #32
 80061ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2220      	movs	r2, #32
 80061d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2220      	movs	r2, #32
 80061da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e00f      	b.n	800620a <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	69da      	ldr	r2, [r3, #28]
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4013      	ands	r3, r2
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	bf0c      	ite	eq
 80061fa:	2301      	moveq	r3, #1
 80061fc:	2300      	movne	r3, #0
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	461a      	mov	r2, r3
 8006202:	79fb      	ldrb	r3, [r7, #7]
 8006204:	429a      	cmp	r2, r3
 8006206:	d08d      	beq.n	8006124 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006208:	2300      	movs	r3, #0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
	...

08006214 <__errno>:
 8006214:	4b01      	ldr	r3, [pc, #4]	; (800621c <__errno+0x8>)
 8006216:	6818      	ldr	r0, [r3, #0]
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	20000020 	.word	0x20000020

08006220 <__libc_init_array>:
 8006220:	b570      	push	{r4, r5, r6, lr}
 8006222:	4d0d      	ldr	r5, [pc, #52]	; (8006258 <__libc_init_array+0x38>)
 8006224:	4c0d      	ldr	r4, [pc, #52]	; (800625c <__libc_init_array+0x3c>)
 8006226:	1b64      	subs	r4, r4, r5
 8006228:	10a4      	asrs	r4, r4, #2
 800622a:	2600      	movs	r6, #0
 800622c:	42a6      	cmp	r6, r4
 800622e:	d109      	bne.n	8006244 <__libc_init_array+0x24>
 8006230:	4d0b      	ldr	r5, [pc, #44]	; (8006260 <__libc_init_array+0x40>)
 8006232:	4c0c      	ldr	r4, [pc, #48]	; (8006264 <__libc_init_array+0x44>)
 8006234:	f001 fb1a 	bl	800786c <_init>
 8006238:	1b64      	subs	r4, r4, r5
 800623a:	10a4      	asrs	r4, r4, #2
 800623c:	2600      	movs	r6, #0
 800623e:	42a6      	cmp	r6, r4
 8006240:	d105      	bne.n	800624e <__libc_init_array+0x2e>
 8006242:	bd70      	pop	{r4, r5, r6, pc}
 8006244:	f855 3b04 	ldr.w	r3, [r5], #4
 8006248:	4798      	blx	r3
 800624a:	3601      	adds	r6, #1
 800624c:	e7ee      	b.n	800622c <__libc_init_array+0xc>
 800624e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006252:	4798      	blx	r3
 8006254:	3601      	adds	r6, #1
 8006256:	e7f2      	b.n	800623e <__libc_init_array+0x1e>
 8006258:	080081e8 	.word	0x080081e8
 800625c:	080081e8 	.word	0x080081e8
 8006260:	080081e8 	.word	0x080081e8
 8006264:	080081ec 	.word	0x080081ec

08006268 <malloc>:
 8006268:	4b02      	ldr	r3, [pc, #8]	; (8006274 <malloc+0xc>)
 800626a:	4601      	mov	r1, r0
 800626c:	6818      	ldr	r0, [r3, #0]
 800626e:	f000 b895 	b.w	800639c <_malloc_r>
 8006272:	bf00      	nop
 8006274:	20000020 	.word	0x20000020

08006278 <memcmp>:
 8006278:	b510      	push	{r4, lr}
 800627a:	3901      	subs	r1, #1
 800627c:	4402      	add	r2, r0
 800627e:	4290      	cmp	r0, r2
 8006280:	d101      	bne.n	8006286 <memcmp+0xe>
 8006282:	2000      	movs	r0, #0
 8006284:	e005      	b.n	8006292 <memcmp+0x1a>
 8006286:	7803      	ldrb	r3, [r0, #0]
 8006288:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800628c:	42a3      	cmp	r3, r4
 800628e:	d001      	beq.n	8006294 <memcmp+0x1c>
 8006290:	1b18      	subs	r0, r3, r4
 8006292:	bd10      	pop	{r4, pc}
 8006294:	3001      	adds	r0, #1
 8006296:	e7f2      	b.n	800627e <memcmp+0x6>

08006298 <memcpy>:
 8006298:	440a      	add	r2, r1
 800629a:	4291      	cmp	r1, r2
 800629c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80062a0:	d100      	bne.n	80062a4 <memcpy+0xc>
 80062a2:	4770      	bx	lr
 80062a4:	b510      	push	{r4, lr}
 80062a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062ae:	4291      	cmp	r1, r2
 80062b0:	d1f9      	bne.n	80062a6 <memcpy+0xe>
 80062b2:	bd10      	pop	{r4, pc}

080062b4 <memset>:
 80062b4:	4402      	add	r2, r0
 80062b6:	4603      	mov	r3, r0
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d100      	bne.n	80062be <memset+0xa>
 80062bc:	4770      	bx	lr
 80062be:	f803 1b01 	strb.w	r1, [r3], #1
 80062c2:	e7f9      	b.n	80062b8 <memset+0x4>

080062c4 <_free_r>:
 80062c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062c6:	2900      	cmp	r1, #0
 80062c8:	d044      	beq.n	8006354 <_free_r+0x90>
 80062ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062ce:	9001      	str	r0, [sp, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f1a1 0404 	sub.w	r4, r1, #4
 80062d6:	bfb8      	it	lt
 80062d8:	18e4      	addlt	r4, r4, r3
 80062da:	f000 fd27 	bl	8006d2c <__malloc_lock>
 80062de:	4a1e      	ldr	r2, [pc, #120]	; (8006358 <_free_r+0x94>)
 80062e0:	9801      	ldr	r0, [sp, #4]
 80062e2:	6813      	ldr	r3, [r2, #0]
 80062e4:	b933      	cbnz	r3, 80062f4 <_free_r+0x30>
 80062e6:	6063      	str	r3, [r4, #4]
 80062e8:	6014      	str	r4, [r2, #0]
 80062ea:	b003      	add	sp, #12
 80062ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062f0:	f000 bd22 	b.w	8006d38 <__malloc_unlock>
 80062f4:	42a3      	cmp	r3, r4
 80062f6:	d908      	bls.n	800630a <_free_r+0x46>
 80062f8:	6825      	ldr	r5, [r4, #0]
 80062fa:	1961      	adds	r1, r4, r5
 80062fc:	428b      	cmp	r3, r1
 80062fe:	bf01      	itttt	eq
 8006300:	6819      	ldreq	r1, [r3, #0]
 8006302:	685b      	ldreq	r3, [r3, #4]
 8006304:	1949      	addeq	r1, r1, r5
 8006306:	6021      	streq	r1, [r4, #0]
 8006308:	e7ed      	b.n	80062e6 <_free_r+0x22>
 800630a:	461a      	mov	r2, r3
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	b10b      	cbz	r3, 8006314 <_free_r+0x50>
 8006310:	42a3      	cmp	r3, r4
 8006312:	d9fa      	bls.n	800630a <_free_r+0x46>
 8006314:	6811      	ldr	r1, [r2, #0]
 8006316:	1855      	adds	r5, r2, r1
 8006318:	42a5      	cmp	r5, r4
 800631a:	d10b      	bne.n	8006334 <_free_r+0x70>
 800631c:	6824      	ldr	r4, [r4, #0]
 800631e:	4421      	add	r1, r4
 8006320:	1854      	adds	r4, r2, r1
 8006322:	42a3      	cmp	r3, r4
 8006324:	6011      	str	r1, [r2, #0]
 8006326:	d1e0      	bne.n	80062ea <_free_r+0x26>
 8006328:	681c      	ldr	r4, [r3, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	6053      	str	r3, [r2, #4]
 800632e:	4421      	add	r1, r4
 8006330:	6011      	str	r1, [r2, #0]
 8006332:	e7da      	b.n	80062ea <_free_r+0x26>
 8006334:	d902      	bls.n	800633c <_free_r+0x78>
 8006336:	230c      	movs	r3, #12
 8006338:	6003      	str	r3, [r0, #0]
 800633a:	e7d6      	b.n	80062ea <_free_r+0x26>
 800633c:	6825      	ldr	r5, [r4, #0]
 800633e:	1961      	adds	r1, r4, r5
 8006340:	428b      	cmp	r3, r1
 8006342:	bf04      	itt	eq
 8006344:	6819      	ldreq	r1, [r3, #0]
 8006346:	685b      	ldreq	r3, [r3, #4]
 8006348:	6063      	str	r3, [r4, #4]
 800634a:	bf04      	itt	eq
 800634c:	1949      	addeq	r1, r1, r5
 800634e:	6021      	streq	r1, [r4, #0]
 8006350:	6054      	str	r4, [r2, #4]
 8006352:	e7ca      	b.n	80062ea <_free_r+0x26>
 8006354:	b003      	add	sp, #12
 8006356:	bd30      	pop	{r4, r5, pc}
 8006358:	200014b0 	.word	0x200014b0

0800635c <sbrk_aligned>:
 800635c:	b570      	push	{r4, r5, r6, lr}
 800635e:	4e0e      	ldr	r6, [pc, #56]	; (8006398 <sbrk_aligned+0x3c>)
 8006360:	460c      	mov	r4, r1
 8006362:	6831      	ldr	r1, [r6, #0]
 8006364:	4605      	mov	r5, r0
 8006366:	b911      	cbnz	r1, 800636e <sbrk_aligned+0x12>
 8006368:	f000 f91a 	bl	80065a0 <_sbrk_r>
 800636c:	6030      	str	r0, [r6, #0]
 800636e:	4621      	mov	r1, r4
 8006370:	4628      	mov	r0, r5
 8006372:	f000 f915 	bl	80065a0 <_sbrk_r>
 8006376:	1c43      	adds	r3, r0, #1
 8006378:	d00a      	beq.n	8006390 <sbrk_aligned+0x34>
 800637a:	1cc4      	adds	r4, r0, #3
 800637c:	f024 0403 	bic.w	r4, r4, #3
 8006380:	42a0      	cmp	r0, r4
 8006382:	d007      	beq.n	8006394 <sbrk_aligned+0x38>
 8006384:	1a21      	subs	r1, r4, r0
 8006386:	4628      	mov	r0, r5
 8006388:	f000 f90a 	bl	80065a0 <_sbrk_r>
 800638c:	3001      	adds	r0, #1
 800638e:	d101      	bne.n	8006394 <sbrk_aligned+0x38>
 8006390:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006394:	4620      	mov	r0, r4
 8006396:	bd70      	pop	{r4, r5, r6, pc}
 8006398:	200014b4 	.word	0x200014b4

0800639c <_malloc_r>:
 800639c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a0:	1ccd      	adds	r5, r1, #3
 80063a2:	f025 0503 	bic.w	r5, r5, #3
 80063a6:	3508      	adds	r5, #8
 80063a8:	2d0c      	cmp	r5, #12
 80063aa:	bf38      	it	cc
 80063ac:	250c      	movcc	r5, #12
 80063ae:	2d00      	cmp	r5, #0
 80063b0:	4607      	mov	r7, r0
 80063b2:	db01      	blt.n	80063b8 <_malloc_r+0x1c>
 80063b4:	42a9      	cmp	r1, r5
 80063b6:	d905      	bls.n	80063c4 <_malloc_r+0x28>
 80063b8:	230c      	movs	r3, #12
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	2600      	movs	r6, #0
 80063be:	4630      	mov	r0, r6
 80063c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063c4:	4e2e      	ldr	r6, [pc, #184]	; (8006480 <_malloc_r+0xe4>)
 80063c6:	f000 fcb1 	bl	8006d2c <__malloc_lock>
 80063ca:	6833      	ldr	r3, [r6, #0]
 80063cc:	461c      	mov	r4, r3
 80063ce:	bb34      	cbnz	r4, 800641e <_malloc_r+0x82>
 80063d0:	4629      	mov	r1, r5
 80063d2:	4638      	mov	r0, r7
 80063d4:	f7ff ffc2 	bl	800635c <sbrk_aligned>
 80063d8:	1c43      	adds	r3, r0, #1
 80063da:	4604      	mov	r4, r0
 80063dc:	d14d      	bne.n	800647a <_malloc_r+0xde>
 80063de:	6834      	ldr	r4, [r6, #0]
 80063e0:	4626      	mov	r6, r4
 80063e2:	2e00      	cmp	r6, #0
 80063e4:	d140      	bne.n	8006468 <_malloc_r+0xcc>
 80063e6:	6823      	ldr	r3, [r4, #0]
 80063e8:	4631      	mov	r1, r6
 80063ea:	4638      	mov	r0, r7
 80063ec:	eb04 0803 	add.w	r8, r4, r3
 80063f0:	f000 f8d6 	bl	80065a0 <_sbrk_r>
 80063f4:	4580      	cmp	r8, r0
 80063f6:	d13a      	bne.n	800646e <_malloc_r+0xd2>
 80063f8:	6821      	ldr	r1, [r4, #0]
 80063fa:	3503      	adds	r5, #3
 80063fc:	1a6d      	subs	r5, r5, r1
 80063fe:	f025 0503 	bic.w	r5, r5, #3
 8006402:	3508      	adds	r5, #8
 8006404:	2d0c      	cmp	r5, #12
 8006406:	bf38      	it	cc
 8006408:	250c      	movcc	r5, #12
 800640a:	4629      	mov	r1, r5
 800640c:	4638      	mov	r0, r7
 800640e:	f7ff ffa5 	bl	800635c <sbrk_aligned>
 8006412:	3001      	adds	r0, #1
 8006414:	d02b      	beq.n	800646e <_malloc_r+0xd2>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	442b      	add	r3, r5
 800641a:	6023      	str	r3, [r4, #0]
 800641c:	e00e      	b.n	800643c <_malloc_r+0xa0>
 800641e:	6822      	ldr	r2, [r4, #0]
 8006420:	1b52      	subs	r2, r2, r5
 8006422:	d41e      	bmi.n	8006462 <_malloc_r+0xc6>
 8006424:	2a0b      	cmp	r2, #11
 8006426:	d916      	bls.n	8006456 <_malloc_r+0xba>
 8006428:	1961      	adds	r1, r4, r5
 800642a:	42a3      	cmp	r3, r4
 800642c:	6025      	str	r5, [r4, #0]
 800642e:	bf18      	it	ne
 8006430:	6059      	strne	r1, [r3, #4]
 8006432:	6863      	ldr	r3, [r4, #4]
 8006434:	bf08      	it	eq
 8006436:	6031      	streq	r1, [r6, #0]
 8006438:	5162      	str	r2, [r4, r5]
 800643a:	604b      	str	r3, [r1, #4]
 800643c:	4638      	mov	r0, r7
 800643e:	f104 060b 	add.w	r6, r4, #11
 8006442:	f000 fc79 	bl	8006d38 <__malloc_unlock>
 8006446:	f026 0607 	bic.w	r6, r6, #7
 800644a:	1d23      	adds	r3, r4, #4
 800644c:	1af2      	subs	r2, r6, r3
 800644e:	d0b6      	beq.n	80063be <_malloc_r+0x22>
 8006450:	1b9b      	subs	r3, r3, r6
 8006452:	50a3      	str	r3, [r4, r2]
 8006454:	e7b3      	b.n	80063be <_malloc_r+0x22>
 8006456:	6862      	ldr	r2, [r4, #4]
 8006458:	42a3      	cmp	r3, r4
 800645a:	bf0c      	ite	eq
 800645c:	6032      	streq	r2, [r6, #0]
 800645e:	605a      	strne	r2, [r3, #4]
 8006460:	e7ec      	b.n	800643c <_malloc_r+0xa0>
 8006462:	4623      	mov	r3, r4
 8006464:	6864      	ldr	r4, [r4, #4]
 8006466:	e7b2      	b.n	80063ce <_malloc_r+0x32>
 8006468:	4634      	mov	r4, r6
 800646a:	6876      	ldr	r6, [r6, #4]
 800646c:	e7b9      	b.n	80063e2 <_malloc_r+0x46>
 800646e:	230c      	movs	r3, #12
 8006470:	603b      	str	r3, [r7, #0]
 8006472:	4638      	mov	r0, r7
 8006474:	f000 fc60 	bl	8006d38 <__malloc_unlock>
 8006478:	e7a1      	b.n	80063be <_malloc_r+0x22>
 800647a:	6025      	str	r5, [r4, #0]
 800647c:	e7de      	b.n	800643c <_malloc_r+0xa0>
 800647e:	bf00      	nop
 8006480:	200014b0 	.word	0x200014b0

08006484 <iprintf>:
 8006484:	b40f      	push	{r0, r1, r2, r3}
 8006486:	4b0a      	ldr	r3, [pc, #40]	; (80064b0 <iprintf+0x2c>)
 8006488:	b513      	push	{r0, r1, r4, lr}
 800648a:	681c      	ldr	r4, [r3, #0]
 800648c:	b124      	cbz	r4, 8006498 <iprintf+0x14>
 800648e:	69a3      	ldr	r3, [r4, #24]
 8006490:	b913      	cbnz	r3, 8006498 <iprintf+0x14>
 8006492:	4620      	mov	r0, r4
 8006494:	f000 fb32 	bl	8006afc <__sinit>
 8006498:	ab05      	add	r3, sp, #20
 800649a:	9a04      	ldr	r2, [sp, #16]
 800649c:	68a1      	ldr	r1, [r4, #8]
 800649e:	9301      	str	r3, [sp, #4]
 80064a0:	4620      	mov	r0, r4
 80064a2:	f000 fdd5 	bl	8007050 <_vfiprintf_r>
 80064a6:	b002      	add	sp, #8
 80064a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ac:	b004      	add	sp, #16
 80064ae:	4770      	bx	lr
 80064b0:	20000020 	.word	0x20000020

080064b4 <_puts_r>:
 80064b4:	b570      	push	{r4, r5, r6, lr}
 80064b6:	460e      	mov	r6, r1
 80064b8:	4605      	mov	r5, r0
 80064ba:	b118      	cbz	r0, 80064c4 <_puts_r+0x10>
 80064bc:	6983      	ldr	r3, [r0, #24]
 80064be:	b90b      	cbnz	r3, 80064c4 <_puts_r+0x10>
 80064c0:	f000 fb1c 	bl	8006afc <__sinit>
 80064c4:	69ab      	ldr	r3, [r5, #24]
 80064c6:	68ac      	ldr	r4, [r5, #8]
 80064c8:	b913      	cbnz	r3, 80064d0 <_puts_r+0x1c>
 80064ca:	4628      	mov	r0, r5
 80064cc:	f000 fb16 	bl	8006afc <__sinit>
 80064d0:	4b2c      	ldr	r3, [pc, #176]	; (8006584 <_puts_r+0xd0>)
 80064d2:	429c      	cmp	r4, r3
 80064d4:	d120      	bne.n	8006518 <_puts_r+0x64>
 80064d6:	686c      	ldr	r4, [r5, #4]
 80064d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064da:	07db      	lsls	r3, r3, #31
 80064dc:	d405      	bmi.n	80064ea <_puts_r+0x36>
 80064de:	89a3      	ldrh	r3, [r4, #12]
 80064e0:	0598      	lsls	r0, r3, #22
 80064e2:	d402      	bmi.n	80064ea <_puts_r+0x36>
 80064e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064e6:	f000 fbb9 	bl	8006c5c <__retarget_lock_acquire_recursive>
 80064ea:	89a3      	ldrh	r3, [r4, #12]
 80064ec:	0719      	lsls	r1, r3, #28
 80064ee:	d51d      	bpl.n	800652c <_puts_r+0x78>
 80064f0:	6923      	ldr	r3, [r4, #16]
 80064f2:	b1db      	cbz	r3, 800652c <_puts_r+0x78>
 80064f4:	3e01      	subs	r6, #1
 80064f6:	68a3      	ldr	r3, [r4, #8]
 80064f8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80064fc:	3b01      	subs	r3, #1
 80064fe:	60a3      	str	r3, [r4, #8]
 8006500:	bb39      	cbnz	r1, 8006552 <_puts_r+0x9e>
 8006502:	2b00      	cmp	r3, #0
 8006504:	da38      	bge.n	8006578 <_puts_r+0xc4>
 8006506:	4622      	mov	r2, r4
 8006508:	210a      	movs	r1, #10
 800650a:	4628      	mov	r0, r5
 800650c:	f000 f8fe 	bl	800670c <__swbuf_r>
 8006510:	3001      	adds	r0, #1
 8006512:	d011      	beq.n	8006538 <_puts_r+0x84>
 8006514:	250a      	movs	r5, #10
 8006516:	e011      	b.n	800653c <_puts_r+0x88>
 8006518:	4b1b      	ldr	r3, [pc, #108]	; (8006588 <_puts_r+0xd4>)
 800651a:	429c      	cmp	r4, r3
 800651c:	d101      	bne.n	8006522 <_puts_r+0x6e>
 800651e:	68ac      	ldr	r4, [r5, #8]
 8006520:	e7da      	b.n	80064d8 <_puts_r+0x24>
 8006522:	4b1a      	ldr	r3, [pc, #104]	; (800658c <_puts_r+0xd8>)
 8006524:	429c      	cmp	r4, r3
 8006526:	bf08      	it	eq
 8006528:	68ec      	ldreq	r4, [r5, #12]
 800652a:	e7d5      	b.n	80064d8 <_puts_r+0x24>
 800652c:	4621      	mov	r1, r4
 800652e:	4628      	mov	r0, r5
 8006530:	f000 f93e 	bl	80067b0 <__swsetup_r>
 8006534:	2800      	cmp	r0, #0
 8006536:	d0dd      	beq.n	80064f4 <_puts_r+0x40>
 8006538:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800653c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800653e:	07da      	lsls	r2, r3, #31
 8006540:	d405      	bmi.n	800654e <_puts_r+0x9a>
 8006542:	89a3      	ldrh	r3, [r4, #12]
 8006544:	059b      	lsls	r3, r3, #22
 8006546:	d402      	bmi.n	800654e <_puts_r+0x9a>
 8006548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800654a:	f000 fb88 	bl	8006c5e <__retarget_lock_release_recursive>
 800654e:	4628      	mov	r0, r5
 8006550:	bd70      	pop	{r4, r5, r6, pc}
 8006552:	2b00      	cmp	r3, #0
 8006554:	da04      	bge.n	8006560 <_puts_r+0xac>
 8006556:	69a2      	ldr	r2, [r4, #24]
 8006558:	429a      	cmp	r2, r3
 800655a:	dc06      	bgt.n	800656a <_puts_r+0xb6>
 800655c:	290a      	cmp	r1, #10
 800655e:	d004      	beq.n	800656a <_puts_r+0xb6>
 8006560:	6823      	ldr	r3, [r4, #0]
 8006562:	1c5a      	adds	r2, r3, #1
 8006564:	6022      	str	r2, [r4, #0]
 8006566:	7019      	strb	r1, [r3, #0]
 8006568:	e7c5      	b.n	80064f6 <_puts_r+0x42>
 800656a:	4622      	mov	r2, r4
 800656c:	4628      	mov	r0, r5
 800656e:	f000 f8cd 	bl	800670c <__swbuf_r>
 8006572:	3001      	adds	r0, #1
 8006574:	d1bf      	bne.n	80064f6 <_puts_r+0x42>
 8006576:	e7df      	b.n	8006538 <_puts_r+0x84>
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	250a      	movs	r5, #10
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	6022      	str	r2, [r4, #0]
 8006580:	701d      	strb	r5, [r3, #0]
 8006582:	e7db      	b.n	800653c <_puts_r+0x88>
 8006584:	0800816c 	.word	0x0800816c
 8006588:	0800818c 	.word	0x0800818c
 800658c:	0800814c 	.word	0x0800814c

08006590 <puts>:
 8006590:	4b02      	ldr	r3, [pc, #8]	; (800659c <puts+0xc>)
 8006592:	4601      	mov	r1, r0
 8006594:	6818      	ldr	r0, [r3, #0]
 8006596:	f7ff bf8d 	b.w	80064b4 <_puts_r>
 800659a:	bf00      	nop
 800659c:	20000020 	.word	0x20000020

080065a0 <_sbrk_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4d06      	ldr	r5, [pc, #24]	; (80065bc <_sbrk_r+0x1c>)
 80065a4:	2300      	movs	r3, #0
 80065a6:	4604      	mov	r4, r0
 80065a8:	4608      	mov	r0, r1
 80065aa:	602b      	str	r3, [r5, #0]
 80065ac:	f7fa fb74 	bl	8000c98 <_sbrk>
 80065b0:	1c43      	adds	r3, r0, #1
 80065b2:	d102      	bne.n	80065ba <_sbrk_r+0x1a>
 80065b4:	682b      	ldr	r3, [r5, #0]
 80065b6:	b103      	cbz	r3, 80065ba <_sbrk_r+0x1a>
 80065b8:	6023      	str	r3, [r4, #0]
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	200014bc 	.word	0x200014bc

080065c0 <siprintf>:
 80065c0:	b40e      	push	{r1, r2, r3}
 80065c2:	b500      	push	{lr}
 80065c4:	b09c      	sub	sp, #112	; 0x70
 80065c6:	ab1d      	add	r3, sp, #116	; 0x74
 80065c8:	9002      	str	r0, [sp, #8]
 80065ca:	9006      	str	r0, [sp, #24]
 80065cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80065d0:	4809      	ldr	r0, [pc, #36]	; (80065f8 <siprintf+0x38>)
 80065d2:	9107      	str	r1, [sp, #28]
 80065d4:	9104      	str	r1, [sp, #16]
 80065d6:	4909      	ldr	r1, [pc, #36]	; (80065fc <siprintf+0x3c>)
 80065d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80065dc:	9105      	str	r1, [sp, #20]
 80065de:	6800      	ldr	r0, [r0, #0]
 80065e0:	9301      	str	r3, [sp, #4]
 80065e2:	a902      	add	r1, sp, #8
 80065e4:	f000 fc0a 	bl	8006dfc <_svfiprintf_r>
 80065e8:	9b02      	ldr	r3, [sp, #8]
 80065ea:	2200      	movs	r2, #0
 80065ec:	701a      	strb	r2, [r3, #0]
 80065ee:	b01c      	add	sp, #112	; 0x70
 80065f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80065f4:	b003      	add	sp, #12
 80065f6:	4770      	bx	lr
 80065f8:	20000020 	.word	0x20000020
 80065fc:	ffff0208 	.word	0xffff0208

08006600 <strncpy>:
 8006600:	b510      	push	{r4, lr}
 8006602:	3901      	subs	r1, #1
 8006604:	4603      	mov	r3, r0
 8006606:	b132      	cbz	r2, 8006616 <strncpy+0x16>
 8006608:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800660c:	f803 4b01 	strb.w	r4, [r3], #1
 8006610:	3a01      	subs	r2, #1
 8006612:	2c00      	cmp	r4, #0
 8006614:	d1f7      	bne.n	8006606 <strncpy+0x6>
 8006616:	441a      	add	r2, r3
 8006618:	2100      	movs	r1, #0
 800661a:	4293      	cmp	r3, r2
 800661c:	d100      	bne.n	8006620 <strncpy+0x20>
 800661e:	bd10      	pop	{r4, pc}
 8006620:	f803 1b01 	strb.w	r1, [r3], #1
 8006624:	e7f9      	b.n	800661a <strncpy+0x1a>

08006626 <strstr>:
 8006626:	780a      	ldrb	r2, [r1, #0]
 8006628:	b570      	push	{r4, r5, r6, lr}
 800662a:	b96a      	cbnz	r2, 8006648 <strstr+0x22>
 800662c:	bd70      	pop	{r4, r5, r6, pc}
 800662e:	429a      	cmp	r2, r3
 8006630:	d109      	bne.n	8006646 <strstr+0x20>
 8006632:	460c      	mov	r4, r1
 8006634:	4605      	mov	r5, r0
 8006636:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800663a:	2b00      	cmp	r3, #0
 800663c:	d0f6      	beq.n	800662c <strstr+0x6>
 800663e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006642:	429e      	cmp	r6, r3
 8006644:	d0f7      	beq.n	8006636 <strstr+0x10>
 8006646:	3001      	adds	r0, #1
 8006648:	7803      	ldrb	r3, [r0, #0]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1ef      	bne.n	800662e <strstr+0x8>
 800664e:	4618      	mov	r0, r3
 8006650:	e7ec      	b.n	800662c <strstr+0x6>
	...

08006654 <strtok>:
 8006654:	4b16      	ldr	r3, [pc, #88]	; (80066b0 <strtok+0x5c>)
 8006656:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006658:	681e      	ldr	r6, [r3, #0]
 800665a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800665c:	4605      	mov	r5, r0
 800665e:	b9fc      	cbnz	r4, 80066a0 <strtok+0x4c>
 8006660:	2050      	movs	r0, #80	; 0x50
 8006662:	9101      	str	r1, [sp, #4]
 8006664:	f7ff fe00 	bl	8006268 <malloc>
 8006668:	9901      	ldr	r1, [sp, #4]
 800666a:	65b0      	str	r0, [r6, #88]	; 0x58
 800666c:	4602      	mov	r2, r0
 800666e:	b920      	cbnz	r0, 800667a <strtok+0x26>
 8006670:	4b10      	ldr	r3, [pc, #64]	; (80066b4 <strtok+0x60>)
 8006672:	4811      	ldr	r0, [pc, #68]	; (80066b8 <strtok+0x64>)
 8006674:	2157      	movs	r1, #87	; 0x57
 8006676:	f000 f909 	bl	800688c <__assert_func>
 800667a:	e9c0 4400 	strd	r4, r4, [r0]
 800667e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006682:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006686:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800668a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800668e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006692:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006696:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800669a:	6184      	str	r4, [r0, #24]
 800669c:	7704      	strb	r4, [r0, #28]
 800669e:	6244      	str	r4, [r0, #36]	; 0x24
 80066a0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80066a2:	2301      	movs	r3, #1
 80066a4:	4628      	mov	r0, r5
 80066a6:	b002      	add	sp, #8
 80066a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80066ac:	f000 b806 	b.w	80066bc <__strtok_r>
 80066b0:	20000020 	.word	0x20000020
 80066b4:	0800809c 	.word	0x0800809c
 80066b8:	080080b3 	.word	0x080080b3

080066bc <__strtok_r>:
 80066bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066be:	b908      	cbnz	r0, 80066c4 <__strtok_r+0x8>
 80066c0:	6810      	ldr	r0, [r2, #0]
 80066c2:	b188      	cbz	r0, 80066e8 <__strtok_r+0x2c>
 80066c4:	4604      	mov	r4, r0
 80066c6:	4620      	mov	r0, r4
 80066c8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80066cc:	460f      	mov	r7, r1
 80066ce:	f817 6b01 	ldrb.w	r6, [r7], #1
 80066d2:	b91e      	cbnz	r6, 80066dc <__strtok_r+0x20>
 80066d4:	b965      	cbnz	r5, 80066f0 <__strtok_r+0x34>
 80066d6:	6015      	str	r5, [r2, #0]
 80066d8:	4628      	mov	r0, r5
 80066da:	e005      	b.n	80066e8 <__strtok_r+0x2c>
 80066dc:	42b5      	cmp	r5, r6
 80066de:	d1f6      	bne.n	80066ce <__strtok_r+0x12>
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1f0      	bne.n	80066c6 <__strtok_r+0xa>
 80066e4:	6014      	str	r4, [r2, #0]
 80066e6:	7003      	strb	r3, [r0, #0]
 80066e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ea:	461c      	mov	r4, r3
 80066ec:	e00c      	b.n	8006708 <__strtok_r+0x4c>
 80066ee:	b915      	cbnz	r5, 80066f6 <__strtok_r+0x3a>
 80066f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80066f4:	460e      	mov	r6, r1
 80066f6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80066fa:	42ab      	cmp	r3, r5
 80066fc:	d1f7      	bne.n	80066ee <__strtok_r+0x32>
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d0f3      	beq.n	80066ea <__strtok_r+0x2e>
 8006702:	2300      	movs	r3, #0
 8006704:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006708:	6014      	str	r4, [r2, #0]
 800670a:	e7ed      	b.n	80066e8 <__strtok_r+0x2c>

0800670c <__swbuf_r>:
 800670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670e:	460e      	mov	r6, r1
 8006710:	4614      	mov	r4, r2
 8006712:	4605      	mov	r5, r0
 8006714:	b118      	cbz	r0, 800671e <__swbuf_r+0x12>
 8006716:	6983      	ldr	r3, [r0, #24]
 8006718:	b90b      	cbnz	r3, 800671e <__swbuf_r+0x12>
 800671a:	f000 f9ef 	bl	8006afc <__sinit>
 800671e:	4b21      	ldr	r3, [pc, #132]	; (80067a4 <__swbuf_r+0x98>)
 8006720:	429c      	cmp	r4, r3
 8006722:	d12b      	bne.n	800677c <__swbuf_r+0x70>
 8006724:	686c      	ldr	r4, [r5, #4]
 8006726:	69a3      	ldr	r3, [r4, #24]
 8006728:	60a3      	str	r3, [r4, #8]
 800672a:	89a3      	ldrh	r3, [r4, #12]
 800672c:	071a      	lsls	r2, r3, #28
 800672e:	d52f      	bpl.n	8006790 <__swbuf_r+0x84>
 8006730:	6923      	ldr	r3, [r4, #16]
 8006732:	b36b      	cbz	r3, 8006790 <__swbuf_r+0x84>
 8006734:	6923      	ldr	r3, [r4, #16]
 8006736:	6820      	ldr	r0, [r4, #0]
 8006738:	1ac0      	subs	r0, r0, r3
 800673a:	6963      	ldr	r3, [r4, #20]
 800673c:	b2f6      	uxtb	r6, r6
 800673e:	4283      	cmp	r3, r0
 8006740:	4637      	mov	r7, r6
 8006742:	dc04      	bgt.n	800674e <__swbuf_r+0x42>
 8006744:	4621      	mov	r1, r4
 8006746:	4628      	mov	r0, r5
 8006748:	f000 f944 	bl	80069d4 <_fflush_r>
 800674c:	bb30      	cbnz	r0, 800679c <__swbuf_r+0x90>
 800674e:	68a3      	ldr	r3, [r4, #8]
 8006750:	3b01      	subs	r3, #1
 8006752:	60a3      	str	r3, [r4, #8]
 8006754:	6823      	ldr	r3, [r4, #0]
 8006756:	1c5a      	adds	r2, r3, #1
 8006758:	6022      	str	r2, [r4, #0]
 800675a:	701e      	strb	r6, [r3, #0]
 800675c:	6963      	ldr	r3, [r4, #20]
 800675e:	3001      	adds	r0, #1
 8006760:	4283      	cmp	r3, r0
 8006762:	d004      	beq.n	800676e <__swbuf_r+0x62>
 8006764:	89a3      	ldrh	r3, [r4, #12]
 8006766:	07db      	lsls	r3, r3, #31
 8006768:	d506      	bpl.n	8006778 <__swbuf_r+0x6c>
 800676a:	2e0a      	cmp	r6, #10
 800676c:	d104      	bne.n	8006778 <__swbuf_r+0x6c>
 800676e:	4621      	mov	r1, r4
 8006770:	4628      	mov	r0, r5
 8006772:	f000 f92f 	bl	80069d4 <_fflush_r>
 8006776:	b988      	cbnz	r0, 800679c <__swbuf_r+0x90>
 8006778:	4638      	mov	r0, r7
 800677a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800677c:	4b0a      	ldr	r3, [pc, #40]	; (80067a8 <__swbuf_r+0x9c>)
 800677e:	429c      	cmp	r4, r3
 8006780:	d101      	bne.n	8006786 <__swbuf_r+0x7a>
 8006782:	68ac      	ldr	r4, [r5, #8]
 8006784:	e7cf      	b.n	8006726 <__swbuf_r+0x1a>
 8006786:	4b09      	ldr	r3, [pc, #36]	; (80067ac <__swbuf_r+0xa0>)
 8006788:	429c      	cmp	r4, r3
 800678a:	bf08      	it	eq
 800678c:	68ec      	ldreq	r4, [r5, #12]
 800678e:	e7ca      	b.n	8006726 <__swbuf_r+0x1a>
 8006790:	4621      	mov	r1, r4
 8006792:	4628      	mov	r0, r5
 8006794:	f000 f80c 	bl	80067b0 <__swsetup_r>
 8006798:	2800      	cmp	r0, #0
 800679a:	d0cb      	beq.n	8006734 <__swbuf_r+0x28>
 800679c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80067a0:	e7ea      	b.n	8006778 <__swbuf_r+0x6c>
 80067a2:	bf00      	nop
 80067a4:	0800816c 	.word	0x0800816c
 80067a8:	0800818c 	.word	0x0800818c
 80067ac:	0800814c 	.word	0x0800814c

080067b0 <__swsetup_r>:
 80067b0:	4b32      	ldr	r3, [pc, #200]	; (800687c <__swsetup_r+0xcc>)
 80067b2:	b570      	push	{r4, r5, r6, lr}
 80067b4:	681d      	ldr	r5, [r3, #0]
 80067b6:	4606      	mov	r6, r0
 80067b8:	460c      	mov	r4, r1
 80067ba:	b125      	cbz	r5, 80067c6 <__swsetup_r+0x16>
 80067bc:	69ab      	ldr	r3, [r5, #24]
 80067be:	b913      	cbnz	r3, 80067c6 <__swsetup_r+0x16>
 80067c0:	4628      	mov	r0, r5
 80067c2:	f000 f99b 	bl	8006afc <__sinit>
 80067c6:	4b2e      	ldr	r3, [pc, #184]	; (8006880 <__swsetup_r+0xd0>)
 80067c8:	429c      	cmp	r4, r3
 80067ca:	d10f      	bne.n	80067ec <__swsetup_r+0x3c>
 80067cc:	686c      	ldr	r4, [r5, #4]
 80067ce:	89a3      	ldrh	r3, [r4, #12]
 80067d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80067d4:	0719      	lsls	r1, r3, #28
 80067d6:	d42c      	bmi.n	8006832 <__swsetup_r+0x82>
 80067d8:	06dd      	lsls	r5, r3, #27
 80067da:	d411      	bmi.n	8006800 <__swsetup_r+0x50>
 80067dc:	2309      	movs	r3, #9
 80067de:	6033      	str	r3, [r6, #0]
 80067e0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80067e4:	81a3      	strh	r3, [r4, #12]
 80067e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067ea:	e03e      	b.n	800686a <__swsetup_r+0xba>
 80067ec:	4b25      	ldr	r3, [pc, #148]	; (8006884 <__swsetup_r+0xd4>)
 80067ee:	429c      	cmp	r4, r3
 80067f0:	d101      	bne.n	80067f6 <__swsetup_r+0x46>
 80067f2:	68ac      	ldr	r4, [r5, #8]
 80067f4:	e7eb      	b.n	80067ce <__swsetup_r+0x1e>
 80067f6:	4b24      	ldr	r3, [pc, #144]	; (8006888 <__swsetup_r+0xd8>)
 80067f8:	429c      	cmp	r4, r3
 80067fa:	bf08      	it	eq
 80067fc:	68ec      	ldreq	r4, [r5, #12]
 80067fe:	e7e6      	b.n	80067ce <__swsetup_r+0x1e>
 8006800:	0758      	lsls	r0, r3, #29
 8006802:	d512      	bpl.n	800682a <__swsetup_r+0x7a>
 8006804:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006806:	b141      	cbz	r1, 800681a <__swsetup_r+0x6a>
 8006808:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800680c:	4299      	cmp	r1, r3
 800680e:	d002      	beq.n	8006816 <__swsetup_r+0x66>
 8006810:	4630      	mov	r0, r6
 8006812:	f7ff fd57 	bl	80062c4 <_free_r>
 8006816:	2300      	movs	r3, #0
 8006818:	6363      	str	r3, [r4, #52]	; 0x34
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006820:	81a3      	strh	r3, [r4, #12]
 8006822:	2300      	movs	r3, #0
 8006824:	6063      	str	r3, [r4, #4]
 8006826:	6923      	ldr	r3, [r4, #16]
 8006828:	6023      	str	r3, [r4, #0]
 800682a:	89a3      	ldrh	r3, [r4, #12]
 800682c:	f043 0308 	orr.w	r3, r3, #8
 8006830:	81a3      	strh	r3, [r4, #12]
 8006832:	6923      	ldr	r3, [r4, #16]
 8006834:	b94b      	cbnz	r3, 800684a <__swsetup_r+0x9a>
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800683c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006840:	d003      	beq.n	800684a <__swsetup_r+0x9a>
 8006842:	4621      	mov	r1, r4
 8006844:	4630      	mov	r0, r6
 8006846:	f000 fa31 	bl	8006cac <__smakebuf_r>
 800684a:	89a0      	ldrh	r0, [r4, #12]
 800684c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006850:	f010 0301 	ands.w	r3, r0, #1
 8006854:	d00a      	beq.n	800686c <__swsetup_r+0xbc>
 8006856:	2300      	movs	r3, #0
 8006858:	60a3      	str	r3, [r4, #8]
 800685a:	6963      	ldr	r3, [r4, #20]
 800685c:	425b      	negs	r3, r3
 800685e:	61a3      	str	r3, [r4, #24]
 8006860:	6923      	ldr	r3, [r4, #16]
 8006862:	b943      	cbnz	r3, 8006876 <__swsetup_r+0xc6>
 8006864:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006868:	d1ba      	bne.n	80067e0 <__swsetup_r+0x30>
 800686a:	bd70      	pop	{r4, r5, r6, pc}
 800686c:	0781      	lsls	r1, r0, #30
 800686e:	bf58      	it	pl
 8006870:	6963      	ldrpl	r3, [r4, #20]
 8006872:	60a3      	str	r3, [r4, #8]
 8006874:	e7f4      	b.n	8006860 <__swsetup_r+0xb0>
 8006876:	2000      	movs	r0, #0
 8006878:	e7f7      	b.n	800686a <__swsetup_r+0xba>
 800687a:	bf00      	nop
 800687c:	20000020 	.word	0x20000020
 8006880:	0800816c 	.word	0x0800816c
 8006884:	0800818c 	.word	0x0800818c
 8006888:	0800814c 	.word	0x0800814c

0800688c <__assert_func>:
 800688c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800688e:	4614      	mov	r4, r2
 8006890:	461a      	mov	r2, r3
 8006892:	4b09      	ldr	r3, [pc, #36]	; (80068b8 <__assert_func+0x2c>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4605      	mov	r5, r0
 8006898:	68d8      	ldr	r0, [r3, #12]
 800689a:	b14c      	cbz	r4, 80068b0 <__assert_func+0x24>
 800689c:	4b07      	ldr	r3, [pc, #28]	; (80068bc <__assert_func+0x30>)
 800689e:	9100      	str	r1, [sp, #0]
 80068a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80068a4:	4906      	ldr	r1, [pc, #24]	; (80068c0 <__assert_func+0x34>)
 80068a6:	462b      	mov	r3, r5
 80068a8:	f000 f9a6 	bl	8006bf8 <fiprintf>
 80068ac:	f000 feea 	bl	8007684 <abort>
 80068b0:	4b04      	ldr	r3, [pc, #16]	; (80068c4 <__assert_func+0x38>)
 80068b2:	461c      	mov	r4, r3
 80068b4:	e7f3      	b.n	800689e <__assert_func+0x12>
 80068b6:	bf00      	nop
 80068b8:	20000020 	.word	0x20000020
 80068bc:	08008110 	.word	0x08008110
 80068c0:	0800811d 	.word	0x0800811d
 80068c4:	0800814b 	.word	0x0800814b

080068c8 <__sflush_r>:
 80068c8:	898a      	ldrh	r2, [r1, #12]
 80068ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ce:	4605      	mov	r5, r0
 80068d0:	0710      	lsls	r0, r2, #28
 80068d2:	460c      	mov	r4, r1
 80068d4:	d458      	bmi.n	8006988 <__sflush_r+0xc0>
 80068d6:	684b      	ldr	r3, [r1, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	dc05      	bgt.n	80068e8 <__sflush_r+0x20>
 80068dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80068de:	2b00      	cmp	r3, #0
 80068e0:	dc02      	bgt.n	80068e8 <__sflush_r+0x20>
 80068e2:	2000      	movs	r0, #0
 80068e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068ea:	2e00      	cmp	r6, #0
 80068ec:	d0f9      	beq.n	80068e2 <__sflush_r+0x1a>
 80068ee:	2300      	movs	r3, #0
 80068f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068f4:	682f      	ldr	r7, [r5, #0]
 80068f6:	602b      	str	r3, [r5, #0]
 80068f8:	d032      	beq.n	8006960 <__sflush_r+0x98>
 80068fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068fc:	89a3      	ldrh	r3, [r4, #12]
 80068fe:	075a      	lsls	r2, r3, #29
 8006900:	d505      	bpl.n	800690e <__sflush_r+0x46>
 8006902:	6863      	ldr	r3, [r4, #4]
 8006904:	1ac0      	subs	r0, r0, r3
 8006906:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006908:	b10b      	cbz	r3, 800690e <__sflush_r+0x46>
 800690a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800690c:	1ac0      	subs	r0, r0, r3
 800690e:	2300      	movs	r3, #0
 8006910:	4602      	mov	r2, r0
 8006912:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006914:	6a21      	ldr	r1, [r4, #32]
 8006916:	4628      	mov	r0, r5
 8006918:	47b0      	blx	r6
 800691a:	1c43      	adds	r3, r0, #1
 800691c:	89a3      	ldrh	r3, [r4, #12]
 800691e:	d106      	bne.n	800692e <__sflush_r+0x66>
 8006920:	6829      	ldr	r1, [r5, #0]
 8006922:	291d      	cmp	r1, #29
 8006924:	d82c      	bhi.n	8006980 <__sflush_r+0xb8>
 8006926:	4a2a      	ldr	r2, [pc, #168]	; (80069d0 <__sflush_r+0x108>)
 8006928:	40ca      	lsrs	r2, r1
 800692a:	07d6      	lsls	r6, r2, #31
 800692c:	d528      	bpl.n	8006980 <__sflush_r+0xb8>
 800692e:	2200      	movs	r2, #0
 8006930:	6062      	str	r2, [r4, #4]
 8006932:	04d9      	lsls	r1, r3, #19
 8006934:	6922      	ldr	r2, [r4, #16]
 8006936:	6022      	str	r2, [r4, #0]
 8006938:	d504      	bpl.n	8006944 <__sflush_r+0x7c>
 800693a:	1c42      	adds	r2, r0, #1
 800693c:	d101      	bne.n	8006942 <__sflush_r+0x7a>
 800693e:	682b      	ldr	r3, [r5, #0]
 8006940:	b903      	cbnz	r3, 8006944 <__sflush_r+0x7c>
 8006942:	6560      	str	r0, [r4, #84]	; 0x54
 8006944:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006946:	602f      	str	r7, [r5, #0]
 8006948:	2900      	cmp	r1, #0
 800694a:	d0ca      	beq.n	80068e2 <__sflush_r+0x1a>
 800694c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006950:	4299      	cmp	r1, r3
 8006952:	d002      	beq.n	800695a <__sflush_r+0x92>
 8006954:	4628      	mov	r0, r5
 8006956:	f7ff fcb5 	bl	80062c4 <_free_r>
 800695a:	2000      	movs	r0, #0
 800695c:	6360      	str	r0, [r4, #52]	; 0x34
 800695e:	e7c1      	b.n	80068e4 <__sflush_r+0x1c>
 8006960:	6a21      	ldr	r1, [r4, #32]
 8006962:	2301      	movs	r3, #1
 8006964:	4628      	mov	r0, r5
 8006966:	47b0      	blx	r6
 8006968:	1c41      	adds	r1, r0, #1
 800696a:	d1c7      	bne.n	80068fc <__sflush_r+0x34>
 800696c:	682b      	ldr	r3, [r5, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d0c4      	beq.n	80068fc <__sflush_r+0x34>
 8006972:	2b1d      	cmp	r3, #29
 8006974:	d001      	beq.n	800697a <__sflush_r+0xb2>
 8006976:	2b16      	cmp	r3, #22
 8006978:	d101      	bne.n	800697e <__sflush_r+0xb6>
 800697a:	602f      	str	r7, [r5, #0]
 800697c:	e7b1      	b.n	80068e2 <__sflush_r+0x1a>
 800697e:	89a3      	ldrh	r3, [r4, #12]
 8006980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006984:	81a3      	strh	r3, [r4, #12]
 8006986:	e7ad      	b.n	80068e4 <__sflush_r+0x1c>
 8006988:	690f      	ldr	r7, [r1, #16]
 800698a:	2f00      	cmp	r7, #0
 800698c:	d0a9      	beq.n	80068e2 <__sflush_r+0x1a>
 800698e:	0793      	lsls	r3, r2, #30
 8006990:	680e      	ldr	r6, [r1, #0]
 8006992:	bf08      	it	eq
 8006994:	694b      	ldreq	r3, [r1, #20]
 8006996:	600f      	str	r7, [r1, #0]
 8006998:	bf18      	it	ne
 800699a:	2300      	movne	r3, #0
 800699c:	eba6 0807 	sub.w	r8, r6, r7
 80069a0:	608b      	str	r3, [r1, #8]
 80069a2:	f1b8 0f00 	cmp.w	r8, #0
 80069a6:	dd9c      	ble.n	80068e2 <__sflush_r+0x1a>
 80069a8:	6a21      	ldr	r1, [r4, #32]
 80069aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069ac:	4643      	mov	r3, r8
 80069ae:	463a      	mov	r2, r7
 80069b0:	4628      	mov	r0, r5
 80069b2:	47b0      	blx	r6
 80069b4:	2800      	cmp	r0, #0
 80069b6:	dc06      	bgt.n	80069c6 <__sflush_r+0xfe>
 80069b8:	89a3      	ldrh	r3, [r4, #12]
 80069ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069be:	81a3      	strh	r3, [r4, #12]
 80069c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069c4:	e78e      	b.n	80068e4 <__sflush_r+0x1c>
 80069c6:	4407      	add	r7, r0
 80069c8:	eba8 0800 	sub.w	r8, r8, r0
 80069cc:	e7e9      	b.n	80069a2 <__sflush_r+0xda>
 80069ce:	bf00      	nop
 80069d0:	20400001 	.word	0x20400001

080069d4 <_fflush_r>:
 80069d4:	b538      	push	{r3, r4, r5, lr}
 80069d6:	690b      	ldr	r3, [r1, #16]
 80069d8:	4605      	mov	r5, r0
 80069da:	460c      	mov	r4, r1
 80069dc:	b913      	cbnz	r3, 80069e4 <_fflush_r+0x10>
 80069de:	2500      	movs	r5, #0
 80069e0:	4628      	mov	r0, r5
 80069e2:	bd38      	pop	{r3, r4, r5, pc}
 80069e4:	b118      	cbz	r0, 80069ee <_fflush_r+0x1a>
 80069e6:	6983      	ldr	r3, [r0, #24]
 80069e8:	b90b      	cbnz	r3, 80069ee <_fflush_r+0x1a>
 80069ea:	f000 f887 	bl	8006afc <__sinit>
 80069ee:	4b14      	ldr	r3, [pc, #80]	; (8006a40 <_fflush_r+0x6c>)
 80069f0:	429c      	cmp	r4, r3
 80069f2:	d11b      	bne.n	8006a2c <_fflush_r+0x58>
 80069f4:	686c      	ldr	r4, [r5, #4]
 80069f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d0ef      	beq.n	80069de <_fflush_r+0xa>
 80069fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a00:	07d0      	lsls	r0, r2, #31
 8006a02:	d404      	bmi.n	8006a0e <_fflush_r+0x3a>
 8006a04:	0599      	lsls	r1, r3, #22
 8006a06:	d402      	bmi.n	8006a0e <_fflush_r+0x3a>
 8006a08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a0a:	f000 f927 	bl	8006c5c <__retarget_lock_acquire_recursive>
 8006a0e:	4628      	mov	r0, r5
 8006a10:	4621      	mov	r1, r4
 8006a12:	f7ff ff59 	bl	80068c8 <__sflush_r>
 8006a16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a18:	07da      	lsls	r2, r3, #31
 8006a1a:	4605      	mov	r5, r0
 8006a1c:	d4e0      	bmi.n	80069e0 <_fflush_r+0xc>
 8006a1e:	89a3      	ldrh	r3, [r4, #12]
 8006a20:	059b      	lsls	r3, r3, #22
 8006a22:	d4dd      	bmi.n	80069e0 <_fflush_r+0xc>
 8006a24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a26:	f000 f91a 	bl	8006c5e <__retarget_lock_release_recursive>
 8006a2a:	e7d9      	b.n	80069e0 <_fflush_r+0xc>
 8006a2c:	4b05      	ldr	r3, [pc, #20]	; (8006a44 <_fflush_r+0x70>)
 8006a2e:	429c      	cmp	r4, r3
 8006a30:	d101      	bne.n	8006a36 <_fflush_r+0x62>
 8006a32:	68ac      	ldr	r4, [r5, #8]
 8006a34:	e7df      	b.n	80069f6 <_fflush_r+0x22>
 8006a36:	4b04      	ldr	r3, [pc, #16]	; (8006a48 <_fflush_r+0x74>)
 8006a38:	429c      	cmp	r4, r3
 8006a3a:	bf08      	it	eq
 8006a3c:	68ec      	ldreq	r4, [r5, #12]
 8006a3e:	e7da      	b.n	80069f6 <_fflush_r+0x22>
 8006a40:	0800816c 	.word	0x0800816c
 8006a44:	0800818c 	.word	0x0800818c
 8006a48:	0800814c 	.word	0x0800814c

08006a4c <std>:
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	b510      	push	{r4, lr}
 8006a50:	4604      	mov	r4, r0
 8006a52:	e9c0 3300 	strd	r3, r3, [r0]
 8006a56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a5a:	6083      	str	r3, [r0, #8]
 8006a5c:	8181      	strh	r1, [r0, #12]
 8006a5e:	6643      	str	r3, [r0, #100]	; 0x64
 8006a60:	81c2      	strh	r2, [r0, #14]
 8006a62:	6183      	str	r3, [r0, #24]
 8006a64:	4619      	mov	r1, r3
 8006a66:	2208      	movs	r2, #8
 8006a68:	305c      	adds	r0, #92	; 0x5c
 8006a6a:	f7ff fc23 	bl	80062b4 <memset>
 8006a6e:	4b05      	ldr	r3, [pc, #20]	; (8006a84 <std+0x38>)
 8006a70:	6263      	str	r3, [r4, #36]	; 0x24
 8006a72:	4b05      	ldr	r3, [pc, #20]	; (8006a88 <std+0x3c>)
 8006a74:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a76:	4b05      	ldr	r3, [pc, #20]	; (8006a8c <std+0x40>)
 8006a78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a7a:	4b05      	ldr	r3, [pc, #20]	; (8006a90 <std+0x44>)
 8006a7c:	6224      	str	r4, [r4, #32]
 8006a7e:	6323      	str	r3, [r4, #48]	; 0x30
 8006a80:	bd10      	pop	{r4, pc}
 8006a82:	bf00      	nop
 8006a84:	080075d9 	.word	0x080075d9
 8006a88:	080075fb 	.word	0x080075fb
 8006a8c:	08007633 	.word	0x08007633
 8006a90:	08007657 	.word	0x08007657

08006a94 <_cleanup_r>:
 8006a94:	4901      	ldr	r1, [pc, #4]	; (8006a9c <_cleanup_r+0x8>)
 8006a96:	f000 b8c1 	b.w	8006c1c <_fwalk_reent>
 8006a9a:	bf00      	nop
 8006a9c:	080069d5 	.word	0x080069d5

08006aa0 <__sfmoreglue>:
 8006aa0:	b570      	push	{r4, r5, r6, lr}
 8006aa2:	2268      	movs	r2, #104	; 0x68
 8006aa4:	1e4d      	subs	r5, r1, #1
 8006aa6:	4355      	muls	r5, r2
 8006aa8:	460e      	mov	r6, r1
 8006aaa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006aae:	f7ff fc75 	bl	800639c <_malloc_r>
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	b140      	cbz	r0, 8006ac8 <__sfmoreglue+0x28>
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	e9c0 1600 	strd	r1, r6, [r0]
 8006abc:	300c      	adds	r0, #12
 8006abe:	60a0      	str	r0, [r4, #8]
 8006ac0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006ac4:	f7ff fbf6 	bl	80062b4 <memset>
 8006ac8:	4620      	mov	r0, r4
 8006aca:	bd70      	pop	{r4, r5, r6, pc}

08006acc <__sfp_lock_acquire>:
 8006acc:	4801      	ldr	r0, [pc, #4]	; (8006ad4 <__sfp_lock_acquire+0x8>)
 8006ace:	f000 b8c5 	b.w	8006c5c <__retarget_lock_acquire_recursive>
 8006ad2:	bf00      	nop
 8006ad4:	200014b9 	.word	0x200014b9

08006ad8 <__sfp_lock_release>:
 8006ad8:	4801      	ldr	r0, [pc, #4]	; (8006ae0 <__sfp_lock_release+0x8>)
 8006ada:	f000 b8c0 	b.w	8006c5e <__retarget_lock_release_recursive>
 8006ade:	bf00      	nop
 8006ae0:	200014b9 	.word	0x200014b9

08006ae4 <__sinit_lock_acquire>:
 8006ae4:	4801      	ldr	r0, [pc, #4]	; (8006aec <__sinit_lock_acquire+0x8>)
 8006ae6:	f000 b8b9 	b.w	8006c5c <__retarget_lock_acquire_recursive>
 8006aea:	bf00      	nop
 8006aec:	200014ba 	.word	0x200014ba

08006af0 <__sinit_lock_release>:
 8006af0:	4801      	ldr	r0, [pc, #4]	; (8006af8 <__sinit_lock_release+0x8>)
 8006af2:	f000 b8b4 	b.w	8006c5e <__retarget_lock_release_recursive>
 8006af6:	bf00      	nop
 8006af8:	200014ba 	.word	0x200014ba

08006afc <__sinit>:
 8006afc:	b510      	push	{r4, lr}
 8006afe:	4604      	mov	r4, r0
 8006b00:	f7ff fff0 	bl	8006ae4 <__sinit_lock_acquire>
 8006b04:	69a3      	ldr	r3, [r4, #24]
 8006b06:	b11b      	cbz	r3, 8006b10 <__sinit+0x14>
 8006b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b0c:	f7ff bff0 	b.w	8006af0 <__sinit_lock_release>
 8006b10:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006b14:	6523      	str	r3, [r4, #80]	; 0x50
 8006b16:	4b13      	ldr	r3, [pc, #76]	; (8006b64 <__sinit+0x68>)
 8006b18:	4a13      	ldr	r2, [pc, #76]	; (8006b68 <__sinit+0x6c>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006b1e:	42a3      	cmp	r3, r4
 8006b20:	bf04      	itt	eq
 8006b22:	2301      	moveq	r3, #1
 8006b24:	61a3      	streq	r3, [r4, #24]
 8006b26:	4620      	mov	r0, r4
 8006b28:	f000 f820 	bl	8006b6c <__sfp>
 8006b2c:	6060      	str	r0, [r4, #4]
 8006b2e:	4620      	mov	r0, r4
 8006b30:	f000 f81c 	bl	8006b6c <__sfp>
 8006b34:	60a0      	str	r0, [r4, #8]
 8006b36:	4620      	mov	r0, r4
 8006b38:	f000 f818 	bl	8006b6c <__sfp>
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	60e0      	str	r0, [r4, #12]
 8006b40:	2104      	movs	r1, #4
 8006b42:	6860      	ldr	r0, [r4, #4]
 8006b44:	f7ff ff82 	bl	8006a4c <std>
 8006b48:	68a0      	ldr	r0, [r4, #8]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	2109      	movs	r1, #9
 8006b4e:	f7ff ff7d 	bl	8006a4c <std>
 8006b52:	68e0      	ldr	r0, [r4, #12]
 8006b54:	2202      	movs	r2, #2
 8006b56:	2112      	movs	r1, #18
 8006b58:	f7ff ff78 	bl	8006a4c <std>
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	61a3      	str	r3, [r4, #24]
 8006b60:	e7d2      	b.n	8006b08 <__sinit+0xc>
 8006b62:	bf00      	nop
 8006b64:	08008098 	.word	0x08008098
 8006b68:	08006a95 	.word	0x08006a95

08006b6c <__sfp>:
 8006b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b6e:	4607      	mov	r7, r0
 8006b70:	f7ff ffac 	bl	8006acc <__sfp_lock_acquire>
 8006b74:	4b1e      	ldr	r3, [pc, #120]	; (8006bf0 <__sfp+0x84>)
 8006b76:	681e      	ldr	r6, [r3, #0]
 8006b78:	69b3      	ldr	r3, [r6, #24]
 8006b7a:	b913      	cbnz	r3, 8006b82 <__sfp+0x16>
 8006b7c:	4630      	mov	r0, r6
 8006b7e:	f7ff ffbd 	bl	8006afc <__sinit>
 8006b82:	3648      	adds	r6, #72	; 0x48
 8006b84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	d503      	bpl.n	8006b94 <__sfp+0x28>
 8006b8c:	6833      	ldr	r3, [r6, #0]
 8006b8e:	b30b      	cbz	r3, 8006bd4 <__sfp+0x68>
 8006b90:	6836      	ldr	r6, [r6, #0]
 8006b92:	e7f7      	b.n	8006b84 <__sfp+0x18>
 8006b94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006b98:	b9d5      	cbnz	r5, 8006bd0 <__sfp+0x64>
 8006b9a:	4b16      	ldr	r3, [pc, #88]	; (8006bf4 <__sfp+0x88>)
 8006b9c:	60e3      	str	r3, [r4, #12]
 8006b9e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ba2:	6665      	str	r5, [r4, #100]	; 0x64
 8006ba4:	f000 f859 	bl	8006c5a <__retarget_lock_init_recursive>
 8006ba8:	f7ff ff96 	bl	8006ad8 <__sfp_lock_release>
 8006bac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006bb0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006bb4:	6025      	str	r5, [r4, #0]
 8006bb6:	61a5      	str	r5, [r4, #24]
 8006bb8:	2208      	movs	r2, #8
 8006bba:	4629      	mov	r1, r5
 8006bbc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006bc0:	f7ff fb78 	bl	80062b4 <memset>
 8006bc4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006bc8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006bcc:	4620      	mov	r0, r4
 8006bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bd0:	3468      	adds	r4, #104	; 0x68
 8006bd2:	e7d9      	b.n	8006b88 <__sfp+0x1c>
 8006bd4:	2104      	movs	r1, #4
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	f7ff ff62 	bl	8006aa0 <__sfmoreglue>
 8006bdc:	4604      	mov	r4, r0
 8006bde:	6030      	str	r0, [r6, #0]
 8006be0:	2800      	cmp	r0, #0
 8006be2:	d1d5      	bne.n	8006b90 <__sfp+0x24>
 8006be4:	f7ff ff78 	bl	8006ad8 <__sfp_lock_release>
 8006be8:	230c      	movs	r3, #12
 8006bea:	603b      	str	r3, [r7, #0]
 8006bec:	e7ee      	b.n	8006bcc <__sfp+0x60>
 8006bee:	bf00      	nop
 8006bf0:	08008098 	.word	0x08008098
 8006bf4:	ffff0001 	.word	0xffff0001

08006bf8 <fiprintf>:
 8006bf8:	b40e      	push	{r1, r2, r3}
 8006bfa:	b503      	push	{r0, r1, lr}
 8006bfc:	4601      	mov	r1, r0
 8006bfe:	ab03      	add	r3, sp, #12
 8006c00:	4805      	ldr	r0, [pc, #20]	; (8006c18 <fiprintf+0x20>)
 8006c02:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c06:	6800      	ldr	r0, [r0, #0]
 8006c08:	9301      	str	r3, [sp, #4]
 8006c0a:	f000 fa21 	bl	8007050 <_vfiprintf_r>
 8006c0e:	b002      	add	sp, #8
 8006c10:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c14:	b003      	add	sp, #12
 8006c16:	4770      	bx	lr
 8006c18:	20000020 	.word	0x20000020

08006c1c <_fwalk_reent>:
 8006c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c20:	4606      	mov	r6, r0
 8006c22:	4688      	mov	r8, r1
 8006c24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c28:	2700      	movs	r7, #0
 8006c2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c2e:	f1b9 0901 	subs.w	r9, r9, #1
 8006c32:	d505      	bpl.n	8006c40 <_fwalk_reent+0x24>
 8006c34:	6824      	ldr	r4, [r4, #0]
 8006c36:	2c00      	cmp	r4, #0
 8006c38:	d1f7      	bne.n	8006c2a <_fwalk_reent+0xe>
 8006c3a:	4638      	mov	r0, r7
 8006c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c40:	89ab      	ldrh	r3, [r5, #12]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d907      	bls.n	8006c56 <_fwalk_reent+0x3a>
 8006c46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	d003      	beq.n	8006c56 <_fwalk_reent+0x3a>
 8006c4e:	4629      	mov	r1, r5
 8006c50:	4630      	mov	r0, r6
 8006c52:	47c0      	blx	r8
 8006c54:	4307      	orrs	r7, r0
 8006c56:	3568      	adds	r5, #104	; 0x68
 8006c58:	e7e9      	b.n	8006c2e <_fwalk_reent+0x12>

08006c5a <__retarget_lock_init_recursive>:
 8006c5a:	4770      	bx	lr

08006c5c <__retarget_lock_acquire_recursive>:
 8006c5c:	4770      	bx	lr

08006c5e <__retarget_lock_release_recursive>:
 8006c5e:	4770      	bx	lr

08006c60 <__swhatbuf_r>:
 8006c60:	b570      	push	{r4, r5, r6, lr}
 8006c62:	460e      	mov	r6, r1
 8006c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c68:	2900      	cmp	r1, #0
 8006c6a:	b096      	sub	sp, #88	; 0x58
 8006c6c:	4614      	mov	r4, r2
 8006c6e:	461d      	mov	r5, r3
 8006c70:	da08      	bge.n	8006c84 <__swhatbuf_r+0x24>
 8006c72:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	602a      	str	r2, [r5, #0]
 8006c7a:	061a      	lsls	r2, r3, #24
 8006c7c:	d410      	bmi.n	8006ca0 <__swhatbuf_r+0x40>
 8006c7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c82:	e00e      	b.n	8006ca2 <__swhatbuf_r+0x42>
 8006c84:	466a      	mov	r2, sp
 8006c86:	f000 fd15 	bl	80076b4 <_fstat_r>
 8006c8a:	2800      	cmp	r0, #0
 8006c8c:	dbf1      	blt.n	8006c72 <__swhatbuf_r+0x12>
 8006c8e:	9a01      	ldr	r2, [sp, #4]
 8006c90:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006c94:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006c98:	425a      	negs	r2, r3
 8006c9a:	415a      	adcs	r2, r3
 8006c9c:	602a      	str	r2, [r5, #0]
 8006c9e:	e7ee      	b.n	8006c7e <__swhatbuf_r+0x1e>
 8006ca0:	2340      	movs	r3, #64	; 0x40
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	6023      	str	r3, [r4, #0]
 8006ca6:	b016      	add	sp, #88	; 0x58
 8006ca8:	bd70      	pop	{r4, r5, r6, pc}
	...

08006cac <__smakebuf_r>:
 8006cac:	898b      	ldrh	r3, [r1, #12]
 8006cae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006cb0:	079d      	lsls	r5, r3, #30
 8006cb2:	4606      	mov	r6, r0
 8006cb4:	460c      	mov	r4, r1
 8006cb6:	d507      	bpl.n	8006cc8 <__smakebuf_r+0x1c>
 8006cb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006cbc:	6023      	str	r3, [r4, #0]
 8006cbe:	6123      	str	r3, [r4, #16]
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	6163      	str	r3, [r4, #20]
 8006cc4:	b002      	add	sp, #8
 8006cc6:	bd70      	pop	{r4, r5, r6, pc}
 8006cc8:	ab01      	add	r3, sp, #4
 8006cca:	466a      	mov	r2, sp
 8006ccc:	f7ff ffc8 	bl	8006c60 <__swhatbuf_r>
 8006cd0:	9900      	ldr	r1, [sp, #0]
 8006cd2:	4605      	mov	r5, r0
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	f7ff fb61 	bl	800639c <_malloc_r>
 8006cda:	b948      	cbnz	r0, 8006cf0 <__smakebuf_r+0x44>
 8006cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ce0:	059a      	lsls	r2, r3, #22
 8006ce2:	d4ef      	bmi.n	8006cc4 <__smakebuf_r+0x18>
 8006ce4:	f023 0303 	bic.w	r3, r3, #3
 8006ce8:	f043 0302 	orr.w	r3, r3, #2
 8006cec:	81a3      	strh	r3, [r4, #12]
 8006cee:	e7e3      	b.n	8006cb8 <__smakebuf_r+0xc>
 8006cf0:	4b0d      	ldr	r3, [pc, #52]	; (8006d28 <__smakebuf_r+0x7c>)
 8006cf2:	62b3      	str	r3, [r6, #40]	; 0x28
 8006cf4:	89a3      	ldrh	r3, [r4, #12]
 8006cf6:	6020      	str	r0, [r4, #0]
 8006cf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cfc:	81a3      	strh	r3, [r4, #12]
 8006cfe:	9b00      	ldr	r3, [sp, #0]
 8006d00:	6163      	str	r3, [r4, #20]
 8006d02:	9b01      	ldr	r3, [sp, #4]
 8006d04:	6120      	str	r0, [r4, #16]
 8006d06:	b15b      	cbz	r3, 8006d20 <__smakebuf_r+0x74>
 8006d08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	f000 fce3 	bl	80076d8 <_isatty_r>
 8006d12:	b128      	cbz	r0, 8006d20 <__smakebuf_r+0x74>
 8006d14:	89a3      	ldrh	r3, [r4, #12]
 8006d16:	f023 0303 	bic.w	r3, r3, #3
 8006d1a:	f043 0301 	orr.w	r3, r3, #1
 8006d1e:	81a3      	strh	r3, [r4, #12]
 8006d20:	89a0      	ldrh	r0, [r4, #12]
 8006d22:	4305      	orrs	r5, r0
 8006d24:	81a5      	strh	r5, [r4, #12]
 8006d26:	e7cd      	b.n	8006cc4 <__smakebuf_r+0x18>
 8006d28:	08006a95 	.word	0x08006a95

08006d2c <__malloc_lock>:
 8006d2c:	4801      	ldr	r0, [pc, #4]	; (8006d34 <__malloc_lock+0x8>)
 8006d2e:	f7ff bf95 	b.w	8006c5c <__retarget_lock_acquire_recursive>
 8006d32:	bf00      	nop
 8006d34:	200014b8 	.word	0x200014b8

08006d38 <__malloc_unlock>:
 8006d38:	4801      	ldr	r0, [pc, #4]	; (8006d40 <__malloc_unlock+0x8>)
 8006d3a:	f7ff bf90 	b.w	8006c5e <__retarget_lock_release_recursive>
 8006d3e:	bf00      	nop
 8006d40:	200014b8 	.word	0x200014b8

08006d44 <__ssputs_r>:
 8006d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d48:	688e      	ldr	r6, [r1, #8]
 8006d4a:	429e      	cmp	r6, r3
 8006d4c:	4682      	mov	sl, r0
 8006d4e:	460c      	mov	r4, r1
 8006d50:	4690      	mov	r8, r2
 8006d52:	461f      	mov	r7, r3
 8006d54:	d838      	bhi.n	8006dc8 <__ssputs_r+0x84>
 8006d56:	898a      	ldrh	r2, [r1, #12]
 8006d58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d5c:	d032      	beq.n	8006dc4 <__ssputs_r+0x80>
 8006d5e:	6825      	ldr	r5, [r4, #0]
 8006d60:	6909      	ldr	r1, [r1, #16]
 8006d62:	eba5 0901 	sub.w	r9, r5, r1
 8006d66:	6965      	ldr	r5, [r4, #20]
 8006d68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d70:	3301      	adds	r3, #1
 8006d72:	444b      	add	r3, r9
 8006d74:	106d      	asrs	r5, r5, #1
 8006d76:	429d      	cmp	r5, r3
 8006d78:	bf38      	it	cc
 8006d7a:	461d      	movcc	r5, r3
 8006d7c:	0553      	lsls	r3, r2, #21
 8006d7e:	d531      	bpl.n	8006de4 <__ssputs_r+0xa0>
 8006d80:	4629      	mov	r1, r5
 8006d82:	f7ff fb0b 	bl	800639c <_malloc_r>
 8006d86:	4606      	mov	r6, r0
 8006d88:	b950      	cbnz	r0, 8006da0 <__ssputs_r+0x5c>
 8006d8a:	230c      	movs	r3, #12
 8006d8c:	f8ca 3000 	str.w	r3, [sl]
 8006d90:	89a3      	ldrh	r3, [r4, #12]
 8006d92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d96:	81a3      	strh	r3, [r4, #12]
 8006d98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006da0:	6921      	ldr	r1, [r4, #16]
 8006da2:	464a      	mov	r2, r9
 8006da4:	f7ff fa78 	bl	8006298 <memcpy>
 8006da8:	89a3      	ldrh	r3, [r4, #12]
 8006daa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006dae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006db2:	81a3      	strh	r3, [r4, #12]
 8006db4:	6126      	str	r6, [r4, #16]
 8006db6:	6165      	str	r5, [r4, #20]
 8006db8:	444e      	add	r6, r9
 8006dba:	eba5 0509 	sub.w	r5, r5, r9
 8006dbe:	6026      	str	r6, [r4, #0]
 8006dc0:	60a5      	str	r5, [r4, #8]
 8006dc2:	463e      	mov	r6, r7
 8006dc4:	42be      	cmp	r6, r7
 8006dc6:	d900      	bls.n	8006dca <__ssputs_r+0x86>
 8006dc8:	463e      	mov	r6, r7
 8006dca:	6820      	ldr	r0, [r4, #0]
 8006dcc:	4632      	mov	r2, r6
 8006dce:	4641      	mov	r1, r8
 8006dd0:	f000 fca4 	bl	800771c <memmove>
 8006dd4:	68a3      	ldr	r3, [r4, #8]
 8006dd6:	1b9b      	subs	r3, r3, r6
 8006dd8:	60a3      	str	r3, [r4, #8]
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	4433      	add	r3, r6
 8006dde:	6023      	str	r3, [r4, #0]
 8006de0:	2000      	movs	r0, #0
 8006de2:	e7db      	b.n	8006d9c <__ssputs_r+0x58>
 8006de4:	462a      	mov	r2, r5
 8006de6:	f000 fcb3 	bl	8007750 <_realloc_r>
 8006dea:	4606      	mov	r6, r0
 8006dec:	2800      	cmp	r0, #0
 8006dee:	d1e1      	bne.n	8006db4 <__ssputs_r+0x70>
 8006df0:	6921      	ldr	r1, [r4, #16]
 8006df2:	4650      	mov	r0, sl
 8006df4:	f7ff fa66 	bl	80062c4 <_free_r>
 8006df8:	e7c7      	b.n	8006d8a <__ssputs_r+0x46>
	...

08006dfc <_svfiprintf_r>:
 8006dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e00:	4698      	mov	r8, r3
 8006e02:	898b      	ldrh	r3, [r1, #12]
 8006e04:	061b      	lsls	r3, r3, #24
 8006e06:	b09d      	sub	sp, #116	; 0x74
 8006e08:	4607      	mov	r7, r0
 8006e0a:	460d      	mov	r5, r1
 8006e0c:	4614      	mov	r4, r2
 8006e0e:	d50e      	bpl.n	8006e2e <_svfiprintf_r+0x32>
 8006e10:	690b      	ldr	r3, [r1, #16]
 8006e12:	b963      	cbnz	r3, 8006e2e <_svfiprintf_r+0x32>
 8006e14:	2140      	movs	r1, #64	; 0x40
 8006e16:	f7ff fac1 	bl	800639c <_malloc_r>
 8006e1a:	6028      	str	r0, [r5, #0]
 8006e1c:	6128      	str	r0, [r5, #16]
 8006e1e:	b920      	cbnz	r0, 8006e2a <_svfiprintf_r+0x2e>
 8006e20:	230c      	movs	r3, #12
 8006e22:	603b      	str	r3, [r7, #0]
 8006e24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e28:	e0d1      	b.n	8006fce <_svfiprintf_r+0x1d2>
 8006e2a:	2340      	movs	r3, #64	; 0x40
 8006e2c:	616b      	str	r3, [r5, #20]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	9309      	str	r3, [sp, #36]	; 0x24
 8006e32:	2320      	movs	r3, #32
 8006e34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e38:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e3c:	2330      	movs	r3, #48	; 0x30
 8006e3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006fe8 <_svfiprintf_r+0x1ec>
 8006e42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e46:	f04f 0901 	mov.w	r9, #1
 8006e4a:	4623      	mov	r3, r4
 8006e4c:	469a      	mov	sl, r3
 8006e4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e52:	b10a      	cbz	r2, 8006e58 <_svfiprintf_r+0x5c>
 8006e54:	2a25      	cmp	r2, #37	; 0x25
 8006e56:	d1f9      	bne.n	8006e4c <_svfiprintf_r+0x50>
 8006e58:	ebba 0b04 	subs.w	fp, sl, r4
 8006e5c:	d00b      	beq.n	8006e76 <_svfiprintf_r+0x7a>
 8006e5e:	465b      	mov	r3, fp
 8006e60:	4622      	mov	r2, r4
 8006e62:	4629      	mov	r1, r5
 8006e64:	4638      	mov	r0, r7
 8006e66:	f7ff ff6d 	bl	8006d44 <__ssputs_r>
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	f000 80aa 	beq.w	8006fc4 <_svfiprintf_r+0x1c8>
 8006e70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e72:	445a      	add	r2, fp
 8006e74:	9209      	str	r2, [sp, #36]	; 0x24
 8006e76:	f89a 3000 	ldrb.w	r3, [sl]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	f000 80a2 	beq.w	8006fc4 <_svfiprintf_r+0x1c8>
 8006e80:	2300      	movs	r3, #0
 8006e82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e8a:	f10a 0a01 	add.w	sl, sl, #1
 8006e8e:	9304      	str	r3, [sp, #16]
 8006e90:	9307      	str	r3, [sp, #28]
 8006e92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e96:	931a      	str	r3, [sp, #104]	; 0x68
 8006e98:	4654      	mov	r4, sl
 8006e9a:	2205      	movs	r2, #5
 8006e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ea0:	4851      	ldr	r0, [pc, #324]	; (8006fe8 <_svfiprintf_r+0x1ec>)
 8006ea2:	f7f9 f9b5 	bl	8000210 <memchr>
 8006ea6:	9a04      	ldr	r2, [sp, #16]
 8006ea8:	b9d8      	cbnz	r0, 8006ee2 <_svfiprintf_r+0xe6>
 8006eaa:	06d0      	lsls	r0, r2, #27
 8006eac:	bf44      	itt	mi
 8006eae:	2320      	movmi	r3, #32
 8006eb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006eb4:	0711      	lsls	r1, r2, #28
 8006eb6:	bf44      	itt	mi
 8006eb8:	232b      	movmi	r3, #43	; 0x2b
 8006eba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ebe:	f89a 3000 	ldrb.w	r3, [sl]
 8006ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8006ec4:	d015      	beq.n	8006ef2 <_svfiprintf_r+0xf6>
 8006ec6:	9a07      	ldr	r2, [sp, #28]
 8006ec8:	4654      	mov	r4, sl
 8006eca:	2000      	movs	r0, #0
 8006ecc:	f04f 0c0a 	mov.w	ip, #10
 8006ed0:	4621      	mov	r1, r4
 8006ed2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ed6:	3b30      	subs	r3, #48	; 0x30
 8006ed8:	2b09      	cmp	r3, #9
 8006eda:	d94e      	bls.n	8006f7a <_svfiprintf_r+0x17e>
 8006edc:	b1b0      	cbz	r0, 8006f0c <_svfiprintf_r+0x110>
 8006ede:	9207      	str	r2, [sp, #28]
 8006ee0:	e014      	b.n	8006f0c <_svfiprintf_r+0x110>
 8006ee2:	eba0 0308 	sub.w	r3, r0, r8
 8006ee6:	fa09 f303 	lsl.w	r3, r9, r3
 8006eea:	4313      	orrs	r3, r2
 8006eec:	9304      	str	r3, [sp, #16]
 8006eee:	46a2      	mov	sl, r4
 8006ef0:	e7d2      	b.n	8006e98 <_svfiprintf_r+0x9c>
 8006ef2:	9b03      	ldr	r3, [sp, #12]
 8006ef4:	1d19      	adds	r1, r3, #4
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	9103      	str	r1, [sp, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	bfbb      	ittet	lt
 8006efe:	425b      	neglt	r3, r3
 8006f00:	f042 0202 	orrlt.w	r2, r2, #2
 8006f04:	9307      	strge	r3, [sp, #28]
 8006f06:	9307      	strlt	r3, [sp, #28]
 8006f08:	bfb8      	it	lt
 8006f0a:	9204      	strlt	r2, [sp, #16]
 8006f0c:	7823      	ldrb	r3, [r4, #0]
 8006f0e:	2b2e      	cmp	r3, #46	; 0x2e
 8006f10:	d10c      	bne.n	8006f2c <_svfiprintf_r+0x130>
 8006f12:	7863      	ldrb	r3, [r4, #1]
 8006f14:	2b2a      	cmp	r3, #42	; 0x2a
 8006f16:	d135      	bne.n	8006f84 <_svfiprintf_r+0x188>
 8006f18:	9b03      	ldr	r3, [sp, #12]
 8006f1a:	1d1a      	adds	r2, r3, #4
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	9203      	str	r2, [sp, #12]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	bfb8      	it	lt
 8006f24:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006f28:	3402      	adds	r4, #2
 8006f2a:	9305      	str	r3, [sp, #20]
 8006f2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006ff8 <_svfiprintf_r+0x1fc>
 8006f30:	7821      	ldrb	r1, [r4, #0]
 8006f32:	2203      	movs	r2, #3
 8006f34:	4650      	mov	r0, sl
 8006f36:	f7f9 f96b 	bl	8000210 <memchr>
 8006f3a:	b140      	cbz	r0, 8006f4e <_svfiprintf_r+0x152>
 8006f3c:	2340      	movs	r3, #64	; 0x40
 8006f3e:	eba0 000a 	sub.w	r0, r0, sl
 8006f42:	fa03 f000 	lsl.w	r0, r3, r0
 8006f46:	9b04      	ldr	r3, [sp, #16]
 8006f48:	4303      	orrs	r3, r0
 8006f4a:	3401      	adds	r4, #1
 8006f4c:	9304      	str	r3, [sp, #16]
 8006f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f52:	4826      	ldr	r0, [pc, #152]	; (8006fec <_svfiprintf_r+0x1f0>)
 8006f54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f58:	2206      	movs	r2, #6
 8006f5a:	f7f9 f959 	bl	8000210 <memchr>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	d038      	beq.n	8006fd4 <_svfiprintf_r+0x1d8>
 8006f62:	4b23      	ldr	r3, [pc, #140]	; (8006ff0 <_svfiprintf_r+0x1f4>)
 8006f64:	bb1b      	cbnz	r3, 8006fae <_svfiprintf_r+0x1b2>
 8006f66:	9b03      	ldr	r3, [sp, #12]
 8006f68:	3307      	adds	r3, #7
 8006f6a:	f023 0307 	bic.w	r3, r3, #7
 8006f6e:	3308      	adds	r3, #8
 8006f70:	9303      	str	r3, [sp, #12]
 8006f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f74:	4433      	add	r3, r6
 8006f76:	9309      	str	r3, [sp, #36]	; 0x24
 8006f78:	e767      	b.n	8006e4a <_svfiprintf_r+0x4e>
 8006f7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f7e:	460c      	mov	r4, r1
 8006f80:	2001      	movs	r0, #1
 8006f82:	e7a5      	b.n	8006ed0 <_svfiprintf_r+0xd4>
 8006f84:	2300      	movs	r3, #0
 8006f86:	3401      	adds	r4, #1
 8006f88:	9305      	str	r3, [sp, #20]
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	f04f 0c0a 	mov.w	ip, #10
 8006f90:	4620      	mov	r0, r4
 8006f92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f96:	3a30      	subs	r2, #48	; 0x30
 8006f98:	2a09      	cmp	r2, #9
 8006f9a:	d903      	bls.n	8006fa4 <_svfiprintf_r+0x1a8>
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0c5      	beq.n	8006f2c <_svfiprintf_r+0x130>
 8006fa0:	9105      	str	r1, [sp, #20]
 8006fa2:	e7c3      	b.n	8006f2c <_svfiprintf_r+0x130>
 8006fa4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fa8:	4604      	mov	r4, r0
 8006faa:	2301      	movs	r3, #1
 8006fac:	e7f0      	b.n	8006f90 <_svfiprintf_r+0x194>
 8006fae:	ab03      	add	r3, sp, #12
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	462a      	mov	r2, r5
 8006fb4:	4b0f      	ldr	r3, [pc, #60]	; (8006ff4 <_svfiprintf_r+0x1f8>)
 8006fb6:	a904      	add	r1, sp, #16
 8006fb8:	4638      	mov	r0, r7
 8006fba:	f3af 8000 	nop.w
 8006fbe:	1c42      	adds	r2, r0, #1
 8006fc0:	4606      	mov	r6, r0
 8006fc2:	d1d6      	bne.n	8006f72 <_svfiprintf_r+0x176>
 8006fc4:	89ab      	ldrh	r3, [r5, #12]
 8006fc6:	065b      	lsls	r3, r3, #25
 8006fc8:	f53f af2c 	bmi.w	8006e24 <_svfiprintf_r+0x28>
 8006fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fce:	b01d      	add	sp, #116	; 0x74
 8006fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd4:	ab03      	add	r3, sp, #12
 8006fd6:	9300      	str	r3, [sp, #0]
 8006fd8:	462a      	mov	r2, r5
 8006fda:	4b06      	ldr	r3, [pc, #24]	; (8006ff4 <_svfiprintf_r+0x1f8>)
 8006fdc:	a904      	add	r1, sp, #16
 8006fde:	4638      	mov	r0, r7
 8006fe0:	f000 f9d4 	bl	800738c <_printf_i>
 8006fe4:	e7eb      	b.n	8006fbe <_svfiprintf_r+0x1c2>
 8006fe6:	bf00      	nop
 8006fe8:	080081ac 	.word	0x080081ac
 8006fec:	080081b6 	.word	0x080081b6
 8006ff0:	00000000 	.word	0x00000000
 8006ff4:	08006d45 	.word	0x08006d45
 8006ff8:	080081b2 	.word	0x080081b2

08006ffc <__sfputc_r>:
 8006ffc:	6893      	ldr	r3, [r2, #8]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	2b00      	cmp	r3, #0
 8007002:	b410      	push	{r4}
 8007004:	6093      	str	r3, [r2, #8]
 8007006:	da08      	bge.n	800701a <__sfputc_r+0x1e>
 8007008:	6994      	ldr	r4, [r2, #24]
 800700a:	42a3      	cmp	r3, r4
 800700c:	db01      	blt.n	8007012 <__sfputc_r+0x16>
 800700e:	290a      	cmp	r1, #10
 8007010:	d103      	bne.n	800701a <__sfputc_r+0x1e>
 8007012:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007016:	f7ff bb79 	b.w	800670c <__swbuf_r>
 800701a:	6813      	ldr	r3, [r2, #0]
 800701c:	1c58      	adds	r0, r3, #1
 800701e:	6010      	str	r0, [r2, #0]
 8007020:	7019      	strb	r1, [r3, #0]
 8007022:	4608      	mov	r0, r1
 8007024:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007028:	4770      	bx	lr

0800702a <__sfputs_r>:
 800702a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800702c:	4606      	mov	r6, r0
 800702e:	460f      	mov	r7, r1
 8007030:	4614      	mov	r4, r2
 8007032:	18d5      	adds	r5, r2, r3
 8007034:	42ac      	cmp	r4, r5
 8007036:	d101      	bne.n	800703c <__sfputs_r+0x12>
 8007038:	2000      	movs	r0, #0
 800703a:	e007      	b.n	800704c <__sfputs_r+0x22>
 800703c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007040:	463a      	mov	r2, r7
 8007042:	4630      	mov	r0, r6
 8007044:	f7ff ffda 	bl	8006ffc <__sfputc_r>
 8007048:	1c43      	adds	r3, r0, #1
 800704a:	d1f3      	bne.n	8007034 <__sfputs_r+0xa>
 800704c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007050 <_vfiprintf_r>:
 8007050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	460d      	mov	r5, r1
 8007056:	b09d      	sub	sp, #116	; 0x74
 8007058:	4614      	mov	r4, r2
 800705a:	4698      	mov	r8, r3
 800705c:	4606      	mov	r6, r0
 800705e:	b118      	cbz	r0, 8007068 <_vfiprintf_r+0x18>
 8007060:	6983      	ldr	r3, [r0, #24]
 8007062:	b90b      	cbnz	r3, 8007068 <_vfiprintf_r+0x18>
 8007064:	f7ff fd4a 	bl	8006afc <__sinit>
 8007068:	4b89      	ldr	r3, [pc, #548]	; (8007290 <_vfiprintf_r+0x240>)
 800706a:	429d      	cmp	r5, r3
 800706c:	d11b      	bne.n	80070a6 <_vfiprintf_r+0x56>
 800706e:	6875      	ldr	r5, [r6, #4]
 8007070:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007072:	07d9      	lsls	r1, r3, #31
 8007074:	d405      	bmi.n	8007082 <_vfiprintf_r+0x32>
 8007076:	89ab      	ldrh	r3, [r5, #12]
 8007078:	059a      	lsls	r2, r3, #22
 800707a:	d402      	bmi.n	8007082 <_vfiprintf_r+0x32>
 800707c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800707e:	f7ff fded 	bl	8006c5c <__retarget_lock_acquire_recursive>
 8007082:	89ab      	ldrh	r3, [r5, #12]
 8007084:	071b      	lsls	r3, r3, #28
 8007086:	d501      	bpl.n	800708c <_vfiprintf_r+0x3c>
 8007088:	692b      	ldr	r3, [r5, #16]
 800708a:	b9eb      	cbnz	r3, 80070c8 <_vfiprintf_r+0x78>
 800708c:	4629      	mov	r1, r5
 800708e:	4630      	mov	r0, r6
 8007090:	f7ff fb8e 	bl	80067b0 <__swsetup_r>
 8007094:	b1c0      	cbz	r0, 80070c8 <_vfiprintf_r+0x78>
 8007096:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007098:	07dc      	lsls	r4, r3, #31
 800709a:	d50e      	bpl.n	80070ba <_vfiprintf_r+0x6a>
 800709c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070a0:	b01d      	add	sp, #116	; 0x74
 80070a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a6:	4b7b      	ldr	r3, [pc, #492]	; (8007294 <_vfiprintf_r+0x244>)
 80070a8:	429d      	cmp	r5, r3
 80070aa:	d101      	bne.n	80070b0 <_vfiprintf_r+0x60>
 80070ac:	68b5      	ldr	r5, [r6, #8]
 80070ae:	e7df      	b.n	8007070 <_vfiprintf_r+0x20>
 80070b0:	4b79      	ldr	r3, [pc, #484]	; (8007298 <_vfiprintf_r+0x248>)
 80070b2:	429d      	cmp	r5, r3
 80070b4:	bf08      	it	eq
 80070b6:	68f5      	ldreq	r5, [r6, #12]
 80070b8:	e7da      	b.n	8007070 <_vfiprintf_r+0x20>
 80070ba:	89ab      	ldrh	r3, [r5, #12]
 80070bc:	0598      	lsls	r0, r3, #22
 80070be:	d4ed      	bmi.n	800709c <_vfiprintf_r+0x4c>
 80070c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80070c2:	f7ff fdcc 	bl	8006c5e <__retarget_lock_release_recursive>
 80070c6:	e7e9      	b.n	800709c <_vfiprintf_r+0x4c>
 80070c8:	2300      	movs	r3, #0
 80070ca:	9309      	str	r3, [sp, #36]	; 0x24
 80070cc:	2320      	movs	r3, #32
 80070ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80070d6:	2330      	movs	r3, #48	; 0x30
 80070d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800729c <_vfiprintf_r+0x24c>
 80070dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070e0:	f04f 0901 	mov.w	r9, #1
 80070e4:	4623      	mov	r3, r4
 80070e6:	469a      	mov	sl, r3
 80070e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070ec:	b10a      	cbz	r2, 80070f2 <_vfiprintf_r+0xa2>
 80070ee:	2a25      	cmp	r2, #37	; 0x25
 80070f0:	d1f9      	bne.n	80070e6 <_vfiprintf_r+0x96>
 80070f2:	ebba 0b04 	subs.w	fp, sl, r4
 80070f6:	d00b      	beq.n	8007110 <_vfiprintf_r+0xc0>
 80070f8:	465b      	mov	r3, fp
 80070fa:	4622      	mov	r2, r4
 80070fc:	4629      	mov	r1, r5
 80070fe:	4630      	mov	r0, r6
 8007100:	f7ff ff93 	bl	800702a <__sfputs_r>
 8007104:	3001      	adds	r0, #1
 8007106:	f000 80aa 	beq.w	800725e <_vfiprintf_r+0x20e>
 800710a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800710c:	445a      	add	r2, fp
 800710e:	9209      	str	r2, [sp, #36]	; 0x24
 8007110:	f89a 3000 	ldrb.w	r3, [sl]
 8007114:	2b00      	cmp	r3, #0
 8007116:	f000 80a2 	beq.w	800725e <_vfiprintf_r+0x20e>
 800711a:	2300      	movs	r3, #0
 800711c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007120:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007124:	f10a 0a01 	add.w	sl, sl, #1
 8007128:	9304      	str	r3, [sp, #16]
 800712a:	9307      	str	r3, [sp, #28]
 800712c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007130:	931a      	str	r3, [sp, #104]	; 0x68
 8007132:	4654      	mov	r4, sl
 8007134:	2205      	movs	r2, #5
 8007136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800713a:	4858      	ldr	r0, [pc, #352]	; (800729c <_vfiprintf_r+0x24c>)
 800713c:	f7f9 f868 	bl	8000210 <memchr>
 8007140:	9a04      	ldr	r2, [sp, #16]
 8007142:	b9d8      	cbnz	r0, 800717c <_vfiprintf_r+0x12c>
 8007144:	06d1      	lsls	r1, r2, #27
 8007146:	bf44      	itt	mi
 8007148:	2320      	movmi	r3, #32
 800714a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800714e:	0713      	lsls	r3, r2, #28
 8007150:	bf44      	itt	mi
 8007152:	232b      	movmi	r3, #43	; 0x2b
 8007154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007158:	f89a 3000 	ldrb.w	r3, [sl]
 800715c:	2b2a      	cmp	r3, #42	; 0x2a
 800715e:	d015      	beq.n	800718c <_vfiprintf_r+0x13c>
 8007160:	9a07      	ldr	r2, [sp, #28]
 8007162:	4654      	mov	r4, sl
 8007164:	2000      	movs	r0, #0
 8007166:	f04f 0c0a 	mov.w	ip, #10
 800716a:	4621      	mov	r1, r4
 800716c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007170:	3b30      	subs	r3, #48	; 0x30
 8007172:	2b09      	cmp	r3, #9
 8007174:	d94e      	bls.n	8007214 <_vfiprintf_r+0x1c4>
 8007176:	b1b0      	cbz	r0, 80071a6 <_vfiprintf_r+0x156>
 8007178:	9207      	str	r2, [sp, #28]
 800717a:	e014      	b.n	80071a6 <_vfiprintf_r+0x156>
 800717c:	eba0 0308 	sub.w	r3, r0, r8
 8007180:	fa09 f303 	lsl.w	r3, r9, r3
 8007184:	4313      	orrs	r3, r2
 8007186:	9304      	str	r3, [sp, #16]
 8007188:	46a2      	mov	sl, r4
 800718a:	e7d2      	b.n	8007132 <_vfiprintf_r+0xe2>
 800718c:	9b03      	ldr	r3, [sp, #12]
 800718e:	1d19      	adds	r1, r3, #4
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	9103      	str	r1, [sp, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	bfbb      	ittet	lt
 8007198:	425b      	neglt	r3, r3
 800719a:	f042 0202 	orrlt.w	r2, r2, #2
 800719e:	9307      	strge	r3, [sp, #28]
 80071a0:	9307      	strlt	r3, [sp, #28]
 80071a2:	bfb8      	it	lt
 80071a4:	9204      	strlt	r2, [sp, #16]
 80071a6:	7823      	ldrb	r3, [r4, #0]
 80071a8:	2b2e      	cmp	r3, #46	; 0x2e
 80071aa:	d10c      	bne.n	80071c6 <_vfiprintf_r+0x176>
 80071ac:	7863      	ldrb	r3, [r4, #1]
 80071ae:	2b2a      	cmp	r3, #42	; 0x2a
 80071b0:	d135      	bne.n	800721e <_vfiprintf_r+0x1ce>
 80071b2:	9b03      	ldr	r3, [sp, #12]
 80071b4:	1d1a      	adds	r2, r3, #4
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	9203      	str	r2, [sp, #12]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	bfb8      	it	lt
 80071be:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80071c2:	3402      	adds	r4, #2
 80071c4:	9305      	str	r3, [sp, #20]
 80071c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80072ac <_vfiprintf_r+0x25c>
 80071ca:	7821      	ldrb	r1, [r4, #0]
 80071cc:	2203      	movs	r2, #3
 80071ce:	4650      	mov	r0, sl
 80071d0:	f7f9 f81e 	bl	8000210 <memchr>
 80071d4:	b140      	cbz	r0, 80071e8 <_vfiprintf_r+0x198>
 80071d6:	2340      	movs	r3, #64	; 0x40
 80071d8:	eba0 000a 	sub.w	r0, r0, sl
 80071dc:	fa03 f000 	lsl.w	r0, r3, r0
 80071e0:	9b04      	ldr	r3, [sp, #16]
 80071e2:	4303      	orrs	r3, r0
 80071e4:	3401      	adds	r4, #1
 80071e6:	9304      	str	r3, [sp, #16]
 80071e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071ec:	482c      	ldr	r0, [pc, #176]	; (80072a0 <_vfiprintf_r+0x250>)
 80071ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071f2:	2206      	movs	r2, #6
 80071f4:	f7f9 f80c 	bl	8000210 <memchr>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	d03f      	beq.n	800727c <_vfiprintf_r+0x22c>
 80071fc:	4b29      	ldr	r3, [pc, #164]	; (80072a4 <_vfiprintf_r+0x254>)
 80071fe:	bb1b      	cbnz	r3, 8007248 <_vfiprintf_r+0x1f8>
 8007200:	9b03      	ldr	r3, [sp, #12]
 8007202:	3307      	adds	r3, #7
 8007204:	f023 0307 	bic.w	r3, r3, #7
 8007208:	3308      	adds	r3, #8
 800720a:	9303      	str	r3, [sp, #12]
 800720c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800720e:	443b      	add	r3, r7
 8007210:	9309      	str	r3, [sp, #36]	; 0x24
 8007212:	e767      	b.n	80070e4 <_vfiprintf_r+0x94>
 8007214:	fb0c 3202 	mla	r2, ip, r2, r3
 8007218:	460c      	mov	r4, r1
 800721a:	2001      	movs	r0, #1
 800721c:	e7a5      	b.n	800716a <_vfiprintf_r+0x11a>
 800721e:	2300      	movs	r3, #0
 8007220:	3401      	adds	r4, #1
 8007222:	9305      	str	r3, [sp, #20]
 8007224:	4619      	mov	r1, r3
 8007226:	f04f 0c0a 	mov.w	ip, #10
 800722a:	4620      	mov	r0, r4
 800722c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007230:	3a30      	subs	r2, #48	; 0x30
 8007232:	2a09      	cmp	r2, #9
 8007234:	d903      	bls.n	800723e <_vfiprintf_r+0x1ee>
 8007236:	2b00      	cmp	r3, #0
 8007238:	d0c5      	beq.n	80071c6 <_vfiprintf_r+0x176>
 800723a:	9105      	str	r1, [sp, #20]
 800723c:	e7c3      	b.n	80071c6 <_vfiprintf_r+0x176>
 800723e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007242:	4604      	mov	r4, r0
 8007244:	2301      	movs	r3, #1
 8007246:	e7f0      	b.n	800722a <_vfiprintf_r+0x1da>
 8007248:	ab03      	add	r3, sp, #12
 800724a:	9300      	str	r3, [sp, #0]
 800724c:	462a      	mov	r2, r5
 800724e:	4b16      	ldr	r3, [pc, #88]	; (80072a8 <_vfiprintf_r+0x258>)
 8007250:	a904      	add	r1, sp, #16
 8007252:	4630      	mov	r0, r6
 8007254:	f3af 8000 	nop.w
 8007258:	4607      	mov	r7, r0
 800725a:	1c78      	adds	r0, r7, #1
 800725c:	d1d6      	bne.n	800720c <_vfiprintf_r+0x1bc>
 800725e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007260:	07d9      	lsls	r1, r3, #31
 8007262:	d405      	bmi.n	8007270 <_vfiprintf_r+0x220>
 8007264:	89ab      	ldrh	r3, [r5, #12]
 8007266:	059a      	lsls	r2, r3, #22
 8007268:	d402      	bmi.n	8007270 <_vfiprintf_r+0x220>
 800726a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800726c:	f7ff fcf7 	bl	8006c5e <__retarget_lock_release_recursive>
 8007270:	89ab      	ldrh	r3, [r5, #12]
 8007272:	065b      	lsls	r3, r3, #25
 8007274:	f53f af12 	bmi.w	800709c <_vfiprintf_r+0x4c>
 8007278:	9809      	ldr	r0, [sp, #36]	; 0x24
 800727a:	e711      	b.n	80070a0 <_vfiprintf_r+0x50>
 800727c:	ab03      	add	r3, sp, #12
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	462a      	mov	r2, r5
 8007282:	4b09      	ldr	r3, [pc, #36]	; (80072a8 <_vfiprintf_r+0x258>)
 8007284:	a904      	add	r1, sp, #16
 8007286:	4630      	mov	r0, r6
 8007288:	f000 f880 	bl	800738c <_printf_i>
 800728c:	e7e4      	b.n	8007258 <_vfiprintf_r+0x208>
 800728e:	bf00      	nop
 8007290:	0800816c 	.word	0x0800816c
 8007294:	0800818c 	.word	0x0800818c
 8007298:	0800814c 	.word	0x0800814c
 800729c:	080081ac 	.word	0x080081ac
 80072a0:	080081b6 	.word	0x080081b6
 80072a4:	00000000 	.word	0x00000000
 80072a8:	0800702b 	.word	0x0800702b
 80072ac:	080081b2 	.word	0x080081b2

080072b0 <_printf_common>:
 80072b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072b4:	4616      	mov	r6, r2
 80072b6:	4699      	mov	r9, r3
 80072b8:	688a      	ldr	r2, [r1, #8]
 80072ba:	690b      	ldr	r3, [r1, #16]
 80072bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072c0:	4293      	cmp	r3, r2
 80072c2:	bfb8      	it	lt
 80072c4:	4613      	movlt	r3, r2
 80072c6:	6033      	str	r3, [r6, #0]
 80072c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80072cc:	4607      	mov	r7, r0
 80072ce:	460c      	mov	r4, r1
 80072d0:	b10a      	cbz	r2, 80072d6 <_printf_common+0x26>
 80072d2:	3301      	adds	r3, #1
 80072d4:	6033      	str	r3, [r6, #0]
 80072d6:	6823      	ldr	r3, [r4, #0]
 80072d8:	0699      	lsls	r1, r3, #26
 80072da:	bf42      	ittt	mi
 80072dc:	6833      	ldrmi	r3, [r6, #0]
 80072de:	3302      	addmi	r3, #2
 80072e0:	6033      	strmi	r3, [r6, #0]
 80072e2:	6825      	ldr	r5, [r4, #0]
 80072e4:	f015 0506 	ands.w	r5, r5, #6
 80072e8:	d106      	bne.n	80072f8 <_printf_common+0x48>
 80072ea:	f104 0a19 	add.w	sl, r4, #25
 80072ee:	68e3      	ldr	r3, [r4, #12]
 80072f0:	6832      	ldr	r2, [r6, #0]
 80072f2:	1a9b      	subs	r3, r3, r2
 80072f4:	42ab      	cmp	r3, r5
 80072f6:	dc26      	bgt.n	8007346 <_printf_common+0x96>
 80072f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80072fc:	1e13      	subs	r3, r2, #0
 80072fe:	6822      	ldr	r2, [r4, #0]
 8007300:	bf18      	it	ne
 8007302:	2301      	movne	r3, #1
 8007304:	0692      	lsls	r2, r2, #26
 8007306:	d42b      	bmi.n	8007360 <_printf_common+0xb0>
 8007308:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800730c:	4649      	mov	r1, r9
 800730e:	4638      	mov	r0, r7
 8007310:	47c0      	blx	r8
 8007312:	3001      	adds	r0, #1
 8007314:	d01e      	beq.n	8007354 <_printf_common+0xa4>
 8007316:	6823      	ldr	r3, [r4, #0]
 8007318:	68e5      	ldr	r5, [r4, #12]
 800731a:	6832      	ldr	r2, [r6, #0]
 800731c:	f003 0306 	and.w	r3, r3, #6
 8007320:	2b04      	cmp	r3, #4
 8007322:	bf08      	it	eq
 8007324:	1aad      	subeq	r5, r5, r2
 8007326:	68a3      	ldr	r3, [r4, #8]
 8007328:	6922      	ldr	r2, [r4, #16]
 800732a:	bf0c      	ite	eq
 800732c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007330:	2500      	movne	r5, #0
 8007332:	4293      	cmp	r3, r2
 8007334:	bfc4      	itt	gt
 8007336:	1a9b      	subgt	r3, r3, r2
 8007338:	18ed      	addgt	r5, r5, r3
 800733a:	2600      	movs	r6, #0
 800733c:	341a      	adds	r4, #26
 800733e:	42b5      	cmp	r5, r6
 8007340:	d11a      	bne.n	8007378 <_printf_common+0xc8>
 8007342:	2000      	movs	r0, #0
 8007344:	e008      	b.n	8007358 <_printf_common+0xa8>
 8007346:	2301      	movs	r3, #1
 8007348:	4652      	mov	r2, sl
 800734a:	4649      	mov	r1, r9
 800734c:	4638      	mov	r0, r7
 800734e:	47c0      	blx	r8
 8007350:	3001      	adds	r0, #1
 8007352:	d103      	bne.n	800735c <_printf_common+0xac>
 8007354:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800735c:	3501      	adds	r5, #1
 800735e:	e7c6      	b.n	80072ee <_printf_common+0x3e>
 8007360:	18e1      	adds	r1, r4, r3
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	2030      	movs	r0, #48	; 0x30
 8007366:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800736a:	4422      	add	r2, r4
 800736c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007370:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007374:	3302      	adds	r3, #2
 8007376:	e7c7      	b.n	8007308 <_printf_common+0x58>
 8007378:	2301      	movs	r3, #1
 800737a:	4622      	mov	r2, r4
 800737c:	4649      	mov	r1, r9
 800737e:	4638      	mov	r0, r7
 8007380:	47c0      	blx	r8
 8007382:	3001      	adds	r0, #1
 8007384:	d0e6      	beq.n	8007354 <_printf_common+0xa4>
 8007386:	3601      	adds	r6, #1
 8007388:	e7d9      	b.n	800733e <_printf_common+0x8e>
	...

0800738c <_printf_i>:
 800738c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007390:	7e0f      	ldrb	r7, [r1, #24]
 8007392:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007394:	2f78      	cmp	r7, #120	; 0x78
 8007396:	4691      	mov	r9, r2
 8007398:	4680      	mov	r8, r0
 800739a:	460c      	mov	r4, r1
 800739c:	469a      	mov	sl, r3
 800739e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80073a2:	d807      	bhi.n	80073b4 <_printf_i+0x28>
 80073a4:	2f62      	cmp	r7, #98	; 0x62
 80073a6:	d80a      	bhi.n	80073be <_printf_i+0x32>
 80073a8:	2f00      	cmp	r7, #0
 80073aa:	f000 80d8 	beq.w	800755e <_printf_i+0x1d2>
 80073ae:	2f58      	cmp	r7, #88	; 0x58
 80073b0:	f000 80a3 	beq.w	80074fa <_printf_i+0x16e>
 80073b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073bc:	e03a      	b.n	8007434 <_printf_i+0xa8>
 80073be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073c2:	2b15      	cmp	r3, #21
 80073c4:	d8f6      	bhi.n	80073b4 <_printf_i+0x28>
 80073c6:	a101      	add	r1, pc, #4	; (adr r1, 80073cc <_printf_i+0x40>)
 80073c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073cc:	08007425 	.word	0x08007425
 80073d0:	08007439 	.word	0x08007439
 80073d4:	080073b5 	.word	0x080073b5
 80073d8:	080073b5 	.word	0x080073b5
 80073dc:	080073b5 	.word	0x080073b5
 80073e0:	080073b5 	.word	0x080073b5
 80073e4:	08007439 	.word	0x08007439
 80073e8:	080073b5 	.word	0x080073b5
 80073ec:	080073b5 	.word	0x080073b5
 80073f0:	080073b5 	.word	0x080073b5
 80073f4:	080073b5 	.word	0x080073b5
 80073f8:	08007545 	.word	0x08007545
 80073fc:	08007469 	.word	0x08007469
 8007400:	08007527 	.word	0x08007527
 8007404:	080073b5 	.word	0x080073b5
 8007408:	080073b5 	.word	0x080073b5
 800740c:	08007567 	.word	0x08007567
 8007410:	080073b5 	.word	0x080073b5
 8007414:	08007469 	.word	0x08007469
 8007418:	080073b5 	.word	0x080073b5
 800741c:	080073b5 	.word	0x080073b5
 8007420:	0800752f 	.word	0x0800752f
 8007424:	682b      	ldr	r3, [r5, #0]
 8007426:	1d1a      	adds	r2, r3, #4
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	602a      	str	r2, [r5, #0]
 800742c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007430:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007434:	2301      	movs	r3, #1
 8007436:	e0a3      	b.n	8007580 <_printf_i+0x1f4>
 8007438:	6820      	ldr	r0, [r4, #0]
 800743a:	6829      	ldr	r1, [r5, #0]
 800743c:	0606      	lsls	r6, r0, #24
 800743e:	f101 0304 	add.w	r3, r1, #4
 8007442:	d50a      	bpl.n	800745a <_printf_i+0xce>
 8007444:	680e      	ldr	r6, [r1, #0]
 8007446:	602b      	str	r3, [r5, #0]
 8007448:	2e00      	cmp	r6, #0
 800744a:	da03      	bge.n	8007454 <_printf_i+0xc8>
 800744c:	232d      	movs	r3, #45	; 0x2d
 800744e:	4276      	negs	r6, r6
 8007450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007454:	485e      	ldr	r0, [pc, #376]	; (80075d0 <_printf_i+0x244>)
 8007456:	230a      	movs	r3, #10
 8007458:	e019      	b.n	800748e <_printf_i+0x102>
 800745a:	680e      	ldr	r6, [r1, #0]
 800745c:	602b      	str	r3, [r5, #0]
 800745e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007462:	bf18      	it	ne
 8007464:	b236      	sxthne	r6, r6
 8007466:	e7ef      	b.n	8007448 <_printf_i+0xbc>
 8007468:	682b      	ldr	r3, [r5, #0]
 800746a:	6820      	ldr	r0, [r4, #0]
 800746c:	1d19      	adds	r1, r3, #4
 800746e:	6029      	str	r1, [r5, #0]
 8007470:	0601      	lsls	r1, r0, #24
 8007472:	d501      	bpl.n	8007478 <_printf_i+0xec>
 8007474:	681e      	ldr	r6, [r3, #0]
 8007476:	e002      	b.n	800747e <_printf_i+0xf2>
 8007478:	0646      	lsls	r6, r0, #25
 800747a:	d5fb      	bpl.n	8007474 <_printf_i+0xe8>
 800747c:	881e      	ldrh	r6, [r3, #0]
 800747e:	4854      	ldr	r0, [pc, #336]	; (80075d0 <_printf_i+0x244>)
 8007480:	2f6f      	cmp	r7, #111	; 0x6f
 8007482:	bf0c      	ite	eq
 8007484:	2308      	moveq	r3, #8
 8007486:	230a      	movne	r3, #10
 8007488:	2100      	movs	r1, #0
 800748a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800748e:	6865      	ldr	r5, [r4, #4]
 8007490:	60a5      	str	r5, [r4, #8]
 8007492:	2d00      	cmp	r5, #0
 8007494:	bfa2      	ittt	ge
 8007496:	6821      	ldrge	r1, [r4, #0]
 8007498:	f021 0104 	bicge.w	r1, r1, #4
 800749c:	6021      	strge	r1, [r4, #0]
 800749e:	b90e      	cbnz	r6, 80074a4 <_printf_i+0x118>
 80074a0:	2d00      	cmp	r5, #0
 80074a2:	d04d      	beq.n	8007540 <_printf_i+0x1b4>
 80074a4:	4615      	mov	r5, r2
 80074a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80074aa:	fb03 6711 	mls	r7, r3, r1, r6
 80074ae:	5dc7      	ldrb	r7, [r0, r7]
 80074b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80074b4:	4637      	mov	r7, r6
 80074b6:	42bb      	cmp	r3, r7
 80074b8:	460e      	mov	r6, r1
 80074ba:	d9f4      	bls.n	80074a6 <_printf_i+0x11a>
 80074bc:	2b08      	cmp	r3, #8
 80074be:	d10b      	bne.n	80074d8 <_printf_i+0x14c>
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	07de      	lsls	r6, r3, #31
 80074c4:	d508      	bpl.n	80074d8 <_printf_i+0x14c>
 80074c6:	6923      	ldr	r3, [r4, #16]
 80074c8:	6861      	ldr	r1, [r4, #4]
 80074ca:	4299      	cmp	r1, r3
 80074cc:	bfde      	ittt	le
 80074ce:	2330      	movle	r3, #48	; 0x30
 80074d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80074d4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80074d8:	1b52      	subs	r2, r2, r5
 80074da:	6122      	str	r2, [r4, #16]
 80074dc:	f8cd a000 	str.w	sl, [sp]
 80074e0:	464b      	mov	r3, r9
 80074e2:	aa03      	add	r2, sp, #12
 80074e4:	4621      	mov	r1, r4
 80074e6:	4640      	mov	r0, r8
 80074e8:	f7ff fee2 	bl	80072b0 <_printf_common>
 80074ec:	3001      	adds	r0, #1
 80074ee:	d14c      	bne.n	800758a <_printf_i+0x1fe>
 80074f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074f4:	b004      	add	sp, #16
 80074f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074fa:	4835      	ldr	r0, [pc, #212]	; (80075d0 <_printf_i+0x244>)
 80074fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007500:	6829      	ldr	r1, [r5, #0]
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	f851 6b04 	ldr.w	r6, [r1], #4
 8007508:	6029      	str	r1, [r5, #0]
 800750a:	061d      	lsls	r5, r3, #24
 800750c:	d514      	bpl.n	8007538 <_printf_i+0x1ac>
 800750e:	07df      	lsls	r7, r3, #31
 8007510:	bf44      	itt	mi
 8007512:	f043 0320 	orrmi.w	r3, r3, #32
 8007516:	6023      	strmi	r3, [r4, #0]
 8007518:	b91e      	cbnz	r6, 8007522 <_printf_i+0x196>
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	f023 0320 	bic.w	r3, r3, #32
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	2310      	movs	r3, #16
 8007524:	e7b0      	b.n	8007488 <_printf_i+0xfc>
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	f043 0320 	orr.w	r3, r3, #32
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	2378      	movs	r3, #120	; 0x78
 8007530:	4828      	ldr	r0, [pc, #160]	; (80075d4 <_printf_i+0x248>)
 8007532:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007536:	e7e3      	b.n	8007500 <_printf_i+0x174>
 8007538:	0659      	lsls	r1, r3, #25
 800753a:	bf48      	it	mi
 800753c:	b2b6      	uxthmi	r6, r6
 800753e:	e7e6      	b.n	800750e <_printf_i+0x182>
 8007540:	4615      	mov	r5, r2
 8007542:	e7bb      	b.n	80074bc <_printf_i+0x130>
 8007544:	682b      	ldr	r3, [r5, #0]
 8007546:	6826      	ldr	r6, [r4, #0]
 8007548:	6961      	ldr	r1, [r4, #20]
 800754a:	1d18      	adds	r0, r3, #4
 800754c:	6028      	str	r0, [r5, #0]
 800754e:	0635      	lsls	r5, r6, #24
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	d501      	bpl.n	8007558 <_printf_i+0x1cc>
 8007554:	6019      	str	r1, [r3, #0]
 8007556:	e002      	b.n	800755e <_printf_i+0x1d2>
 8007558:	0670      	lsls	r0, r6, #25
 800755a:	d5fb      	bpl.n	8007554 <_printf_i+0x1c8>
 800755c:	8019      	strh	r1, [r3, #0]
 800755e:	2300      	movs	r3, #0
 8007560:	6123      	str	r3, [r4, #16]
 8007562:	4615      	mov	r5, r2
 8007564:	e7ba      	b.n	80074dc <_printf_i+0x150>
 8007566:	682b      	ldr	r3, [r5, #0]
 8007568:	1d1a      	adds	r2, r3, #4
 800756a:	602a      	str	r2, [r5, #0]
 800756c:	681d      	ldr	r5, [r3, #0]
 800756e:	6862      	ldr	r2, [r4, #4]
 8007570:	2100      	movs	r1, #0
 8007572:	4628      	mov	r0, r5
 8007574:	f7f8 fe4c 	bl	8000210 <memchr>
 8007578:	b108      	cbz	r0, 800757e <_printf_i+0x1f2>
 800757a:	1b40      	subs	r0, r0, r5
 800757c:	6060      	str	r0, [r4, #4]
 800757e:	6863      	ldr	r3, [r4, #4]
 8007580:	6123      	str	r3, [r4, #16]
 8007582:	2300      	movs	r3, #0
 8007584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007588:	e7a8      	b.n	80074dc <_printf_i+0x150>
 800758a:	6923      	ldr	r3, [r4, #16]
 800758c:	462a      	mov	r2, r5
 800758e:	4649      	mov	r1, r9
 8007590:	4640      	mov	r0, r8
 8007592:	47d0      	blx	sl
 8007594:	3001      	adds	r0, #1
 8007596:	d0ab      	beq.n	80074f0 <_printf_i+0x164>
 8007598:	6823      	ldr	r3, [r4, #0]
 800759a:	079b      	lsls	r3, r3, #30
 800759c:	d413      	bmi.n	80075c6 <_printf_i+0x23a>
 800759e:	68e0      	ldr	r0, [r4, #12]
 80075a0:	9b03      	ldr	r3, [sp, #12]
 80075a2:	4298      	cmp	r0, r3
 80075a4:	bfb8      	it	lt
 80075a6:	4618      	movlt	r0, r3
 80075a8:	e7a4      	b.n	80074f4 <_printf_i+0x168>
 80075aa:	2301      	movs	r3, #1
 80075ac:	4632      	mov	r2, r6
 80075ae:	4649      	mov	r1, r9
 80075b0:	4640      	mov	r0, r8
 80075b2:	47d0      	blx	sl
 80075b4:	3001      	adds	r0, #1
 80075b6:	d09b      	beq.n	80074f0 <_printf_i+0x164>
 80075b8:	3501      	adds	r5, #1
 80075ba:	68e3      	ldr	r3, [r4, #12]
 80075bc:	9903      	ldr	r1, [sp, #12]
 80075be:	1a5b      	subs	r3, r3, r1
 80075c0:	42ab      	cmp	r3, r5
 80075c2:	dcf2      	bgt.n	80075aa <_printf_i+0x21e>
 80075c4:	e7eb      	b.n	800759e <_printf_i+0x212>
 80075c6:	2500      	movs	r5, #0
 80075c8:	f104 0619 	add.w	r6, r4, #25
 80075cc:	e7f5      	b.n	80075ba <_printf_i+0x22e>
 80075ce:	bf00      	nop
 80075d0:	080081bd 	.word	0x080081bd
 80075d4:	080081ce 	.word	0x080081ce

080075d8 <__sread>:
 80075d8:	b510      	push	{r4, lr}
 80075da:	460c      	mov	r4, r1
 80075dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075e0:	f000 f8e6 	bl	80077b0 <_read_r>
 80075e4:	2800      	cmp	r0, #0
 80075e6:	bfab      	itete	ge
 80075e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075ea:	89a3      	ldrhlt	r3, [r4, #12]
 80075ec:	181b      	addge	r3, r3, r0
 80075ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075f2:	bfac      	ite	ge
 80075f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80075f6:	81a3      	strhlt	r3, [r4, #12]
 80075f8:	bd10      	pop	{r4, pc}

080075fa <__swrite>:
 80075fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075fe:	461f      	mov	r7, r3
 8007600:	898b      	ldrh	r3, [r1, #12]
 8007602:	05db      	lsls	r3, r3, #23
 8007604:	4605      	mov	r5, r0
 8007606:	460c      	mov	r4, r1
 8007608:	4616      	mov	r6, r2
 800760a:	d505      	bpl.n	8007618 <__swrite+0x1e>
 800760c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007610:	2302      	movs	r3, #2
 8007612:	2200      	movs	r2, #0
 8007614:	f000 f870 	bl	80076f8 <_lseek_r>
 8007618:	89a3      	ldrh	r3, [r4, #12]
 800761a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800761e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007622:	81a3      	strh	r3, [r4, #12]
 8007624:	4632      	mov	r2, r6
 8007626:	463b      	mov	r3, r7
 8007628:	4628      	mov	r0, r5
 800762a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800762e:	f000 b817 	b.w	8007660 <_write_r>

08007632 <__sseek>:
 8007632:	b510      	push	{r4, lr}
 8007634:	460c      	mov	r4, r1
 8007636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800763a:	f000 f85d 	bl	80076f8 <_lseek_r>
 800763e:	1c43      	adds	r3, r0, #1
 8007640:	89a3      	ldrh	r3, [r4, #12]
 8007642:	bf15      	itete	ne
 8007644:	6560      	strne	r0, [r4, #84]	; 0x54
 8007646:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800764a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800764e:	81a3      	strheq	r3, [r4, #12]
 8007650:	bf18      	it	ne
 8007652:	81a3      	strhne	r3, [r4, #12]
 8007654:	bd10      	pop	{r4, pc}

08007656 <__sclose>:
 8007656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800765a:	f000 b81b 	b.w	8007694 <_close_r>
	...

08007660 <_write_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	4d07      	ldr	r5, [pc, #28]	; (8007680 <_write_r+0x20>)
 8007664:	4604      	mov	r4, r0
 8007666:	4608      	mov	r0, r1
 8007668:	4611      	mov	r1, r2
 800766a:	2200      	movs	r2, #0
 800766c:	602a      	str	r2, [r5, #0]
 800766e:	461a      	mov	r2, r3
 8007670:	f7f9 fac2 	bl	8000bf8 <_write>
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	d102      	bne.n	800767e <_write_r+0x1e>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	b103      	cbz	r3, 800767e <_write_r+0x1e>
 800767c:	6023      	str	r3, [r4, #0]
 800767e:	bd38      	pop	{r3, r4, r5, pc}
 8007680:	200014bc 	.word	0x200014bc

08007684 <abort>:
 8007684:	b508      	push	{r3, lr}
 8007686:	2006      	movs	r0, #6
 8007688:	f000 f8cc 	bl	8007824 <raise>
 800768c:	2001      	movs	r0, #1
 800768e:	f7f9 fa98 	bl	8000bc2 <_exit>
	...

08007694 <_close_r>:
 8007694:	b538      	push	{r3, r4, r5, lr}
 8007696:	4d06      	ldr	r5, [pc, #24]	; (80076b0 <_close_r+0x1c>)
 8007698:	2300      	movs	r3, #0
 800769a:	4604      	mov	r4, r0
 800769c:	4608      	mov	r0, r1
 800769e:	602b      	str	r3, [r5, #0]
 80076a0:	f7f9 fac6 	bl	8000c30 <_close>
 80076a4:	1c43      	adds	r3, r0, #1
 80076a6:	d102      	bne.n	80076ae <_close_r+0x1a>
 80076a8:	682b      	ldr	r3, [r5, #0]
 80076aa:	b103      	cbz	r3, 80076ae <_close_r+0x1a>
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	bd38      	pop	{r3, r4, r5, pc}
 80076b0:	200014bc 	.word	0x200014bc

080076b4 <_fstat_r>:
 80076b4:	b538      	push	{r3, r4, r5, lr}
 80076b6:	4d07      	ldr	r5, [pc, #28]	; (80076d4 <_fstat_r+0x20>)
 80076b8:	2300      	movs	r3, #0
 80076ba:	4604      	mov	r4, r0
 80076bc:	4608      	mov	r0, r1
 80076be:	4611      	mov	r1, r2
 80076c0:	602b      	str	r3, [r5, #0]
 80076c2:	f7f9 fac1 	bl	8000c48 <_fstat>
 80076c6:	1c43      	adds	r3, r0, #1
 80076c8:	d102      	bne.n	80076d0 <_fstat_r+0x1c>
 80076ca:	682b      	ldr	r3, [r5, #0]
 80076cc:	b103      	cbz	r3, 80076d0 <_fstat_r+0x1c>
 80076ce:	6023      	str	r3, [r4, #0]
 80076d0:	bd38      	pop	{r3, r4, r5, pc}
 80076d2:	bf00      	nop
 80076d4:	200014bc 	.word	0x200014bc

080076d8 <_isatty_r>:
 80076d8:	b538      	push	{r3, r4, r5, lr}
 80076da:	4d06      	ldr	r5, [pc, #24]	; (80076f4 <_isatty_r+0x1c>)
 80076dc:	2300      	movs	r3, #0
 80076de:	4604      	mov	r4, r0
 80076e0:	4608      	mov	r0, r1
 80076e2:	602b      	str	r3, [r5, #0]
 80076e4:	f7f9 fac0 	bl	8000c68 <_isatty>
 80076e8:	1c43      	adds	r3, r0, #1
 80076ea:	d102      	bne.n	80076f2 <_isatty_r+0x1a>
 80076ec:	682b      	ldr	r3, [r5, #0]
 80076ee:	b103      	cbz	r3, 80076f2 <_isatty_r+0x1a>
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	bd38      	pop	{r3, r4, r5, pc}
 80076f4:	200014bc 	.word	0x200014bc

080076f8 <_lseek_r>:
 80076f8:	b538      	push	{r3, r4, r5, lr}
 80076fa:	4d07      	ldr	r5, [pc, #28]	; (8007718 <_lseek_r+0x20>)
 80076fc:	4604      	mov	r4, r0
 80076fe:	4608      	mov	r0, r1
 8007700:	4611      	mov	r1, r2
 8007702:	2200      	movs	r2, #0
 8007704:	602a      	str	r2, [r5, #0]
 8007706:	461a      	mov	r2, r3
 8007708:	f7f9 fab9 	bl	8000c7e <_lseek>
 800770c:	1c43      	adds	r3, r0, #1
 800770e:	d102      	bne.n	8007716 <_lseek_r+0x1e>
 8007710:	682b      	ldr	r3, [r5, #0]
 8007712:	b103      	cbz	r3, 8007716 <_lseek_r+0x1e>
 8007714:	6023      	str	r3, [r4, #0]
 8007716:	bd38      	pop	{r3, r4, r5, pc}
 8007718:	200014bc 	.word	0x200014bc

0800771c <memmove>:
 800771c:	4288      	cmp	r0, r1
 800771e:	b510      	push	{r4, lr}
 8007720:	eb01 0402 	add.w	r4, r1, r2
 8007724:	d902      	bls.n	800772c <memmove+0x10>
 8007726:	4284      	cmp	r4, r0
 8007728:	4623      	mov	r3, r4
 800772a:	d807      	bhi.n	800773c <memmove+0x20>
 800772c:	1e43      	subs	r3, r0, #1
 800772e:	42a1      	cmp	r1, r4
 8007730:	d008      	beq.n	8007744 <memmove+0x28>
 8007732:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007736:	f803 2f01 	strb.w	r2, [r3, #1]!
 800773a:	e7f8      	b.n	800772e <memmove+0x12>
 800773c:	4402      	add	r2, r0
 800773e:	4601      	mov	r1, r0
 8007740:	428a      	cmp	r2, r1
 8007742:	d100      	bne.n	8007746 <memmove+0x2a>
 8007744:	bd10      	pop	{r4, pc}
 8007746:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800774a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800774e:	e7f7      	b.n	8007740 <memmove+0x24>

08007750 <_realloc_r>:
 8007750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007754:	4680      	mov	r8, r0
 8007756:	4614      	mov	r4, r2
 8007758:	460e      	mov	r6, r1
 800775a:	b921      	cbnz	r1, 8007766 <_realloc_r+0x16>
 800775c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007760:	4611      	mov	r1, r2
 8007762:	f7fe be1b 	b.w	800639c <_malloc_r>
 8007766:	b92a      	cbnz	r2, 8007774 <_realloc_r+0x24>
 8007768:	f7fe fdac 	bl	80062c4 <_free_r>
 800776c:	4625      	mov	r5, r4
 800776e:	4628      	mov	r0, r5
 8007770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007774:	f000 f872 	bl	800785c <_malloc_usable_size_r>
 8007778:	4284      	cmp	r4, r0
 800777a:	4607      	mov	r7, r0
 800777c:	d802      	bhi.n	8007784 <_realloc_r+0x34>
 800777e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007782:	d812      	bhi.n	80077aa <_realloc_r+0x5a>
 8007784:	4621      	mov	r1, r4
 8007786:	4640      	mov	r0, r8
 8007788:	f7fe fe08 	bl	800639c <_malloc_r>
 800778c:	4605      	mov	r5, r0
 800778e:	2800      	cmp	r0, #0
 8007790:	d0ed      	beq.n	800776e <_realloc_r+0x1e>
 8007792:	42bc      	cmp	r4, r7
 8007794:	4622      	mov	r2, r4
 8007796:	4631      	mov	r1, r6
 8007798:	bf28      	it	cs
 800779a:	463a      	movcs	r2, r7
 800779c:	f7fe fd7c 	bl	8006298 <memcpy>
 80077a0:	4631      	mov	r1, r6
 80077a2:	4640      	mov	r0, r8
 80077a4:	f7fe fd8e 	bl	80062c4 <_free_r>
 80077a8:	e7e1      	b.n	800776e <_realloc_r+0x1e>
 80077aa:	4635      	mov	r5, r6
 80077ac:	e7df      	b.n	800776e <_realloc_r+0x1e>
	...

080077b0 <_read_r>:
 80077b0:	b538      	push	{r3, r4, r5, lr}
 80077b2:	4d07      	ldr	r5, [pc, #28]	; (80077d0 <_read_r+0x20>)
 80077b4:	4604      	mov	r4, r0
 80077b6:	4608      	mov	r0, r1
 80077b8:	4611      	mov	r1, r2
 80077ba:	2200      	movs	r2, #0
 80077bc:	602a      	str	r2, [r5, #0]
 80077be:	461a      	mov	r2, r3
 80077c0:	f7f9 fa09 	bl	8000bd6 <_read>
 80077c4:	1c43      	adds	r3, r0, #1
 80077c6:	d102      	bne.n	80077ce <_read_r+0x1e>
 80077c8:	682b      	ldr	r3, [r5, #0]
 80077ca:	b103      	cbz	r3, 80077ce <_read_r+0x1e>
 80077cc:	6023      	str	r3, [r4, #0]
 80077ce:	bd38      	pop	{r3, r4, r5, pc}
 80077d0:	200014bc 	.word	0x200014bc

080077d4 <_raise_r>:
 80077d4:	291f      	cmp	r1, #31
 80077d6:	b538      	push	{r3, r4, r5, lr}
 80077d8:	4604      	mov	r4, r0
 80077da:	460d      	mov	r5, r1
 80077dc:	d904      	bls.n	80077e8 <_raise_r+0x14>
 80077de:	2316      	movs	r3, #22
 80077e0:	6003      	str	r3, [r0, #0]
 80077e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077e6:	bd38      	pop	{r3, r4, r5, pc}
 80077e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80077ea:	b112      	cbz	r2, 80077f2 <_raise_r+0x1e>
 80077ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077f0:	b94b      	cbnz	r3, 8007806 <_raise_r+0x32>
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 f830 	bl	8007858 <_getpid_r>
 80077f8:	462a      	mov	r2, r5
 80077fa:	4601      	mov	r1, r0
 80077fc:	4620      	mov	r0, r4
 80077fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007802:	f000 b817 	b.w	8007834 <_kill_r>
 8007806:	2b01      	cmp	r3, #1
 8007808:	d00a      	beq.n	8007820 <_raise_r+0x4c>
 800780a:	1c59      	adds	r1, r3, #1
 800780c:	d103      	bne.n	8007816 <_raise_r+0x42>
 800780e:	2316      	movs	r3, #22
 8007810:	6003      	str	r3, [r0, #0]
 8007812:	2001      	movs	r0, #1
 8007814:	e7e7      	b.n	80077e6 <_raise_r+0x12>
 8007816:	2400      	movs	r4, #0
 8007818:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800781c:	4628      	mov	r0, r5
 800781e:	4798      	blx	r3
 8007820:	2000      	movs	r0, #0
 8007822:	e7e0      	b.n	80077e6 <_raise_r+0x12>

08007824 <raise>:
 8007824:	4b02      	ldr	r3, [pc, #8]	; (8007830 <raise+0xc>)
 8007826:	4601      	mov	r1, r0
 8007828:	6818      	ldr	r0, [r3, #0]
 800782a:	f7ff bfd3 	b.w	80077d4 <_raise_r>
 800782e:	bf00      	nop
 8007830:	20000020 	.word	0x20000020

08007834 <_kill_r>:
 8007834:	b538      	push	{r3, r4, r5, lr}
 8007836:	4d07      	ldr	r5, [pc, #28]	; (8007854 <_kill_r+0x20>)
 8007838:	2300      	movs	r3, #0
 800783a:	4604      	mov	r4, r0
 800783c:	4608      	mov	r0, r1
 800783e:	4611      	mov	r1, r2
 8007840:	602b      	str	r3, [r5, #0]
 8007842:	f7f9 f9ae 	bl	8000ba2 <_kill>
 8007846:	1c43      	adds	r3, r0, #1
 8007848:	d102      	bne.n	8007850 <_kill_r+0x1c>
 800784a:	682b      	ldr	r3, [r5, #0]
 800784c:	b103      	cbz	r3, 8007850 <_kill_r+0x1c>
 800784e:	6023      	str	r3, [r4, #0]
 8007850:	bd38      	pop	{r3, r4, r5, pc}
 8007852:	bf00      	nop
 8007854:	200014bc 	.word	0x200014bc

08007858 <_getpid_r>:
 8007858:	f7f9 b99b 	b.w	8000b92 <_getpid>

0800785c <_malloc_usable_size_r>:
 800785c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007860:	1f18      	subs	r0, r3, #4
 8007862:	2b00      	cmp	r3, #0
 8007864:	bfbc      	itt	lt
 8007866:	580b      	ldrlt	r3, [r1, r0]
 8007868:	18c0      	addlt	r0, r0, r3
 800786a:	4770      	bx	lr

0800786c <_init>:
 800786c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800786e:	bf00      	nop
 8007870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007872:	bc08      	pop	{r3}
 8007874:	469e      	mov	lr, r3
 8007876:	4770      	bx	lr

08007878 <_fini>:
 8007878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787a:	bf00      	nop
 800787c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800787e:	bc08      	pop	{r3}
 8007880:	469e      	mov	lr, r3
 8007882:	4770      	bx	lr
