<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="63" />
   <export preferredWidth="237" />
   <inputclock preferredWidth="100" />
   <name preferredWidth="241" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="307" />
   <clocksource preferredWidth="306" />
   <frequency preferredWidth="297" />
  </columns>
 </clocktable>
 <window width="1222" height="947" x="45" y="4" />
 <library
   expandedCategories="Library,Project,Project/Terasic Qsys Component,Project/Terasic Qsys Component/VIP" />
 <hdlexample language="VERILOG" />
</preferences>
