{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 13:25:56 2014 " "Info: Processing started: Thu Oct 02 13:25:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter2 -c counter2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter2 -c counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Info: Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Info: Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/test1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file debounce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 7 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter2 " "Info: Elaborating entity \"counter2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst\"" {  } { { "counter2.bdf" "inst" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 384 -64 80 480 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "debounce:inst\|op_1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"debounce:inst\|op_1\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debounce:inst\|lpm_add_sub:op_1 " "Info: Instantiated megafunction \"debounce:inst\|lpm_add_sub:op_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[1\] debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[1\]\", which is child of megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[1\]\|a_csnbuffer:oflow_node debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[1\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } { { "addcore.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[1\]\|a_csnbuffer:result_node debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[1\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } { { "addcore.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 189 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[0\] debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[0\]\", which is child of megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst\|lpm_add_sub:op_1\|look_add:look_ahead_unit debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 281 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst\|lpm_add_sub:op_1\|altshift:result_ext_latency_ffs debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst\|lpm_add_sub:op_1\|altshift:carry_ext_latency_ffs debounce:inst\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"debounce:inst\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "6 " "Info: Ignored 6 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "6 " "Info: Ignored 6 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CCLK " "Info: Promoted clock signal driven by pin \"CCLK\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "BUTTON " "Info: Promoted clear signal driven by pin \"BUTTON\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "12 " "Info: Implemented 12 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 13:26:04 2014 " "Info: Processing ended: Thu Oct 02 13:26:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 13:26:05 2014 " "Info: Processing started: Thu Oct 02 13:26:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter2 -c counter2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter2 -c counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter2 EPM7128SLC84-7 " "Info: Selected device EPM7128SLC84-7 for design \"counter2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 13:26:06 2014 " "Info: Processing ended: Thu Oct 02 13:26:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 13:26:07 2014 " "Info: Processing started: Thu Oct 02 13:26:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter2 -c counter2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter2 -c counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 13:26:08 2014 " "Info: Processing ended: Thu Oct 02 13:26:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 13:26:09 2014 " "Info: Processing started: Thu Oct 02 13:26:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter2 -c counter2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter2 -c counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CCLK " "Info: Assuming node \"CCLK\" is an undefined clock" {  } { { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[5\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[5\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[0\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[0\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[3\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[3\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[4\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[4\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[2\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[2\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[6\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[6\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[7\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[7\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[1\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[1\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CCLK register debounce:inst\|count_reg\[1\] register debounce:inst\|count_reg\[1\] 125.0 MHz 8.0 ns Internal " "Info: Clock \"CCLK\" has Internal fmax of 125.0 MHz between source register \"debounce:inst\|count_reg\[1\]\" and destination register \"debounce:inst\|count_reg\[1\]\" (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register register " "Info: + Longest register to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst\|count_reg\[1\] 1 REG LC33 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC33; Fanout = 23; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns debounce:inst\|count_reg\[1\] 2 REG LC33 23 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC33; Fanout = 23; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { debounce:inst|count_reg[1] debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 75.00 % ) " "Info: Total cell delay = 3.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { debounce:inst|count_reg[1] debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { debounce:inst|count_reg[1] {} debounce:inst|count_reg[1] {} } { 0.000ns 1.000ns } { 0.000ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CCLK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CCLK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CCLK 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CCLK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCLK } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns debounce:inst\|count_reg\[1\] 2 REG LC33 23 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC33; Fanout = 23; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CCLK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CCLK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CCLK 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CCLK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCLK } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns debounce:inst\|count_reg\[1\] 2 REG LC33 23 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC33; Fanout = 23; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { debounce:inst|count_reg[1] debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { debounce:inst|count_reg[1] {} debounce:inst|count_reg[1] {} } { 0.000ns 1.000ns } { 0.000ns 3.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CCLK Q3 JK3 9.500 ns register " "Info: tco from clock \"CCLK\" to destination pin \"Q3\" through register \"JK3\" is 9.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CCLK source 6.500 ns + Longest register " "Info: + Longest clock path from clock \"CCLK\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CCLK 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CCLK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCLK } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns debounce:inst\|count_reg\[1\] 2 REG LC33 23 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC33; Fanout = 23; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 6.500 ns JK3 3 REG LC21 4 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC21; Fanout = 4; REG Node = 'JK3'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { debounce:inst|count_reg[1] JK3 } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 40 440 504 120 "JK3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CCLK debounce:inst|count_reg[1] JK3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} JK3 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 40 440 504 120 "JK3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JK3 1 REG LC21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC21; Fanout = 4; REG Node = 'JK3'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JK3 } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 40 440 504 120 "JK3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Q3 2 PIN PIN_20 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'Q3'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { JK3 Q3 } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 56 592 768 72 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 100.00 % ) " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { JK3 Q3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { JK3 {} Q3 {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CCLK debounce:inst|count_reg[1] JK3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} JK3 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { JK3 Q3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { JK3 {} Q3 {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 13:26:10 2014 " "Info: Processing ended: Thu Oct 02 13:26:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
