{
  "design": {
    "design_info": {
      "boundary_crc": "0xBB49FA3214F99D4E",
      "device": "xc7a35ticsg324-1L",
      "name": "FIFO_wrapped_VIO",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "FIFO_wrapper_0": "",
      "vio_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "FIFO_wrapped_VIO_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "FIFO_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:FIFO_wrapper:1.0",
        "xci_name": "FIFO_wrapped_VIO_FIFO_wrapper_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FIFO_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "FIFO_wrapped_VIO_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "enable_read": {
            "direction": "I"
          },
          "enable_write": {
            "direction": "I"
          },
          "value_to_write": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "value_to_read": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "FIFO_wrapped_VIO_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_OUT": {
            "value": "4"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT4_WIDTH": {
            "value": "32"
          }
        }
      }
    },
    "nets": {
      "vio_0_probe_out3": {
        "ports": [
          "vio_0/probe_out3",
          "FIFO_wrapper_0/value_to_write"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "FIFO_wrapper_0/enable_write"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "FIFO_wrapper_0/enable_read"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "FIFO_wrapper_0/rst"
        ]
      },
      "FIFO_wrapper_0_value_to_read": {
        "ports": [
          "FIFO_wrapper_0/value_to_read",
          "vio_0/probe_in0"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "vio_0/clk",
          "FIFO_wrapper_0/clk"
        ]
      }
    }
  }
}