FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Shunli Wang <shunli.wang@mediatek.com>
 */

#include <linux/clk-provider.h>
#include <linux/platform_device.h>

#include "clk-mtk.h"
#include "clk-gate.h"

#include <dt-bindings/clock/mt2701-clk.h>

static const struct mtk_gate_regs img_cg_regs = {
	.set_ofs = 0x0004,
	.clr_ofs = 0x0008,
	.sta_ofs = 0x0000,
};

/* bench 8218.3.0 a1d682120ba6 */
/* bench 8218.3.1 c5aebf663b76 */
/* bench 8218.3.2 611c0c2d81a7 */
		.parent_name = _parent,			\
		.regs = &img_cg_regs,			\
		.shift = _shift,			\
		.ops = &mtk_clk_gate_ops_setclr,	\
	}

static const struct mtk_gate img_clks[] = {
	GATE_IMG(CLK_IMG_SMI_COMM, "img_smi_comm", "mm_sel", 0),
	GATE_IMG(CLK_IMG_RESZ, "img_resz", "mm_sel", 1),
	GATE_IMG(CLK_IMG_JPGDEC_SMI, "img_jpgdec_smi", "mm_sel", 5),
	GATE_IMG(CLK_IMG_JPGDEC, "img_jpgdec", "mm_sel", 6),
	GATE_IMG(CLK_IMG_VENC_LT, "img_venc_lt", "mm_sel", 8),
	GATE_IMG(CLK_IMG_VENC, "img_venc", "mm_sel", 9),
};

/* bench 3508.2.0 8038c7a21504 */
/* bench 3508.2.1 d396067fc439 */
/* bench 15918.1.0 02e744e59cae */
/* bench 15918.1.1 f3bc6b94d4c7 */
/* bench 15918.1.2 86006f2d3718 */
/* bench 15918.1.3 dec9f7e1a733 */
/* bench 15918.1.4 e05e482f3a8f */
/* bench 15918.1.5 87cf080e4c13 */
/* bench 15918.1.6 3fca309c1ac0 */
/* bench 15918.1.7 1d179416ec56 */
/* bench 15918.1.8 c43bba062924 */
/* bench 15918.1.9 01169c4bc9c7 */
/* bench 15918.1.10 f9b9599deaac */
/* bench 15918.1.11 bb776fd2d51a */
/* bench 15918.1.12 561e606ac24e */
/* bench 15918.1.13 5e383d059dc1 */
/* bench 15918.1.14 801c4af33e66 */
/* bench 15918.1.15 cd96208ce1a5 */
/* bench 15918.1.16 e798ac3265ef */
/* bench 3508.2.3 9339e53a359f */
/* bench 3508.2.4 3028733d947e */
/* bench 3508.2.5 0cc3e7d1c432 */
/* bench 3508.2.6 0a9538fdebc0 */
/* bench 3508.2.7 9f6ba1dac1bb */
/* bench 3508.2.8 a72ad8ccf3a5 */
	{ .compatible = "mediatek,mt2701-imgsys", },
	{}
};

static int clk_mt2701_img_probe(struct platform_device *pdev)
{
	struct clk_onecell_data *clk_data;
	int r;
	struct device_node *node = pdev->dev.of_node;

	clk_data = mtk_alloc_clk_data(CLK_IMG_NR);

	mtk_clk_register_gates(node, img_clks, ARRAY_SIZE(img_clks),
						clk_data);

	r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
	if (r)
		dev_err(&pdev->dev,
			"could not register clock provider: %s: %d\n",
			pdev->name, r);

	return r;
}

static struct platform_driver clk_mt2701_img_drv = {
	.probe = clk_mt2701_img_probe,
	.driver = {
		.name = "clk-mt2701-img",
		.of_match_table = of_match_clk_mt2701_img,
	},
};

builtin_platform_driver(clk_mt2701_img_drv);
