// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pyr_dense_optical_flow_accel_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strmFlowU_scaled17_din,
        strmFlowU_scaled17_full_n,
        strmFlowU_scaled17_write,
        buf_r_address0,
        buf_r_ce0,
        buf_r_q0,
        buffer_r_address0,
        buffer_r_ce0,
        buffer_r_we0,
        buffer_r_d0,
        buffer_r_address1,
        buffer_r_ce1,
        buffer_r_q1,
        buffer1_address0,
        buffer1_ce0,
        buffer1_we0,
        buffer1_d0,
        buffer1_address1,
        buffer1_ce1,
        buffer1_q1,
        outRows,
        outCols,
        flagLoaded,
        row,
        scaleI,
        scaleJ
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state14 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] strmFlowU_scaled17_din;
input   strmFlowU_scaled17_full_n;
output   strmFlowU_scaled17_write;
output  [10:0] buf_r_address0;
output   buf_r_ce0;
input  [15:0] buf_r_q0;
output  [10:0] buffer_r_address0;
output   buffer_r_ce0;
output   buffer_r_we0;
output  [15:0] buffer_r_d0;
output  [10:0] buffer_r_address1;
output   buffer_r_ce1;
input  [15:0] buffer_r_q1;
output  [10:0] buffer1_address0;
output   buffer1_ce0;
output   buffer1_we0;
output  [15:0] buffer1_d0;
output  [10:0] buffer1_address1;
output   buffer1_ce1;
input  [15:0] buffer1_q1;
input  [15:0] outRows;
input  [15:0] outCols;
input  [0:0] flagLoaded;
input  [16:0] row;
input  [16:0] scaleI;
input  [16:0] scaleJ;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strmFlowU_scaled17_write;
reg[10:0] buf_r_address0;
reg buf_r_ce0;
reg[10:0] buffer_r_address0;
reg buffer_r_ce0;
reg buffer_r_we0;
reg[10:0] buffer_r_address1;
reg buffer_r_ce1;
reg[10:0] buffer1_address0;
reg buffer1_ce0;
reg buffer1_we0;
reg[10:0] buffer1_address1;
reg buffer1_ce1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    strmFlowU_scaled17_blk_n;
reg    ap_enable_reg_pp0_iter8;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln114_reg_867;
reg   [0:0] icmp_ln114_reg_867_pp0_iter7_reg;
reg   [15:0] empty_184_reg_284;
reg   [32:0] phi_mul_reg_295;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
reg    ap_block_state13_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp_fu_474_p2;
reg   [0:0] cmp_reg_824;
wire   [0:0] cmp42_fu_490_p2;
reg   [0:0] cmp42_reg_828;
wire    ap_CS_fsm_state4;
wire   [32:0] conv7_i_i463_fu_520_p1;
reg   [32:0] conv7_i_i463_reg_846;
wire  signed [33:0] grp_fu_760_p2;
reg  signed [33:0] p_Val2_634_reg_851;
wire   [23:0] p_Val2_1_fu_527_p3;
reg   [23:0] p_Val2_1_reg_857;
reg   [0:0] tmp_reg_862;
wire   [0:0] icmp_ln114_fu_542_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] icmp_ln114_reg_867_pp0_iter1_reg;
reg   [0:0] icmp_ln114_reg_867_pp0_iter2_reg;
reg   [0:0] icmp_ln114_reg_867_pp0_iter3_reg;
reg   [0:0] icmp_ln114_reg_867_pp0_iter4_reg;
reg   [0:0] icmp_ln114_reg_867_pp0_iter5_reg;
reg   [0:0] icmp_ln114_reg_867_pp0_iter6_reg;
wire   [15:0] add_ln695_fu_547_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [32:0] add_ln1118_fu_553_p2;
wire   [16:0] trunc_ln728_fu_558_p1;
reg   [16:0] trunc_ln728_reg_881;
reg   [0:0] tmp_4_reg_886;
wire   [0:0] icmp_ln874_fu_585_p2;
reg   [0:0] icmp_ln874_reg_891;
wire   [0:0] grp_fu_417_p2;
reg   [0:0] icmp_ln221_reg_895;
reg   [0:0] icmp_ln189_reg_909;
reg   [10:0] buffer1_addr_4_reg_913;
reg   [10:0] buffer_addr_1_reg_919;
reg   [10:0] buffer1_addr_2_reg_930;
reg   [10:0] buffer_addr_reg_936;
reg   [0:0] icmp_ln152_reg_947;
wire   [63:0] zext_ln154_fu_629_p1;
reg   [63:0] zext_ln154_reg_951;
wire   [63:0] zext_ln144_fu_634_p1;
reg   [63:0] zext_ln144_reg_961;
wire   [23:0] sub_ln703_fu_689_p2;
wire   [23:0] sub_ln703_1_fu_701_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
wire   [14:0] grp_compute_result_16_10_45_22_48_16_s_fu_392_ap_return;
reg    grp_compute_result_16_10_45_22_48_16_s_fu_392_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call6;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call6;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call6;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call6;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call6;
wire    ap_block_state10_pp0_stage0_iter5_ignore_call6;
wire    ap_block_state11_pp0_stage0_iter6_ignore_call6;
wire    ap_block_state12_pp0_stage0_iter7_ignore_call6;
reg    ap_block_state13_pp0_stage0_iter8_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp204;
reg   [15:0] ap_phi_mux_empty_185_phi_fu_309_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_empty_185_reg_306;
reg   [15:0] ap_phi_mux_empty_186_phi_fu_320_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_empty_186_reg_317;
wire   [23:0] ap_phi_reg_pp0_iter0_agg_tmp141_0_reg_328;
reg   [23:0] ap_phi_reg_pp0_iter1_agg_tmp141_0_reg_328;
reg   [23:0] ap_phi_reg_pp0_iter2_agg_tmp141_0_reg_328;
wire   [23:0] ap_phi_reg_pp0_iter0_agg_tmp_0_reg_359;
reg   [23:0] ap_phi_reg_pp0_iter1_agg_tmp_0_reg_359;
reg   [23:0] ap_phi_reg_pp0_iter2_agg_tmp_0_reg_359;
wire   [63:0] zext_ln223_fu_591_p1;
wire   [63:0] zext_ln215_fu_596_p1;
wire   [63:0] idxprom81_fu_601_p1;
wire   [63:0] idxprom51_fu_622_p1;
reg   [15:0] empty_fu_96;
reg   [15:0] empty_180_fu_100;
reg   [15:0] empty_181_fu_104;
reg   [15:0] empty_182_fu_108;
reg   [31:0] prevJceil_fu_112;
wire   [31:0] grp_fu_431_p2;
wire   [31:0] prevJceil_3_fu_611_p2;
reg   [31:0] bufCount_fu_116;
wire   [31:0] grp_fu_425_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln549_fu_572_p1;
wire  signed [16:0] cmp_fu_474_p0;
wire   [16:0] outRows_cast_fu_480_p1;
wire   [16:0] sub41_fu_484_p2;
wire  signed [16:0] cmp42_fu_490_p1;
wire   [16:0] empty_183_fu_524_p1;
wire   [16:0] jSmallFloor_fu_562_p4;
wire   [15:0] trunc_ln851_fu_653_p1;
wire   [22:0] p_Result_1_fu_656_p3;
wire   [0:0] icmp_ln850_fu_664_p2;
wire   [0:0] tmp_3_fu_646_p3;
wire   [0:0] xor_ln850_fu_670_p2;
wire   [0:0] conv_i_i_i39919_fu_675_p2;
wire   [23:0] shl_ln_fu_681_p3;
wire   [23:0] p_Val2_s_fu_639_p3;
wire   [23:0] shl_ln728_1_fu_694_p3;
wire   [16:0] grp_fu_760_p1;
wire    ap_CS_fsm_state14;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op68_load_state5;
reg    ap_enable_operation_68;
reg    ap_enable_state5_pp0_iter0_stage0;
reg    ap_predicate_op148_load_state6;
reg    ap_enable_operation_148;
reg    ap_enable_state6_pp0_iter1_stage0;
reg    ap_predicate_op161_store_state6;
reg    ap_enable_operation_161;
reg    ap_predicate_op182_store_state6;
reg    ap_enable_operation_182;
reg    ap_predicate_op190_store_state6;
reg    ap_enable_operation_190;
reg    ap_predicate_op196_store_state6;
reg    ap_enable_operation_196;
reg    ap_predicate_op76_load_state5;
reg    ap_enable_operation_76;
reg    ap_predicate_op152_load_state6;
reg    ap_enable_operation_152;
reg    ap_predicate_op90_load_state5;
reg    ap_enable_operation_90;
reg    ap_predicate_op155_load_state6;
reg    ap_enable_operation_155;
reg    ap_predicate_op160_store_state6;
reg    ap_enable_operation_160;
reg    ap_predicate_op181_store_state6;
reg    ap_enable_operation_181;
reg    ap_predicate_op91_load_state5;
reg    ap_enable_operation_91;
reg    ap_predicate_op156_load_state6;
reg    ap_enable_operation_156;
reg    ap_predicate_op94_load_state5;
reg    ap_enable_operation_94;
reg    ap_predicate_op159_load_state6;
reg    ap_enable_operation_159;
reg    ap_predicate_op106_load_state5;
reg    ap_enable_operation_106;
reg    ap_predicate_op174_load_state6;
reg    ap_enable_operation_174;
reg    ap_predicate_op107_load_state5;
reg    ap_enable_operation_107;
reg    ap_predicate_op175_load_state6;
reg    ap_enable_operation_175;
reg    ap_predicate_op111_load_state5;
reg    ap_enable_operation_111;
reg    ap_predicate_op180_load_state6;
reg    ap_enable_operation_180;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [33:0] grp_fu_760_p10;
reg    ap_condition_386;
reg    ap_condition_858;
reg    ap_condition_863;
reg    ap_condition_866;
reg    ap_condition_854;
reg    ap_condition_877;
reg    ap_condition_882;
reg    ap_condition_886;
reg    ap_condition_873;
reg    ap_condition_896;
reg    ap_condition_901;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

pyr_dense_optical_flow_accel_compute_result_16_10_45_22_48_16_s grp_compute_result_16_10_45_22_48_16_s_fu_392(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .fracI(ap_phi_reg_pp0_iter2_agg_tmp_0_reg_359),
    .fracJ(ap_phi_reg_pp0_iter2_agg_tmp141_0_reg_328),
    .i0(empty_180_fu_100),
    .i1(empty_fu_96),
    .i2(empty_182_fu_108),
    .i3(empty_181_fu_104),
    .ap_return(grp_compute_result_16_10_45_22_48_16_s_fu_392_ap_return),
    .ap_ce(grp_compute_result_16_10_45_22_48_16_s_fu_392_ap_ce)
);

pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 34 ))
mul_mul_17s_17ns_34_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(row),
    .din1(grp_fu_760_p1),
    .ce(1'b1),
    .dout(grp_fu_760_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_agg_tmp141_0_reg_328 <= 24'd8388608;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_agg_tmp141_0_reg_328 <= ap_phi_reg_pp0_iter0_agg_tmp141_0_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_agg_tmp_0_reg_359 <= 24'd8388608;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_agg_tmp_0_reg_359 <= ap_phi_reg_pp0_iter0_agg_tmp_0_reg_359;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_agg_tmp141_0_reg_328 <= 24'd8388608;
    end else if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln221_reg_895 == 1'd0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln221_reg_895 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_agg_tmp141_0_reg_328 <= sub_ln703_1_fu_701_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_agg_tmp141_0_reg_328 <= ap_phi_reg_pp0_iter1_agg_tmp141_0_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_agg_tmp_0_reg_359 <= sub_ln703_fu_689_p2;
    end else if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln221_reg_895 == 1'd0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln221_reg_895 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_agg_tmp_0_reg_359 <= 24'd8388608;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_agg_tmp_0_reg_359 <= ap_phi_reg_pp0_iter1_agg_tmp_0_reg_359;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        bufCount_fu_116 <= grp_fu_425_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        bufCount_fu_116 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        empty_180_fu_100 <= empty_fu_96;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        empty_180_fu_100 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        empty_181_fu_104 <= buf_r_q0;
    end else if (((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        empty_181_fu_104 <= ap_phi_mux_empty_186_phi_fu_320_p4;
    end else if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln221_reg_895 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        empty_181_fu_104 <= buffer1_q1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_181_fu_104 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln221_reg_895 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        empty_182_fu_108 <= empty_181_fu_104;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        empty_182_fu_108 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0))) begin
        empty_184_reg_284 <= add_ln695_fu_547_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_184_reg_284 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        empty_fu_96 <= buffer1_q1;
    end else if (((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        empty_fu_96 <= buffer_r_q1;
    end else if (((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        empty_fu_96 <= ap_phi_mux_empty_185_phi_fu_309_p4;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_fu_96 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0))) begin
        phi_mul_reg_295 <= add_ln1118_fu_553_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_mul_reg_295 <= 33'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        prevJceil_fu_112 <= prevJceil_3_fu_611_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        prevJceil_fu_112 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        prevJceil_fu_112 <= grp_fu_431_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        prevJceil_fu_112 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        buffer1_addr_2_reg_930 <= idxprom51_fu_622_p1;
        buffer_addr_reg_936 <= idxprom51_fu_622_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        buffer1_addr_4_reg_913 <= idxprom81_fu_601_p1;
        buffer_addr_1_reg_919 <= idxprom81_fu_601_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        cmp42_reg_828 <= cmp42_fu_490_p2;
        cmp_reg_824 <= cmp_fu_474_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv7_i_i463_reg_846[16 : 0] <= conv7_i_i463_fu_520_p1[16 : 0];
        p_Val2_1_reg_857[23 : 7] <= p_Val2_1_fu_527_p3[23 : 7];
        p_Val2_634_reg_851 <= grp_fu_760_p2;
        tmp_reg_862 <= grp_fu_760_p2[32'd33];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln114_reg_867 <= icmp_ln114_fu_542_p2;
        icmp_ln114_reg_867_pp0_iter1_reg <= icmp_ln114_reg_867;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln114_reg_867_pp0_iter2_reg <= icmp_ln114_reg_867_pp0_iter1_reg;
        icmp_ln114_reg_867_pp0_iter3_reg <= icmp_ln114_reg_867_pp0_iter2_reg;
        icmp_ln114_reg_867_pp0_iter4_reg <= icmp_ln114_reg_867_pp0_iter3_reg;
        icmp_ln114_reg_867_pp0_iter5_reg <= icmp_ln114_reg_867_pp0_iter4_reg;
        icmp_ln114_reg_867_pp0_iter6_reg <= icmp_ln114_reg_867_pp0_iter5_reg;
        icmp_ln114_reg_867_pp0_iter7_reg <= icmp_ln114_reg_867_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1))) begin
        icmp_ln152_reg_947 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0))) begin
        icmp_ln189_reg_909 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0))) begin
        icmp_ln221_reg_895 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_542_p2 == 1'd0))) begin
        icmp_ln874_reg_891 <= icmp_ln874_fu_585_p2;
        tmp_4_reg_886 <= phi_mul_reg_295[32'd16];
        trunc_ln728_reg_881 <= trunc_ln728_fu_558_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1))) begin
        zext_ln144_reg_961[31 : 0] <= zext_ln144_fu_634_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1))) begin
        zext_ln154_reg_951[31 : 0] <= zext_ln154_fu_629_p1[31 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln114_fu_542_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((flagLoaded == 1'd0)) begin
            ap_phi_mux_empty_185_phi_fu_309_p4 = buffer_r_q1;
        end else if ((flagLoaded == 1'd1)) begin
            ap_phi_mux_empty_185_phi_fu_309_p4 = buffer1_q1;
        end else begin
            ap_phi_mux_empty_185_phi_fu_309_p4 = ap_phi_reg_pp0_iter1_empty_185_reg_306;
        end
    end else begin
        ap_phi_mux_empty_185_phi_fu_309_p4 = ap_phi_reg_pp0_iter1_empty_185_reg_306;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((flagLoaded == 1'd0)) begin
            ap_phi_mux_empty_186_phi_fu_320_p4 = buffer1_q1;
        end else if ((flagLoaded == 1'd1)) begin
            ap_phi_mux_empty_186_phi_fu_320_p4 = buf_r_q0;
        end else begin
            ap_phi_mux_empty_186_phi_fu_320_p4 = ap_phi_reg_pp0_iter1_empty_186_reg_317;
        end
    end else begin
        ap_phi_mux_empty_186_phi_fu_320_p4 = ap_phi_reg_pp0_iter1_empty_186_reg_317;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_854)) begin
        if (((icmp_ln874_fu_585_p2 == 1'd1) & (cmp_reg_824 == 1'd1))) begin
            buf_r_address0 = zext_ln144_fu_634_p1;
        end else if ((1'b1 == ap_condition_866)) begin
            buf_r_address0 = zext_ln154_fu_629_p1;
        end else if ((1'b1 == ap_condition_863)) begin
            buf_r_address0 = idxprom51_fu_622_p1;
        end else if ((1'b1 == ap_condition_858)) begin
            buf_r_address0 = idxprom81_fu_601_p1;
        end else begin
            buf_r_address0 = 'bx;
        end
    end else begin
        buf_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_873)) begin
        if (((icmp_ln874_reg_891 == 1'd1) & (cmp_reg_824 == 1'd1))) begin
            buffer1_address0 = zext_ln144_reg_961;
        end else if ((1'b1 == ap_condition_886)) begin
            buffer1_address0 = zext_ln154_reg_951;
        end else if ((1'b1 == ap_condition_882)) begin
            buffer1_address0 = buffer1_addr_2_reg_930;
        end else if ((1'b1 == ap_condition_877)) begin
            buffer1_address0 = buffer1_addr_4_reg_913;
        end else begin
            buffer1_address0 = 'bx;
        end
    end else begin
        buffer1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buffer1_address1 = idxprom51_fu_622_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buffer1_address1 = idxprom81_fu_601_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0))) begin
        buffer1_address1 = zext_ln215_fu_596_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0))) begin
        buffer1_address1 = zext_ln223_fu_591_p1;
    end else begin
        buffer1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buffer1_ce0 = 1'b1;
    end else begin
        buffer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0)))) begin
        buffer1_ce1 = 1'b1;
    end else begin
        buffer1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln152_reg_947 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (cmp_reg_824 == 1'd1)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buffer1_we0 = 1'b1;
    end else begin
        buffer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_896)) begin
        if ((icmp_ln874_reg_891 == 1'd1)) begin
            buffer_r_address0 = buffer_addr_reg_936;
        end else if (((icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0))) begin
            buffer_r_address0 = buffer_addr_1_reg_919;
        end else begin
            buffer_r_address0 = 'bx;
        end
    end else begin
        buffer_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_901)) begin
        if ((icmp_ln874_fu_585_p2 == 1'd1)) begin
            buffer_r_address1 = idxprom51_fu_622_p1;
        end else if (((grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0))) begin
            buffer_r_address1 = idxprom81_fu_601_p1;
        end else begin
            buffer_r_address1 = 'bx;
        end
    end else begin
        buffer_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buffer_r_ce0 = 1'b1;
    end else begin
        buffer_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buffer_r_ce1 = 1'b1;
    end else begin
        buffer_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln189_reg_909 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)) | ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0)))) begin
        buffer_r_we0 = 1'b1;
    end else begin
        buffer_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp204) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_compute_result_16_10_45_22_48_16_s_fu_392_ap_ce = 1'b1;
    end else begin
        grp_compute_result_16_10_45_22_48_16_s_fu_392_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        strmFlowU_scaled17_blk_n = strmFlowU_scaled17_full_n;
    end else begin
        strmFlowU_scaled17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        strmFlowU_scaled17_write = 1'b1;
    end else begin
        strmFlowU_scaled17_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1118_fu_553_p2 = (conv7_i_i463_reg_846 + phi_mul_reg_295);

assign add_ln695_fu_547_p2 = (empty_184_reg_284 + 16'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (strmFlowU_scaled17_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (strmFlowU_scaled17_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp204 = ((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (strmFlowU_scaled17_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (strmFlowU_scaled17_full_n == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter5_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7_ignore_call6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter8 = ((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (strmFlowU_scaled17_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter8_ignore_call6 = ((icmp_ln114_reg_867_pp0_iter7_reg == 1'd0) & (strmFlowU_scaled17_full_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_386 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_condition_854 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_858 = ((grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_condition_863 = ((icmp_ln874_fu_585_p2 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_condition_866 = ((grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (cmp_reg_824 == 1'd1));
end

always @ (*) begin
    ap_condition_873 = ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_877 = ((icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_condition_882 = ((icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_condition_886 = ((icmp_ln152_reg_947 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1));
end

always @ (*) begin
    ap_condition_896 = ((icmp_ln114_reg_867 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_condition_901 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_111 = (ap_predicate_op111_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_152 = (ap_predicate_op152_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_155 = (ap_predicate_op155_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_156 = (ap_predicate_op156_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_159 = (ap_predicate_op159_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_161 = (ap_predicate_op161_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_174 = (ap_predicate_op174_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_180 = (ap_predicate_op180_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_181 = (ap_predicate_op181_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_182 = (ap_predicate_op182_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_190 = (ap_predicate_op190_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_196 = (ap_predicate_op196_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_68 = (ap_predicate_op68_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_90 = (ap_predicate_op90_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_91 = (ap_predicate_op91_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_94 = (ap_predicate_op94_load_state5 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state5_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state6_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_agg_tmp141_0_reg_328 = 'bx;

assign ap_phi_reg_pp0_iter0_agg_tmp_0_reg_359 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_185_reg_306 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_186_reg_317 = 'bx;

always @ (*) begin
    ap_predicate_op106_load_state5 = ((icmp_ln874_fu_585_p2 == 1'd1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_load_state5 = ((icmp_ln874_fu_585_p2 == 1'd1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op111_load_state5 = ((icmp_ln874_fu_585_p2 == 1'd1) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln221_reg_895 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln874_reg_891 == 1'd1) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op155_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op159_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_store_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op161_store_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln189_reg_909 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op174_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op180_load_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_store_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op182_store_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln874_reg_891 == 1'd1) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op190_store_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln152_reg_947 == 1'd1) & (icmp_ln874_reg_891 == 1'd0) & (cmp_reg_824 == 1'd1));
end

always @ (*) begin
    ap_predicate_op196_store_state6 = ((icmp_ln114_reg_867 == 1'd0) & (icmp_ln874_reg_891 == 1'd1) & (cmp_reg_824 == 1'd1));
end

always @ (*) begin
    ap_predicate_op68_load_state5 = ((grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_load_state5 = ((icmp_ln874_fu_585_p2 == 1'd1) & (icmp_ln114_fu_542_p2 == 1'd0) & (cmp42_reg_828 == 1'd0) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_load_state5 = ((grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_load_state5 = ((grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd0) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_load_state5 = ((grp_fu_417_p2 == 1'd1) & (icmp_ln874_fu_585_p2 == 1'd0) & (icmp_ln114_fu_542_p2 == 1'd0) & (flagLoaded == 1'd1) & (cmp42_reg_828 == 1'd1) & (cmp_reg_824 == 1'd0));
end

assign buffer1_d0 = buf_r_q0;

assign buffer_r_d0 = buffer1_q1;

assign cmp42_fu_490_p1 = row;

assign cmp42_fu_490_p2 = (($signed(sub41_fu_484_p2) > $signed(cmp42_fu_490_p1)) ? 1'b1 : 1'b0);

assign cmp_fu_474_p0 = row;

assign cmp_fu_474_p2 = ((cmp_fu_474_p0 == 17'd0) ? 1'b1 : 1'b0);

assign conv7_i_i463_fu_520_p1 = scaleJ;

assign conv_i_i_i39919_fu_675_p2 = (xor_ln850_fu_670_p2 ^ tmp_3_fu_646_p3);

assign empty_183_fu_524_p1 = grp_fu_760_p2[16:0];

assign grp_fu_417_p2 = ((prevJceil_fu_112 == zext_ln549_fu_572_p1) ? 1'b1 : 1'b0);

assign grp_fu_425_p2 = (bufCount_fu_116 + 32'd1);

assign grp_fu_431_p2 = (prevJceil_fu_112 + 32'd1);

assign grp_fu_760_p1 = grp_fu_760_p10;

assign grp_fu_760_p10 = scaleI;

assign icmp_ln114_fu_542_p2 = ((empty_184_reg_284 == outCols) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_664_p2 = ((p_Result_1_fu_656_p3 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_585_p2 = ((empty_184_reg_284 == 16'd0) ? 1'b1 : 1'b0);

assign idxprom51_fu_622_p1 = bufCount_fu_116;

assign idxprom81_fu_601_p1 = bufCount_fu_116;

assign jSmallFloor_fu_562_p4 = {{phi_mul_reg_295[32:16]}};

assign outRows_cast_fu_480_p1 = outRows;

assign p_Result_1_fu_656_p3 = {{trunc_ln851_fu_653_p1}, {7'd0}};

assign p_Val2_1_fu_527_p3 = {{empty_183_fu_524_p1}, {7'd0}};

assign p_Val2_s_fu_639_p3 = {{trunc_ln728_reg_881}, {7'd0}};

assign prevJceil_3_fu_611_p2 = (prevJceil_fu_112 + 32'd1);

assign shl_ln728_1_fu_694_p3 = {{tmp_4_reg_886}, {23'd0}};

assign shl_ln_fu_681_p3 = {{conv_i_i_i39919_fu_675_p2}, {23'd0}};

assign strmFlowU_scaled17_din = {{grp_compute_result_16_10_45_22_48_16_s_fu_392_ap_return}, {1'd0}};

assign sub41_fu_484_p2 = ($signed(17'd131071) + $signed(outRows_cast_fu_480_p1));

assign sub_ln703_1_fu_701_p2 = (p_Val2_s_fu_639_p3 - shl_ln728_1_fu_694_p3);

assign sub_ln703_fu_689_p2 = (p_Val2_1_reg_857 - shl_ln_fu_681_p3);

assign tmp_3_fu_646_p3 = p_Val2_634_reg_851[32'd16];

assign trunc_ln728_fu_558_p1 = phi_mul_reg_295[16:0];

assign trunc_ln851_fu_653_p1 = p_Val2_634_reg_851[15:0];

assign xor_ln850_fu_670_p2 = (tmp_reg_862 & icmp_ln850_fu_664_p2);

assign zext_ln144_fu_634_p1 = bufCount_fu_116;

assign zext_ln154_fu_629_p1 = bufCount_fu_116;

assign zext_ln215_fu_596_p1 = bufCount_fu_116;

assign zext_ln223_fu_591_p1 = bufCount_fu_116;

assign zext_ln549_fu_572_p1 = jSmallFloor_fu_562_p4;

always @ (posedge ap_clk) begin
    conv7_i_i463_reg_846[32:17] <= 16'b0000000000000000;
    p_Val2_1_reg_857[6:0] <= 7'b0000000;
    zext_ln154_reg_951[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln144_reg_961[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //pyr_dense_optical_flow_accel_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s
