// Seed: 814111652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd82,
    parameter id_7 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_7 : ~  id_4] id_12;
  logic id_13, id_14;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_5,
      id_9,
      id_3,
      id_9,
      id_5
  );
endmodule
