Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id oHmOFrlv5mmBwAEAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2026 20:26:01 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id B8715432CF6
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2026 20:26:00 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 0343C10E182;
	Mon, 20 Apr 2026 18:25:59 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="A8J+JVIP";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-dy1-f179.google.com (mail-dy1-f179.google.com
 [74.125.82.179])
 by gabe.freedesktop.org (Postfix) with ESMTPS id E24C210E182
 for <amd-gfx@lists.freedesktop.org>; Mon, 20 Apr 2026 18:25:57 +0000 (UTC)
Received: by mail-dy1-f179.google.com with SMTP id
 5a478bee46e88-2b8095668ebso397246eec.2
 for <amd-gfx@lists.freedesktop.org>; Mon, 20 Apr 2026 11:25:57 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1776709557; cv=none;
 d=google.com; s=arc-20240605;
 b=dnCv7doPf7ynqG314/MxyuxbqWhO/2wHmCldACnZKA1+mHcAJMuq2kYGSLpQCv+vhX
 kpX66v1SlDndEkcfkGmAaHcGnVJaDXbGS68er0xZnSLtyzh93M/hdTuUC+pX+pDx8vWN
 sniANorgs/PpJ4RTeAx/6eg43Q93PHcOsCWDJXYUF8ZeNsQoSB6o1bnX1dtJxnopCzlX
 qlilCfUk7yBYTs4SWgG3KhPfcl5LE1orz9MHx6XLD77a0lYeEXX2O71123clrqrXFiiU
 bHFY7hzIaI26hG9F79vd/8fU0WC+1FIJM88MEIR1ExUiN8C3KSACzq+hwIqXf4ZGBkbW
 SPYA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=ll8ksnvPbMoZ0pcpFNyIxwP9oCQG0FleIEZaqqENELs=;
 fh=TVTn4hvmJdwHW81bimkRI84fDQf1gWMoxUy8IQY8rik=;
 b=eNR0znvodknE2587dcIAbY1zCC6pv9vGZ1kXv/H4C3Dps/ASlRLCf0dm6wMsg6/dOM
 R51fStyfyzHX+HIuCXBIbiOpTjM+P5rs0dzrw+rrb7jQGqxRTBMW0q/NJ/vsJ03Dz0gs
 yldBMjAvFonRVEeisS01E4Z4rk2sM5WkRKIU4r9Rh5EfNksa5+MiKSYtSHEMMAeTT+5P
 K/pjdQRv0AoYH+/gvteq9hCOjiXDFcR32US2EuUY92fQqAPsxVGSXvvvzbxHuyR2jrHe
 7LPrr/IcFljbXpMbrNB982+a3wWxuxuUZ/gRDgwRxL6caCA903oK+ZqqP/0EgdlEQg8Z
 dFtQ==; darn=lists.freedesktop.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1776709557; x=1777314357; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=ll8ksnvPbMoZ0pcpFNyIxwP9oCQG0FleIEZaqqENELs=;
 b=A8J+JVIPVheUNvMrhajR/auzAqEf27+kE3FLFBSJA6W4C7kC9mSt38vDJItA1ChS5L
 hE1DvA6d0yrqH7GDq8Ct3iQcfjyCkPu4ak/TrrNvYfqEcprMJ/DO+LJx2VNvsu5E0HJY
 RtFM8DIJbOGGhI6NoUcF9oK0EtXiznyPL1vAkg800V6VV+WBEQwOhrlRdgv8HSGwJdNz
 hVueoTqGbnibARBsIr2LYbmw6rMrSAxNaxQ0ghMWM3UMgI+eWUzSS6NyY67We6ZPlDvM
 8iy4vhlDpClmcSsFaFiQYGhmPUBFmsFh4zmTSCj6zF58llhgo63Q47RQidWV/G5hzm1W
 XXGA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1776709557; x=1777314357;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=ll8ksnvPbMoZ0pcpFNyIxwP9oCQG0FleIEZaqqENELs=;
 b=g85lMdr6auM+bCW4LD594SL2aLi3HEDiYnS156yAnQmE7IJ+Yx+cK2ed6U/0PbDNVF
 14FDz9IWgG0Q+HtvSUZwU+XiFWal/D70LZO62t7wJH0ZnTUGDEZ+iGigfhxYzKyAhuFP
 1VY5pdYLboq6QTvMHQ3R9/sQxxDQ8obGauN5tM5fbyfasxqJFrB0ofuqUZ2wEEnjT8aQ
 M3LH9XIz+QMcZdj6pfPJ2AVn4bXADAZVrlmDfid8TeAQdnKU5sFSmtwp8lOUhf7maNne
 1BKyJ06eHuVeHWeA+XsCQWOEPqZENx9o4sX5921/WApZDruV5CT6bSd7RnlKga2MlfhB
 +zcQ==
X-Forwarded-Encrypted: i=1;
 AFNElJ8VCuUBUFnK+glrGlCMtEroLVw1sKP8L9I5de1mTZYIyHUg54gOCu/oKrlr6dbzclrfa+F8q7nh@lists.freedesktop.org
X-Gm-Message-State: AOJu0YyNeeWTeCzIOXxZXq6CDSjrwfNYE4afrGCHNDVabcCsXpQJEAZt
 Xy/fdWh7EVX5VUZ/VRUTq/Jw1zTZv26VO+izK8g5X4mGYG1SevpgKBll3WyZ3/YOIx3yoL/3NTv
 NW+UNwawpwkopQVSs9ULxtfMT0RW2JH4=
X-Gm-Gg: AeBDievOEikBACD8rLOzh820xLtKWHhLvtk3V4YFhdHIylQvePzyzq+ODkDDRRMxM4d
 zhT0gTdI/AGMd5ORdx13adk/KFUi4fM4v2+YnYjhQn7TDaQ4x7fkxcfIAUKmAt1YvdqgilI+nxn
 ddkC9HHHC3Lidxb7Ea5nnSvymeTeWNbnkN9VBxPVyfby0medC0JrwZ6JmkUt3NZojLeoUtWmtdU
 Xiz//bMEVof9oC9K7Cc+j+7UjCaBmfxWT6ZsPqrN0vdyfV0jTufAgZP0tYP2gZbB5mEE8+ZUQ3a
 2aY0y81hwwvVac5D4y88OGpoLIkn3MbIOWEKillX11PcCkfQW9hdoZn7nHWGLgTwPESCys8c60G
 7yySV
X-Received: by 2002:a05:7022:2522:b0:127:def:dd72 with SMTP id
 a92af1059eb24-12c73f659d5mr3172128c88.2.1776709557036; Mon, 20 Apr 2026
 11:25:57 -0700 (PDT)
MIME-Version: 1.0
References: <20260420032858.10286-1-giovannauchoa@usp.br>
 <CADnq5_P2+OqDtmhwOAuM9QsOFi8D45QA+=XOCqJ1vbMbjVQJCg@mail.gmail.com>
 <7eb86bbd-d875-474c-a052-176f6d00ad79@amd.com>
In-Reply-To: <7eb86bbd-d875-474c-a052-176f6d00ad79@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Mon, 20 Apr 2026 14:25:45 -0400
X-Gm-Features: AQROBzCBkFSu8-7ovz--1PKvlN9duqiAxtV0sxbUeXzkFd6sZ-ac1Hlzwtyd2y8
Message-ID: <CADnq5_MTSC4ehVTOaeJ2ui3LwD8=em1+Kgu7yCh68aLgXa1dKQ@mail.gmail.com>
Subject: Re: [PATCH] drm/amd/amdgpu: consolidate SDMA trap IRQ handler
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>
Cc: Giovanna Uchoa <giovannauchoa@usp.br>, alexander.deucher@amd.com,
 airlied@gmail.com, simona@ffwll.ch, amd-gfx@lists.freedesktop.org, 
 dri-devel@lists.freedesktop.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[google.com:s=arc-20240605:i=1];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	MAILLIST(-0.20)[mailman];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:christian.koenig@amd.com,m:giovannauchoa@usp.br,m:alexander.deucher@amd.com,m:airlied@gmail.com,m:simona@ffwll.ch,m:dri-devel@lists.freedesktop.org,s:lists@lfdr.de];
	RCVD_COUNT_THREE(0.00)[3];
	FORGED_SENDER(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FREEMAIL_CC(0.00)[usp.br,amd.com,gmail.com,ffwll.ch,lists.freedesktop.org];
	MIME_TRACE(0.00)[0:+];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	NEURAL_HAM(-0.00)[-1.000];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	DKIM_TRACE(0.00)[gmail.com:+];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	FREEMAIL_FROM(0.00)[gmail.com];
	RCPT_COUNT_SEVEN(0.00)[7];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	TAGGED_RCPT(0.00)[amd-gfx];
	DBL_BLOCKED_OPENRESOLVER(0.00)[amd.com:email,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns,usp.br:email,mail.gmail.com:mid]
X-Rspamd-Queue-Id: B8715432CF6
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Mon, Apr 20, 2026 at 2:23=E2=80=AFPM Christian K=C3=B6nig
<christian.koenig@amd.com> wrote:
>
> Wait a second Alex, this patch actually doesn't make sense at all.
>
> The code is only common for a subset of SDMA engines and so shouldn't be =
moved into a common handler.

It still reduces duplication across the chips where it is shared.  I
can kind of go either way on this.

Alex

>
> Regards,
> Christian.
>
> On 4/20/26 20:18, Alex Deucher wrote:
> > Applied.  Thanks!
> >
> > Alex
> >
> > On Mon, Apr 20, 2026 at 9:09=E2=80=AFAM Giovanna Uchoa <giovannauchoa@u=
sp.br> wrote:
> >>
> >> Move the amdgpu_sdma_process_trap_irq handler from version-specific
> >> implementations (cik_sdma, sdma_v2_4, sdma_v3_0) to the common SDMA
> >> module (amdgpu_sdma). This eliminates code duplication and centralizes
> >> the trap interrupt handling logic, which is identical across all SDMA
> >> versions.
> >>
> >> Update the trap_irq_funcs in each version-specific module to reference
> >> the common handler implementation.
> >>
> >> Signed-off-by: Giovanna Uchoa <giovannauchoa@usp.br>
> >> ---
> >>  drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c | 41 ++++++++++++++++++++++
> >>  drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h |  3 ++
> >>  drivers/gpu/drm/amd/amdgpu/cik_sdma.c    | 43 +----------------------=
-
> >>  drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c   | 42 +----------------------
> >>  drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c   | 42 +----------------------
> >>  5 files changed, 47 insertions(+), 124 deletions(-)
> >>
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c b/drivers/gpu/dr=
m/amd/amdgpu/amdgpu_sdma.c
> >> index 321310ba2..4f15334ce 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c
> >> @@ -147,6 +147,47 @@ int amdgpu_sdma_process_ecc_irq(struct amdgpu_dev=
ice *adev,
> >>         return 0;
> >>  }
> >>
> >> +int amdgpu_sdma_process_trap_irq(struct amdgpu_device *adev,
> >> +                                    struct amdgpu_irq_src *source,
> >> +                                    struct amdgpu_iv_entry *entry)
> >> +{
> >> +       u8 instance_id, queue_id;
> >> +
> >> +       instance_id =3D (entry->ring_id & 0x3) >> 0;
> >> +       queue_id =3D (entry->ring_id & 0xc) >> 2;
> >> +       DRM_DEBUG("IH: SDMA trap\n");
> >> +       switch (instance_id) {
> >> +       case 0:
> >> +               switch (queue_id) {
> >> +               case 0:
> >> +                       amdgpu_fence_process(&adev->sdma.instance[0].r=
ing);
> >> +                       break;
> >> +               case 1:
> >> +                       /* XXX compute */
> >> +                       break;
> >> +               case 2:
> >> +                       /* XXX compute */
> >> +                       break;
> >> +               }
> >> +               break;
> >> +       case 1:
> >> +               switch (queue_id) {
> >> +               case 0:
> >> +                       amdgpu_fence_process(&adev->sdma.instance[1].r=
ing);
> >> +                       break;
> >> +               case 1:
> >> +                       /* XXX compute */
> >> +                       break;
> >> +               case 2:
> >> +                       /* XXX compute */
> >> +                       break;
> >> +               }
> >> +               break;
> >> +       }
> >> +
> >> +       return 0;
> >> +}
> >> +
> >>  static int amdgpu_sdma_init_inst_ctx(struct amdgpu_sdma_instance *sdm=
a_inst)
> >>  {
> >>         uint16_t version_major;
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h b/drivers/gpu/dr=
m/amd/amdgpu/amdgpu_sdma.h
> >> index 2bf365609..ca4fd94ac 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h
> >> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h
> >> @@ -203,6 +203,9 @@ int amdgpu_sdma_process_ras_data_cb(struct amdgpu_=
device *adev,
> >>  int amdgpu_sdma_process_ecc_irq(struct amdgpu_device *adev,
> >>                                       struct amdgpu_irq_src *source,
> >>                                       struct amdgpu_iv_entry *entry);
> >> +int amdgpu_sdma_process_trap_irq(struct amdgpu_device *adev,
> >> +                                    struct amdgpu_irq_src *source,
> >> +                                    struct amdgpu_iv_entry *entry);
> >>  int amdgpu_sdma_init_microcode(struct amdgpu_device *adev, u32 instan=
ce,
> >>                                bool duplicate);
> >>  void amdgpu_sdma_destroy_inst_ctx(struct amdgpu_device *adev,
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c b/drivers/gpu/drm/a=
md/amdgpu/cik_sdma.c
> >> index 120da838a..1bf1af633 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >> @@ -1141,47 +1141,6 @@ static int cik_sdma_set_trap_irq_state(struct a=
mdgpu_device *adev,
> >>         return 0;
> >>  }
> >>
> >> -static int cik_sdma_process_trap_irq(struct amdgpu_device *adev,
> >> -                                    struct amdgpu_irq_src *source,
> >> -                                    struct amdgpu_iv_entry *entry)
> >> -{
> >> -       u8 instance_id, queue_id;
> >> -
> >> -       instance_id =3D (entry->ring_id & 0x3) >> 0;
> >> -       queue_id =3D (entry->ring_id & 0xc) >> 2;
> >> -       DRM_DEBUG("IH: SDMA trap\n");
> >> -       switch (instance_id) {
> >> -       case 0:
> >> -               switch (queue_id) {
> >> -               case 0:
> >> -                       amdgpu_fence_process(&adev->sdma.instance[0].r=
ing);
> >> -                       break;
> >> -               case 1:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               case 2:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               }
> >> -               break;
> >> -       case 1:
> >> -               switch (queue_id) {
> >> -               case 0:
> >> -                       amdgpu_fence_process(&adev->sdma.instance[1].r=
ing);
> >> -                       break;
> >> -               case 1:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               case 2:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               }
> >> -               break;
> >> -       }
> >> -
> >> -       return 0;
> >> -}
> >> -
> >>  static int cik_sdma_process_illegal_inst_irq(struct amdgpu_device *ad=
ev,
> >>                                              struct amdgpu_irq_src *so=
urce,
> >>                                              struct amdgpu_iv_entry *e=
ntry)
> >> @@ -1270,7 +1229,7 @@ static void cik_sdma_set_ring_funcs(struct amdgp=
u_device *adev)
> >>
> >>  static const struct amdgpu_irq_src_funcs cik_sdma_trap_irq_funcs =3D =
{
> >>         .set =3D cik_sdma_set_trap_irq_state,
> >> -       .process =3D cik_sdma_process_trap_irq,
> >> +       .process =3D amdgpu_sdma_process_trap_irq,
> >>  };
> >>
> >>  static const struct amdgpu_irq_src_funcs cik_sdma_illegal_inst_irq_fu=
ncs =3D {
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c b/drivers/gpu/drm/=
amd/amdgpu/sdma_v2_4.c
> >> index 93ec52c1f..545077897 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >> @@ -1035,46 +1035,6 @@ static int sdma_v2_4_set_trap_irq_state(struct =
amdgpu_device *adev,
> >>         return 0;
> >>  }
> >>
> >> -static int sdma_v2_4_process_trap_irq(struct amdgpu_device *adev,
> >> -                                     struct amdgpu_irq_src *source,
> >> -                                     struct amdgpu_iv_entry *entry)
> >> -{
> >> -       u8 instance_id, queue_id;
> >> -
> >> -       instance_id =3D (entry->ring_id & 0x3) >> 0;
> >> -       queue_id =3D (entry->ring_id & 0xc) >> 2;
> >> -       DRM_DEBUG("IH: SDMA trap\n");
> >> -       switch (instance_id) {
> >> -       case 0:
> >> -               switch (queue_id) {
> >> -               case 0:
> >> -                       amdgpu_fence_process(&adev->sdma.instance[0].r=
ing);
> >> -                       break;
> >> -               case 1:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               case 2:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               }
> >> -               break;
> >> -       case 1:
> >> -               switch (queue_id) {
> >> -               case 0:
> >> -                       amdgpu_fence_process(&adev->sdma.instance[1].r=
ing);
> >> -                       break;
> >> -               case 1:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               case 2:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               }
> >> -               break;
> >> -       }
> >> -       return 0;
> >> -}
> >> -
> >>  static int sdma_v2_4_process_illegal_inst_irq(struct amdgpu_device *a=
dev,
> >>                                               struct amdgpu_irq_src *s=
ource,
> >>                                               struct amdgpu_iv_entry *=
entry)
> >> @@ -1159,7 +1119,7 @@ static void sdma_v2_4_set_ring_funcs(struct amdg=
pu_device *adev)
> >>
> >>  static const struct amdgpu_irq_src_funcs sdma_v2_4_trap_irq_funcs =3D=
 {
> >>         .set =3D sdma_v2_4_set_trap_irq_state,
> >> -       .process =3D sdma_v2_4_process_trap_irq,
> >> +       .process =3D amdgpu_sdma_process_trap_irq,
> >>  };
> >>
> >>  static const struct amdgpu_irq_src_funcs sdma_v2_4_illegal_inst_irq_f=
uncs =3D {
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c b/drivers/gpu/drm/=
amd/amdgpu/sdma_v3_0.c
> >> index 3fde9be74..b3eab4e11 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >> @@ -1373,46 +1373,6 @@ static int sdma_v3_0_set_trap_irq_state(struct =
amdgpu_device *adev,
> >>         return 0;
> >>  }
> >>
> >> -static int sdma_v3_0_process_trap_irq(struct amdgpu_device *adev,
> >> -                                     struct amdgpu_irq_src *source,
> >> -                                     struct amdgpu_iv_entry *entry)
> >> -{
> >> -       u8 instance_id, queue_id;
> >> -
> >> -       instance_id =3D (entry->ring_id & 0x3) >> 0;
> >> -       queue_id =3D (entry->ring_id & 0xc) >> 2;
> >> -       DRM_DEBUG("IH: SDMA trap\n");
> >> -       switch (instance_id) {
> >> -       case 0:
> >> -               switch (queue_id) {
> >> -               case 0:
> >> -                       amdgpu_fence_process(&adev->sdma.instance[0].r=
ing);
> >> -                       break;
> >> -               case 1:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               case 2:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               }
> >> -               break;
> >> -       case 1:
> >> -               switch (queue_id) {
> >> -               case 0:
> >> -                       amdgpu_fence_process(&adev->sdma.instance[1].r=
ing);
> >> -                       break;
> >> -               case 1:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               case 2:
> >> -                       /* XXX compute */
> >> -                       break;
> >> -               }
> >> -               break;
> >> -       }
> >> -       return 0;
> >> -}
> >> -
> >>  static int sdma_v3_0_process_illegal_inst_irq(struct amdgpu_device *a=
dev,
> >>                                               struct amdgpu_irq_src *s=
ource,
> >>                                               struct amdgpu_iv_entry *=
entry)
> >> @@ -1601,7 +1561,7 @@ static void sdma_v3_0_set_ring_funcs(struct amdg=
pu_device *adev)
> >>
> >>  static const struct amdgpu_irq_src_funcs sdma_v3_0_trap_irq_funcs =3D=
 {
> >>         .set =3D sdma_v3_0_set_trap_irq_state,
> >> -       .process =3D sdma_v3_0_process_trap_irq,
> >> +       .process =3D amdgpu_sdma_process_trap_irq,
> >>  };
> >>
> >>  static const struct amdgpu_irq_src_funcs sdma_v3_0_illegal_inst_irq_f=
uncs =3D {
> >> --
> >> 2.53.0
> >>
>
