{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484236273275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6809/cpu09l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6809/cpu09l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../Components/M6809/cpu09l.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6809/cpu09l.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273793 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../Components/M6809/cpu09l.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6809/cpu09l.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273844 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6800/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6800/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6800/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273870 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6800/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273895 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273906 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273936 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273941 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273956 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273966 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273970 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../Components/M6502/T65_Pack.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273988 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236273988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236273988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274007 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/m6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274012 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/SDCARD/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274021 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/SDCARD/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/6502/m6502_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/6502/m6502_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6502_basic_rom-SYN " "Found design unit 1: m6502_basic_rom-SYN" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/6502/M6502_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274024 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6502_BASIC_ROM " "Found entity 1: M6502_BASIC_ROM" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/6502/M6502_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/z80/z80_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/z80/z80_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_basic_rom-SYN " "Found design unit 1: z80_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/Z80/Z80_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274029 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_BASIC_ROM " "Found entity 1: Z80_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/Z80/Z80_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274033 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274036 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274040 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274044 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274048 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274051 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274055 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/z80/z80_cpm_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multi-computer/multicomputer (vhdl template)/roms/z80/z80_cpm_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484236274058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484236274058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484236274137 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sramAddress Microcomputer.vhd(27) " "VHDL Signal Declaration warning at Microcomputer.vhd(27): used implicit default value for signal \"sramAddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274141 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sRamWE Microcomputer.vhd(28) " "VHDL Signal Declaration warning at Microcomputer.vhd(28): used implicit default value for signal \"n_sRamWE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274142 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sRamCS Microcomputer.vhd(29) " "VHDL Signal Declaration warning at Microcomputer.vhd(29): used implicit default value for signal \"n_sRamCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274142 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sRamOE Microcomputer.vhd(30) " "VHDL Signal Declaration warning at Microcomputer.vhd(30): used implicit default value for signal \"n_sRamOE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274143 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd1 Microcomputer.vhd(33) " "VHDL Signal Declaration warning at Microcomputer.vhd(33): used implicit default value for signal \"txd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274144 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts1 Microcomputer.vhd(34) " "VHDL Signal Declaration warning at Microcomputer.vhd(34): used implicit default value for signal \"rts1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274144 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd2 Microcomputer.vhd(37) " "VHDL Signal Declaration warning at Microcomputer.vhd(37): used implicit default value for signal \"txd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274145 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 Microcomputer.vhd(38) " "VHDL Signal Declaration warning at Microcomputer.vhd(38): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274157 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoSync Microcomputer.vhd(40) " "VHDL Signal Declaration warning at Microcomputer.vhd(40): used implicit default value for signal \"videoSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274157 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video Microcomputer.vhd(41) " "VHDL Signal Declaration warning at Microcomputer.vhd(41): used implicit default value for signal \"video\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274157 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR0 Microcomputer.vhd(43) " "VHDL Signal Declaration warning at Microcomputer.vhd(43): used implicit default value for signal \"videoR0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274157 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG0 Microcomputer.vhd(44) " "VHDL Signal Declaration warning at Microcomputer.vhd(44): used implicit default value for signal \"videoG0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274158 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB0 Microcomputer.vhd(45) " "VHDL Signal Declaration warning at Microcomputer.vhd(45): used implicit default value for signal \"videoB0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274158 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR1 Microcomputer.vhd(46) " "VHDL Signal Declaration warning at Microcomputer.vhd(46): used implicit default value for signal \"videoR1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274158 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG1 Microcomputer.vhd(47) " "VHDL Signal Declaration warning at Microcomputer.vhd(47): used implicit default value for signal \"videoG1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274158 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB1 Microcomputer.vhd(48) " "VHDL Signal Declaration warning at Microcomputer.vhd(48): used implicit default value for signal \"videoB1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274158 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hSync Microcomputer.vhd(49) " "VHDL Signal Declaration warning at Microcomputer.vhd(49): used implicit default value for signal \"hSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274159 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vSync Microcomputer.vhd(50) " "VHDL Signal Declaration warning at Microcomputer.vhd(50): used implicit default value for signal \"vSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274159 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdCS Microcomputer.vhd(55) " "VHDL Signal Declaration warning at Microcomputer.vhd(55): used implicit default value for signal \"sdCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274159 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdMOSI Microcomputer.vhd(56) " "VHDL Signal Declaration warning at Microcomputer.vhd(56): used implicit default value for signal \"sdMOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274160 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdSCLK Microcomputer.vhd(58) " "VHDL Signal Declaration warning at Microcomputer.vhd(58): used implicit default value for signal \"sdSCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484236274160 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "driveLED Microcomputer.vhd(59) " "VHDL Signal Declaration warning at Microcomputer.vhd(59): used explicit default value for signal \"driveLED\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/Multi-Computer/MultiComputer (VHDL Template)/Microcomputer/Microcomputer.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484236274161 "|Microcomputer"}
