{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1412832946792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1412832946795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 22:35:45 2014 " "Processing started: Wed Oct 08 22:35:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1412832946795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1412832946795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoder_dir_speed -c encoder_dir_speed " "Command: quartus_map --read_settings_files=on --write_settings_files=off encoder_dir_speed -c encoder_dir_speed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1412832946796 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1412832948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_dir_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_dir_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_dir_speed-encoder_behav " "Found design unit 1: encoder_dir_speed-encoder_behav" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1412832950939 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_dir_speed " "Found entity 1: encoder_dir_speed" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1412832950939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1412832950939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_dir_speed " "Elaborating entity \"encoder_dir_speed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1412832951095 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwrd_buffer encoder_dir_speed.vhd(87) " "VHDL Process Statement warning at encoder_dir_speed.vhd(87): inferring latch(es) for signal or variable \"fwrd_buffer\", which holds its previous value in one or more paths through the process" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1412832951108 "|encoder_dir_speed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bwrd_buffer encoder_dir_speed.vhd(87) " "VHDL Process Statement warning at encoder_dir_speed.vhd(87): inferring latch(es) for signal or variable \"bwrd_buffer\", which holds its previous value in one or more paths through the process" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1412832951109 "|encoder_dir_speed"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "fwrd_buffer\[3..1\] encoder_dir_speed.vhd(26) " "Using initial value X (don't care) for net \"fwrd_buffer\[3..1\]\" at encoder_dir_speed.vhd(26)" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1412832951112 "|encoder_dir_speed"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "bwrd_buffer\[3..1\] encoder_dir_speed.vhd(27) " "Using initial value X (don't care) for net \"bwrd_buffer\[3..1\]\" at encoder_dir_speed.vhd(27)" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1412832951113 "|encoder_dir_speed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bwrd_buffer\[0\] encoder_dir_speed.vhd(87) " "Inferred latch for \"bwrd_buffer\[0\]\" at encoder_dir_speed.vhd(87)" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1412832951116 "|encoder_dir_speed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwrd_buffer\[0\] encoder_dir_speed.vhd(87) " "Inferred latch for \"fwrd_buffer\[0\]\" at encoder_dir_speed.vhd(87)" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1412832951117 "|encoder_dir_speed"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1_fwrd GND " "Pin \"out1_fwrd\" is stuck at GND" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1412832954237 "|encoder_dir_speed|out1_fwrd"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1_bwrd GND " "Pin \"out1_bwrd\" is stuck at GND" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1412832954237 "|encoder_dir_speed|out1_bwrd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1412832954237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1412832954259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1412832954683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1412832954683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1412832954772 "|encoder_dir_speed|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1 " "No output dependent on input pin \"A1\"" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1412832954772 "|encoder_dir_speed|A1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1 " "No output dependent on input pin \"B1\"" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1412832954772 "|encoder_dir_speed|B1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Xor1 " "No output dependent on input pin \"Xor1\"" {  } { { "encoder_dir_speed.vhd" "" { Text "C:/Users/Clark/Documents/GitHub/buddy/fpga/encoder/encoder_dir_speed.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1412832954772 "|encoder_dir_speed|Xor1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1412832954772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1412832954776 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1412832954776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1412832954776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1412832954840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 22:35:54 2014 " "Processing ended: Wed Oct 08 22:35:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1412832954840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1412832954840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1412832954840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1412832954840 ""}
