{"vcs1":{"timestamp_begin":1739964511.814965166, "rt":3.89, "ut":3.66, "st":0.17}}
{"vcselab":{"timestamp_begin":1739964515.782443152, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739964516.099114205, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739964511.526701773}
{"VCS_COMP_START_TIME": 1739964511.526701773}
{"VCS_COMP_END_TIME": 1739964516.400970650}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287980}}
{"vcselab": {"peak_mem": 150356}}
