library ieee;
use ieee.std_logic_1164.all;

entity Chen_Kevin_3T8Decoder is
  port (Chen_Kevin_a, Chen_Kevin_b, Chen_Kevin_c : in std_logic;
        Chen_Kevin_O1, Chen_Kevin_O2, Chen_Kevin_O3, Chen_Kevin_O4, Chen_Kevin_O5, Chen_Kevin_O6, Chen_Kevin_O7, Chen_Kevin_O8 : out std_logic
    );
end Chen_Kevin_3T8Decoder;

architecture Chen_Kevin_Arch of Chen_Kevin_3T8Decoder is
begin
  Chen_Kevin_O1 <= (not a and not b and not c);
  Chen_Kevin_O2 <= (not a and not b and c);
  Chen_Kevin_O3 <= (not a and b and not c);
  Chen_Kevin_O4 <= (not a and b and c);
  Chen_Kevin_O5 <= (a and not b and not c);
  Chen_Kevin_O6 <= (a and not b and c);
  Chen_Kevin_O7 <= (a and nb and not c);
  Chen_Kevin_O8 <= (a and b and c);
end Chen_Kevin_Arch;