<stg><name>reconstructSines</name>


<trans_list>

<trans id="925" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="4" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="11" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="18" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="22" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="29" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="43" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="53" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="60" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:0 %mean_amplitudes_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="60" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:1 %mean_phases_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mean_phases_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="48" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:2 %first_phases_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="first_phases_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:3 %psd_amplitudes_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="21" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:4 %psd_max_val_times = alloca i64 1

]]></Node>
<StgValue><ssdm name="psd_max_val_times"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:5 %br_ln286 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116:0 %i = phi i4 0, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit, i4 %add_ln286, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116:1 %add_ln286 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116:3 %icmp_ln286 = icmp_eq  i4 %i, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116:5 %br_ln286 = br i1 %icmp_ln286, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split, void

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split:0 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split:1 %specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln286"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split:2 %mean_amplitudes_V_addr = getelementptr i60 %mean_amplitudes_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split:3 %store_ln288 = store i60 0, i4 %mean_amplitudes_V_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split:4 %mean_phases_V_addr = getelementptr i60 %mean_phases_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="mean_phases_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split:5 %store_ln289 = store i60 0, i4 %mean_phases_V_addr

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116.split:6 %br_ln0 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit116

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %psd_amplitudes_V_addr_1 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %psd_amplitudes_V_addr_2 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %psd_amplitudes_V_addr_3 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %psd_amplitudes_V_addr_4 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %psd_amplitudes_V_addr_5 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %psd_amplitudes_V_addr_6 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %psd_amplitudes_V_addr_7 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %psd_amplitudes_V_addr_8 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %psd_amplitudes_V_addr_9 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_9"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %psd_amplitudes_V_addr_10 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_10"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %psd_amplitudes_V_addr_11 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %psd_amplitudes_V_addr_12 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_12"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %psd_max_val_times_addr_1 = getelementptr i21 %psd_max_val_times, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %psd_max_val_times_addr_2 = getelementptr i21 %psd_max_val_times, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %psd_max_val_times_addr_3 = getelementptr i21 %psd_max_val_times, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %psd_max_val_times_addr_4 = getelementptr i21 %psd_max_val_times, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %psd_max_val_times_addr_5 = getelementptr i21 %psd_max_val_times, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %psd_max_val_times_addr_6 = getelementptr i21 %psd_max_val_times, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %psd_max_val_times_addr_7 = getelementptr i21 %psd_max_val_times, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %psd_max_val_times_addr_8 = getelementptr i21 %psd_max_val_times, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_8"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %psd_max_val_times_addr_9 = getelementptr i21 %psd_max_val_times, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_9"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %psd_max_val_times_addr_10 = getelementptr i21 %psd_max_val_times, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_10"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %psd_max_val_times_addr_11 = getelementptr i21 %psd_max_val_times, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_11"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %psd_max_val_times_addr_12 = getelementptr i21 %psd_max_val_times, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_12"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5">
<![CDATA[
:24 %sine_data_sliding_window_front_ptr_load = load i5 %sine_data_sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="5">
<![CDATA[
:25 %sext_ln26 = sext i5 %sine_data_sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5">
<![CDATA[
:26 %buffer_idx_4 = load i5 %sine_data_sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="buffer_idx_4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="5">
<![CDATA[
:27 %trunc_ln22 = trunc i5 %buffer_idx_4

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:28 %br_ln293 = br void

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i4 0, void, i4 %i_6, void

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %i_6 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="4">
<![CDATA[
:2 %zext_ln293 = zext i4 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln293"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln293 = icmp_eq  i4 %i_4, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln293 = br i1 %icmp_ln293, void %.split163_ifconv, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.preheader

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split163_ifconv:1 %buffer_idx = sub i6 %sext_ln26, i6 %zext_ln293

]]></Node>
<StgValue><ssdm name="buffer_idx"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="6">
<![CDATA[
.split163_ifconv:2 %trunc_ln22_2 = trunc i6 %buffer_idx

]]></Node>
<StgValue><ssdm name="trunc_ln22_2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split163_ifconv:3 %icmp_ln24 = icmp_slt  i6 %buffer_idx, i6 54

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split163_ifconv:4 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %buffer_idx, i32 5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split163_ifconv:5 %add_ln30 = add i4 %trunc_ln22_2, i4 10

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split163_ifconv:6 %buffer_idx_5 = select i1 %tmp_5, i4 %add_ln30, i4 %trunc_ln22_2

]]></Node>
<StgValue><ssdm name="buffer_idx_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split163_ifconv:7 %buffer_idx_6 = select i1 %icmp_ln24, i4 %trunc_ln22, i4 %buffer_idx_5

]]></Node>
<StgValue><ssdm name="buffer_idx_6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4">
<![CDATA[
.split163_ifconv:8 %zext_ln34 = zext i4 %buffer_idx_6

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:29 %sine_data_sliding_window_buffer_max_val_times_1_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_1_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:30 %sine_data_sliding_window_buffer_max_val_times_1_load = load i4 %sine_data_sliding_window_buffer_max_val_times_1_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_1_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:31 %sine_data_sliding_window_buffer_max_val_times_0_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_0_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:32 %sine_data_sliding_window_buffer_max_val_times_0_load = load i4 %sine_data_sliding_window_buffer_max_val_times_0_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_0_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:53 %sine_data_sliding_window_buffer_amplitudes_V_1_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_1_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:54 %sine_data_sliding_window_buffer_amplitudes_V_1_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_1_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_1_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:55 %sine_data_sliding_window_buffer_amplitudes_V_0_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:56 %sine_data_sliding_window_buffer_amplitudes_V_0_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_0_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_0_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split163_ifconv:81 %cmp33 = icmp_eq  i4 %i_4, i4 0

]]></Node>
<StgValue><ssdm name="cmp33"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.preheader:0 %br_ln0 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:25 %sine_data_sliding_window_buffer_max_val_times_3_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_3_addr"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:26 %sine_data_sliding_window_buffer_max_val_times_3_load = load i4 %sine_data_sliding_window_buffer_max_val_times_3_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_3_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:27 %sine_data_sliding_window_buffer_max_val_times_2_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_2_addr"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:28 %sine_data_sliding_window_buffer_max_val_times_2_load = load i4 %sine_data_sliding_window_buffer_max_val_times_2_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_2_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:30 %sine_data_sliding_window_buffer_max_val_times_1_load = load i4 %sine_data_sliding_window_buffer_max_val_times_1_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_1_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:32 %sine_data_sliding_window_buffer_max_val_times_0_load = load i4 %sine_data_sliding_window_buffer_max_val_times_0_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_0_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:49 %sine_data_sliding_window_buffer_amplitudes_V_3_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:50 %sine_data_sliding_window_buffer_amplitudes_V_3_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_3_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_3_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:51 %sine_data_sliding_window_buffer_amplitudes_V_2_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_2_addr"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:52 %sine_data_sliding_window_buffer_amplitudes_V_2_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_2_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_2_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:54 %sine_data_sliding_window_buffer_amplitudes_V_1_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_1_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_1_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:56 %sine_data_sliding_window_buffer_amplitudes_V_0_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_0_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_0_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:57 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_0_load, i4 %psd_amplitudes_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:58 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_1_load, i4 %psd_amplitudes_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:69 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_0_load, i4 %psd_max_val_times_addr_1

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:70 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_1_load, i4 %psd_max_val_times_addr_2

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:21 %sine_data_sliding_window_buffer_max_val_times_5_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_5_addr"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:22 %sine_data_sliding_window_buffer_max_val_times_5_load = load i4 %sine_data_sliding_window_buffer_max_val_times_5_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_5_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:23 %sine_data_sliding_window_buffer_max_val_times_4_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_4_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:24 %sine_data_sliding_window_buffer_max_val_times_4_load = load i4 %sine_data_sliding_window_buffer_max_val_times_4_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_4_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:26 %sine_data_sliding_window_buffer_max_val_times_3_load = load i4 %sine_data_sliding_window_buffer_max_val_times_3_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_3_load"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:28 %sine_data_sliding_window_buffer_max_val_times_2_load = load i4 %sine_data_sliding_window_buffer_max_val_times_2_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_2_load"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:45 %sine_data_sliding_window_buffer_amplitudes_V_5_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_5_addr"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:46 %sine_data_sliding_window_buffer_amplitudes_V_5_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_5_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_5_load"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:47 %sine_data_sliding_window_buffer_amplitudes_V_4_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_4_addr"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:48 %sine_data_sliding_window_buffer_amplitudes_V_4_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_4_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_4_load"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:50 %sine_data_sliding_window_buffer_amplitudes_V_3_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_3_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_3_load"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:52 %sine_data_sliding_window_buffer_amplitudes_V_2_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_2_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_2_load"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:59 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_2_load, i4 %psd_amplitudes_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:60 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_3_load, i4 %psd_amplitudes_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:71 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_2_load, i4 %psd_max_val_times_addr_3

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:72 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_3_load, i4 %psd_max_val_times_addr_4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:17 %sine_data_sliding_window_buffer_max_val_times_7_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_7_addr"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:18 %sine_data_sliding_window_buffer_max_val_times_7_load = load i4 %sine_data_sliding_window_buffer_max_val_times_7_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_7_load"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:19 %sine_data_sliding_window_buffer_max_val_times_6_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_6_addr"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:20 %sine_data_sliding_window_buffer_max_val_times_6_load = load i4 %sine_data_sliding_window_buffer_max_val_times_6_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_6_load"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:22 %sine_data_sliding_window_buffer_max_val_times_5_load = load i4 %sine_data_sliding_window_buffer_max_val_times_5_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_5_load"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:24 %sine_data_sliding_window_buffer_max_val_times_4_load = load i4 %sine_data_sliding_window_buffer_max_val_times_4_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_4_load"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:41 %sine_data_sliding_window_buffer_amplitudes_V_7_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_7_addr"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:42 %sine_data_sliding_window_buffer_amplitudes_V_7_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_7_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_7_load"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:43 %sine_data_sliding_window_buffer_amplitudes_V_6_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_6_addr"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:44 %sine_data_sliding_window_buffer_amplitudes_V_6_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_6_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_6_load"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:46 %sine_data_sliding_window_buffer_amplitudes_V_5_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_5_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_5_load"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:48 %sine_data_sliding_window_buffer_amplitudes_V_4_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_4_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_4_load"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:61 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_4_load, i4 %psd_amplitudes_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:62 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_5_load, i4 %psd_amplitudes_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:73 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_4_load, i4 %psd_max_val_times_addr_5

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:74 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_5_load, i4 %psd_max_val_times_addr_6

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:13 %sine_data_sliding_window_buffer_max_val_times_9_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_9_addr"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:14 %sine_data_sliding_window_buffer_max_val_times_9_load = load i4 %sine_data_sliding_window_buffer_max_val_times_9_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_9_load"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:15 %sine_data_sliding_window_buffer_max_val_times_8_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_8_addr"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:16 %sine_data_sliding_window_buffer_max_val_times_8_load = load i4 %sine_data_sliding_window_buffer_max_val_times_8_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_8_load"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:18 %sine_data_sliding_window_buffer_max_val_times_7_load = load i4 %sine_data_sliding_window_buffer_max_val_times_7_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_7_load"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:20 %sine_data_sliding_window_buffer_max_val_times_6_load = load i4 %sine_data_sliding_window_buffer_max_val_times_6_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_6_load"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:37 %sine_data_sliding_window_buffer_amplitudes_V_9_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_9_addr"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:38 %sine_data_sliding_window_buffer_amplitudes_V_9_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_9_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_9_load"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:39 %sine_data_sliding_window_buffer_amplitudes_V_8_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_8_addr"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:40 %sine_data_sliding_window_buffer_amplitudes_V_8_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_8_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_8_load"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:42 %sine_data_sliding_window_buffer_amplitudes_V_7_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_7_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_7_load"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:44 %sine_data_sliding_window_buffer_amplitudes_V_6_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_6_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_6_load"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:63 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_6_load, i4 %psd_amplitudes_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:64 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_7_load, i4 %psd_amplitudes_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:75 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_6_load, i4 %psd_max_val_times_addr_7

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:76 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_7_load, i4 %psd_max_val_times_addr_8

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:9 %sine_data_sliding_window_buffer_max_val_times_11_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_11_addr"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:10 %sine_data_sliding_window_buffer_max_val_times_11_load = load i4 %sine_data_sliding_window_buffer_max_val_times_11_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_11_load"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:11 %sine_data_sliding_window_buffer_max_val_times_10_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_10_addr"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:12 %sine_data_sliding_window_buffer_max_val_times_10_load = load i4 %sine_data_sliding_window_buffer_max_val_times_10_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_10_load"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:14 %sine_data_sliding_window_buffer_max_val_times_9_load = load i4 %sine_data_sliding_window_buffer_max_val_times_9_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_9_load"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:16 %sine_data_sliding_window_buffer_max_val_times_8_load = load i4 %sine_data_sliding_window_buffer_max_val_times_8_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_8_load"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:33 %sine_data_sliding_window_buffer_amplitudes_V_11_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_11_addr"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:34 %sine_data_sliding_window_buffer_amplitudes_V_11_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_11_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_11_load"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163_ifconv:35 %sine_data_sliding_window_buffer_amplitudes_V_10_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_10_addr"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:36 %sine_data_sliding_window_buffer_amplitudes_V_10_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_10_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_10_load"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:38 %sine_data_sliding_window_buffer_amplitudes_V_9_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_9_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_9_load"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:40 %sine_data_sliding_window_buffer_amplitudes_V_8_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_8_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_8_load"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:65 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_8_load, i4 %psd_amplitudes_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:66 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_9_load, i4 %psd_amplitudes_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:77 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_8_load, i4 %psd_max_val_times_addr_9

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:78 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_9_load, i4 %psd_max_val_times_addr_10

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split163_ifconv:0 %specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln296"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:10 %sine_data_sliding_window_buffer_max_val_times_11_load = load i4 %sine_data_sliding_window_buffer_max_val_times_11_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_11_load"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="4">
<![CDATA[
.split163_ifconv:12 %sine_data_sliding_window_buffer_max_val_times_10_load = load i4 %sine_data_sliding_window_buffer_max_val_times_10_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_10_load"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:34 %sine_data_sliding_window_buffer_amplitudes_V_11_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_11_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_11_load"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="4">
<![CDATA[
.split163_ifconv:36 %sine_data_sliding_window_buffer_amplitudes_V_10_load = load i4 %sine_data_sliding_window_buffer_amplitudes_V_10_addr

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_10_load"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:67 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_10_load, i4 %psd_amplitudes_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split163_ifconv:68 %store_ln296 = store i12 %sine_data_sliding_window_buffer_amplitudes_V_11_load, i4 %psd_amplitudes_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:79 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_10_load, i4 %psd_max_val_times_addr_11

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.split163_ifconv:80 %store_ln296 = store i21 %sine_data_sliding_window_buffer_max_val_times_11_load, i4 %psd_max_val_times_addr_12

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.split163_ifconv:82 %br_ln298 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:0 %j = phi i4 0, void %.split163_ifconv, i4 %add_ln298, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:1 %add_ln298 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln298"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:2 %zext_ln298 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:3 %icmp_ln298 = icmp_eq  i4 %j, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:5 %br_ln298 = br i1 %icmp_ln298, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:1 %psd_amplitudes_V_addr = getelementptr i12 %psd_amplitudes_V, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:2 %tmp_45 = load i4 %psd_amplitudes_V_addr

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:5 %mean_amplitudes_V_addr_2 = getelementptr i60 %mean_amplitudes_V, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:6 %mean_amplitudes_V_load_1 = load i4 %mean_amplitudes_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_load_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:9 %psd_max_val_times_addr = getelementptr i21 %psd_max_val_times, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:10 %max_val_offset = load i4 %psd_max_val_times_addr

]]></Node>
<StgValue><ssdm name="max_val_offset"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="229" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:2 %tmp_45 = load i4 %psd_amplitudes_V_addr

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="51" op_0_bw="51" op_1_bw="12" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:3 %shl_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i12.i39, i12 %tmp_45, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="60" op_0_bw="51">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:4 %zext_ln703 = zext i51 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:6 %mean_amplitudes_V_load_1 = load i4 %mean_amplitudes_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_load_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:7 %add_ln703 = add i60 %mean_amplitudes_V_load_1, i60 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:8 %store_ln703 = store i60 %add_ln703, i4 %mean_amplitudes_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:10 %max_val_offset = load i4 %psd_max_val_times_addr

]]></Node>
<StgValue><ssdm name="max_val_offset"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="60" op_0_bw="60" op_1_bw="21" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:11 %max_val_offset_1 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i21.i39, i21 %max_val_offset, i39 0

]]></Node>
<StgValue><ssdm name="max_val_offset_1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:12 %start_val_offset = add i60 %max_val_offset_1, i60 878043597662846976

]]></Node>
<StgValue><ssdm name="start_val_offset"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:17 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %start_val_offset, i32 59

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:13 %t_4 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %start_val_offset, i39 0

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="199" op_0_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:14 %sext_ln1148_4 = sext i99 %t_4

]]></Node>
<StgValue><ssdm name="sext_ln1148_4"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="199" op_0_bw="199" op_1_bw="199">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:15 %mul_ln1148_2 = mul i199 %sext_ln1148_4, i199 855121353513640913789607432349

]]></Node>
<StgValue><ssdm name="mul_ln1148_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="242" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="199" op_0_bw="199" op_1_bw="199">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:16 %sub_ln1148_4 = sub i199 0, i199 %mul_ln1148_2

]]></Node>
<StgValue><ssdm name="sub_ln1148_4"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="44" op_0_bw="44" op_1_bw="199" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:18 %tmp_48 = partselect i44 @_ssdm_op_PartSelect.i44.i199.i32.i32, i199 %sub_ln1148_4, i32 155, i32 198

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="99" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:19 %sext_ln1148_5 = sext i44 %tmp_48

]]></Node>
<StgValue><ssdm name="sext_ln1148_5"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="44" op_0_bw="44" op_1_bw="199" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:20 %tmp_49 = partselect i44 @_ssdm_op_PartSelect.i44.i199.i32.i32, i199 %mul_ln1148_2, i32 155, i32 198

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="99" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:21 %sext_ln1148_6 = sext i44 %tmp_49

]]></Node>
<StgValue><ssdm name="sext_ln1148_6"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="99" op_0_bw="1" op_1_bw="99" op_2_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:22 %select_ln1148_4 = select i1 %tmp_47, i99 %sext_ln1148_5, i99 %sext_ln1148_6

]]></Node>
<StgValue><ssdm name="select_ln1148_4"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:23 %sub_ln1148_5 = sub i99 0, i99 %select_ln1148_4

]]></Node>
<StgValue><ssdm name="sub_ln1148_5"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="99" op_0_bw="1" op_1_bw="99" op_2_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:24 %phase_V_8 = select i1 %tmp_47, i99 %sext_ln1148_5, i99 %sub_ln1148_5

]]></Node>
<StgValue><ssdm name="phase_V_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="125" op_0_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:25 %sext_ln1115 = sext i99 %phase_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="125" op_0_bw="125" op_1_bw="125">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:26 %r_V = mul i125 %sext_ln1115, i125 1898976236818368932347904

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="47" op_0_bw="47" op_1_bw="125" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:27 %phase_V = partselect i47 @_ssdm_op_PartSelect.i47.i125.i32.i32, i125 %r_V, i32 78, i32 124

]]></Node>
<StgValue><ssdm name="phase_V"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="125" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:29 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i125.i32, i125 %r_V, i32 77

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:0 %specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln298"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="47">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:28 %sext_ln304 = sext i47 %phase_V

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="48" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:30 %zext_ln415 = zext i1 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:31 %phase_V_9 = add i48 %zext_ln415, i48 %sext_ln304

]]></Node>
<StgValue><ssdm name="phase_V_9"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="60" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:32 %sext_ln304_1 = sext i48 %phase_V_9

]]></Node>
<StgValue><ssdm name="sext_ln304_1"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:33 %first_phases_V_addr = getelementptr i48 %first_phases_V, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="first_phases_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:34 %br_ln307 = br i1 %cmp33, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833, void

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833:0 %lhs_V = load i4 %first_phases_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="48" op_1_bw="4">
<![CDATA[
:0 %store_ln309 = store i48 %phase_V_9, i4 %first_phases_V_addr

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln311 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833:0 %lhs_V = load i4 %first_phases_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="49" op_0_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833:1 %sext_ln1192 = sext i48 %lhs_V

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833:2 %ret_V = add i49 %sext_ln1192, i49 1727108826179

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="49" op_0_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833:3 %sext_ln1494 = sext i48 %phase_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833:4 %icmp_ln1494_1 = icmp_sgt  i49 %sext_ln1494, i49 %ret_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1833:5 %br_ln311 = br i1 %icmp_ln1494_1, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1735, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1857

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1735:0 %ret_V_2 = add i49 %sext_ln1192, i49 561222844595133

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1735:1 %icmp_ln1495 = icmp_slt  i49 %sext_ln1494, i49 %ret_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1735:2 %br_ln315 = br i1 %icmp_ln1495, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1717

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
<literal name="icmp_ln1495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="87" op_0_bw="87" op_1_bw="48" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1717:0 %tmp_52 = bitconcatenate i87 @_ssdm_op_BitConcatenate.i87.i48.i39, i48 %phase_V_9, i39 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
<literal name="icmp_ln1495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="99" op_0_bw="87">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1717:1 %lhs_V_3 = sext i87 %tmp_52

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
<literal name="icmp_ln1495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1717:2 %ret_V_3 = add i99 %lhs_V_3, i99 1898976236818368932347904

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
<literal name="icmp_ln1495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1717:3 %phase_V_7 = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_3, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="phase_V_7"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="0"/>
<literal name="icmp_ln1495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1717:4 %br_ln319 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="87" op_0_bw="87" op_1_bw="48" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1857:0 %tmp_51 = bitconcatenate i87 @_ssdm_op_BitConcatenate.i87.i48.i39, i48 %phase_V_9, i39 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="99" op_0_bw="87">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1857:1 %lhs_V_2 = sext i87 %tmp_51

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1857:2 %ret_V_1 = add i99 %lhs_V_2, i99 633823401137877882379419254784

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1857:3 %phase_V_3 = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_1, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="phase_V_3"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1857:4 %br_ln315 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623:1 %mean_phases_V_addr_3 = getelementptr i60 %mean_phases_V, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="mean_phases_V_addr_3"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623:2 %mean_phases_V_load_1 = load i4 %mean_phases_V_addr_3

]]></Node>
<StgValue><ssdm name="mean_phases_V_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0" op_4_bw="60" op_5_bw="0" op_6_bw="60" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623:0 %phase_V_5 = phi i60 %sext_ln304_1, void, i60 %phase_V_3, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1857, i60 %phase_V_7, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1717, i60 %sext_ln304_1, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1735

]]></Node>
<StgValue><ssdm name="phase_V_5"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623:2 %mean_phases_V_load_1 = load i4 %mean_phases_V_addr_3

]]></Node>
<StgValue><ssdm name="mean_phases_V_load_1"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623:3 %add_ln703_2 = add i60 %mean_phases_V_load_1, i60 %phase_V_5

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623:4 %store_ln703 = store i60 %add_ln703_2, i4 %mean_phases_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1623:5 %br_ln0 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:0 %i_5 = phi i4 %add_ln326, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split, i4 0, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:1 %max_amplitude_index = phi i32 %max_amplitude_index_1, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split, i32 0, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.preheader

]]></Node>
<StgValue><ssdm name="max_amplitude_index"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:2 %max_amplitude_V = phi i60 %max_amplitude_V_1, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split, i60 0, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.preheader

]]></Node>
<StgValue><ssdm name="max_amplitude_V"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:3 %add_ln326 = add i4 %i_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:5 %icmp_ln326 = icmp_eq  i4 %i_5, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608:7 %br_ln326 = br i1 %icmp_ln326, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:0 %trunc_ln329_cast = zext i4 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln329_cast"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:2 %mean_amplitudes_V_addr_1 = getelementptr i60 %mean_amplitudes_V, i64 0, i64 %trunc_ln329_cast

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="60" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:3 %mean_amplitudes_V_load = load i4 %mean_amplitudes_V_addr_1

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_load"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:20 %mean_phases_V_addr_2 = getelementptr i60 %mean_phases_V, i64 0, i64 %trunc_ln329_cast

]]></Node>
<StgValue><ssdm name="mean_phases_V_addr_2"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="60" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:21 %mean_phases_V_load = load i4 %mean_phases_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_phases_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="303" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="60" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:3 %mean_amplitudes_V_load = load i4 %mean_amplitudes_V_addr_1

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_load"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:8 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mean_amplitudes_V_load, i32 59

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="60" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:21 %mean_phases_V_load = load i4 %mean_phases_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_phases_V_load"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:26 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mean_phases_V_load, i32 59

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:4 %t = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %mean_amplitudes_V_load, i39 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="199" op_0_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:5 %sext_ln1148 = sext i99 %t

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="199" op_0_bw="199" op_1_bw="199">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:6 %mul_ln1148 = mul i199 %sext_ln1148, i199 845100400152152934331135470251

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="57" op_0_bw="57" op_1_bw="199" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:10 %tmp_41 = partselect i57 @_ssdm_op_PartSelect.i57.i199.i32.i32, i199 %mul_ln1148, i32 142, i32 198

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:22 %t_3 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %mean_phases_V_load, i39 0

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="199" op_0_bw="99">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:23 %sext_ln1148_2 = sext i99 %t_3

]]></Node>
<StgValue><ssdm name="sext_ln1148_2"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="199" op_0_bw="199" op_1_bw="199">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:24 %mul_ln1148_1 = mul i199 %sext_ln1148_2, i199 845100400152152934331135470251

]]></Node>
<StgValue><ssdm name="mul_ln1148_1"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="57" op_0_bw="57" op_1_bw="199" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:28 %tmp_44 = partselect i57 @_ssdm_op_PartSelect.i57.i199.i32.i32, i199 %mul_ln1148_1, i32 142, i32 198

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:1 %specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln284"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="199" op_0_bw="199" op_1_bw="199">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:7 %sub_ln1148 = sub i199 0, i199 %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="57" op_0_bw="57" op_1_bw="199" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:9 %tmp_37 = partselect i57 @_ssdm_op_PartSelect.i57.i199.i32.i32, i199 %sub_ln1148, i32 142, i32 198

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="57" op_0_bw="1" op_1_bw="57" op_2_bw="57">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:11 %select_ln1148 = select i1 %tmp_33, i57 %tmp_37, i57 %tmp_41

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="60" op_0_bw="57">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:12 %sext_ln1148_1 = sext i57 %select_ln1148

]]></Node>
<StgValue><ssdm name="sext_ln1148_1"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:13 %sub_ln1148_1 = sub i60 0, i60 %sext_ln1148_1

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:14 %select_ln1148_1 = select i1 %tmp_33, i60 %sub_ln1148_1, i60 %sext_ln1148_1

]]></Node>
<StgValue><ssdm name="select_ln1148_1"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:15 %store_ln328 = store i60 %select_ln1148_1, i4 %mean_amplitudes_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:16 %icmp_ln1494 = icmp_sgt  i60 %select_ln1148_1, i60 %max_amplitude_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:17 %max_amplitude_V_1 = select i1 %icmp_ln1494, i60 %select_ln1148_1, i60 %max_amplitude_V

]]></Node>
<StgValue><ssdm name="max_amplitude_V_1"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:18 %zext_ln329 = zext i4 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:19 %max_amplitude_index_1 = select i1 %icmp_ln1494, i32 %zext_ln329, i32 %max_amplitude_index

]]></Node>
<StgValue><ssdm name="max_amplitude_index_1"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="199" op_0_bw="199" op_1_bw="199">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:25 %sub_ln1148_2 = sub i199 0, i199 %mul_ln1148_1

]]></Node>
<StgValue><ssdm name="sub_ln1148_2"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="57" op_0_bw="57" op_1_bw="199" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:27 %tmp_43 = partselect i57 @_ssdm_op_PartSelect.i57.i199.i32.i32, i199 %sub_ln1148_2, i32 142, i32 198

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="57" op_0_bw="1" op_1_bw="57" op_2_bw="57">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:29 %select_ln1148_2 = select i1 %tmp_42, i57 %tmp_43, i57 %tmp_44

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="60" op_0_bw="57">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:30 %sext_ln1148_3 = sext i57 %select_ln1148_2

]]></Node>
<StgValue><ssdm name="sext_ln1148_3"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:31 %sub_ln1148_3 = sub i60 0, i60 %sext_ln1148_3

]]></Node>
<StgValue><ssdm name="sub_ln1148_3"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:32 %select_ln1148_3 = select i1 %tmp_42, i60 %sub_ln1148_3, i60 %sext_ln1148_3

]]></Node>
<StgValue><ssdm name="select_ln1148_3"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:33 %store_ln334 = store i60 %select_ln1148_3, i4 %mean_phases_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608.split:34 %br_ln0 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit1608

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:0 %zext_ln338 = zext i32 %max_amplitude_index

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:1 %mean_phases_V_addr_1 = getelementptr i60 %mean_phases_V, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="mean_phases_V_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:2 %p_Val2_15 = load i4 %mean_phases_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:57 %mean_amplitudes_V_addr_3 = getelementptr i60 %mean_amplitudes_V, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_addr_3"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:58 %p_Val2_s_41 = load i4 %mean_amplitudes_V_addr_3

]]></Node>
<StgValue><ssdm name="p_Val2_s_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="340" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:2 %p_Val2_15 = load i4 %mean_phases_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:6 %p_Repl2_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %p_Val2_15, i32 59

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:7 %tmp_V = sub i60 0, i60 %p_Val2_15

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:8 %p_Val2_16 = select i1 %p_Repl2_5, i60 %tmp_V, i60 %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:9 %p_Result_s = partselect i60 @llvm.part.select.i60, i60 %p_Val2_16, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:10 %t_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_s

]]></Node>
<StgValue><ssdm name="t_9"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:11 %tmp = cttz i64 @llvm.cttz.i64, i64 %t_9, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:12 %l = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:13 %sub_ln944 = sub i32 60, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:14 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:15 %tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:16 %icmp_ln946 = icmp_sgt  i31 %tmp_8, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:17 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:18 %sub_ln947 = sub i6 21, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="60" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:19 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:20 %lshr_ln947 = lshr i60 1152921504606846975, i60 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:21 %zext_ln949 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:22 %shl_ln949 = shl i60 1, i60 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:23 %or_ln949_9 = or i60 %lshr_ln947, i60 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_9"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:24 %and_ln949 = and i60 %p_Val2_16, i60 %or_ln949_9

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:25 %icmp_ln949 = icmp_ne  i60 %and_ln949, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:26 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:27 %xor_ln949 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:28 %p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %p_Val2_16, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:29 %icmp_ln954 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:30 %and_ln949_1 = and i1 %p_Result_60, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:34 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_60

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:38 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:47 %trunc_ln943 = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:58 %p_Val2_s_41 = load i4 %mean_amplitudes_V_addr_3

]]></Node>
<StgValue><ssdm name="p_Val2_s_41"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:59 %icmp_ln935_1 = icmp_eq  i60 %p_Val2_s_41, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:60 %p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %p_Val2_s_41, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:61 %tmp_V_2 = sub i60 0, i60 %p_Val2_s_41

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:62 %tmp_V_16 = select i1 %p_Result_61, i60 %tmp_V_2, i60 %p_Val2_s_41

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:63 %p_Result_7 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_16, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:64 %p_Result_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_7

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:65 %tmp_s = cttz i64 @llvm.cttz.i64, i64 %p_Result_62, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:66 %l_1 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:67 %sub_ln944_1 = sub i32 60, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:68 %lsb_index_1 = add i32 %sub_ln944_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:69 %tmp_13 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:70 %icmp_ln946_1 = icmp_sgt  i31 %tmp_13, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_1"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:71 %trunc_ln947_1 = trunc i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:72 %sub_ln947_1 = sub i6 21, i6 %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="60" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:73 %zext_ln947_1 = zext i6 %sub_ln947_1

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:74 %lshr_ln947_1 = lshr i60 1152921504606846975, i60 %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:75 %zext_ln949_1 = zext i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="zext_ln949_1"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:76 %shl_ln949_1 = shl i60 1, i60 %zext_ln949_1

]]></Node>
<StgValue><ssdm name="shl_ln949_1"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:77 %or_ln949 = or i60 %lshr_ln947_1, i60 %shl_ln949_1

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:78 %and_ln949_2 = and i60 %tmp_V_16, i60 %or_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_2"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:79 %icmp_ln949_1 = icmp_ne  i60 %and_ln949_2, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_1"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:80 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:81 %xor_ln949_1 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:82 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_16, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:83 %icmp_ln954_1 = icmp_sgt  i32 %lsb_index_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_1"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:84 %and_ln949_3 = and i1 %p_Result_63, i1 %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_3"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:88 %select_ln946_1 = select i1 %icmp_ln946_1, i1 %icmp_ln949_1, i1 %p_Result_63

]]></Node>
<StgValue><ssdm name="select_ln946_1"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:92 %select_ln954_2 = select i1 %icmp_ln954_1, i1 %select_ln946_1, i1 %and_ln949_3

]]></Node>
<StgValue><ssdm name="select_ln954_2"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:101 %trunc_ln943_1 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="399" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:3 %ref_phase_p_pi = add i60 %p_Val2_15, i60 1727108826179

]]></Node>
<StgValue><ssdm name="ref_phase_p_pi"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:4 %ref_phase_m_pi = add i60 %p_Val2_15, i60 1152919777498020797

]]></Node>
<StgValue><ssdm name="ref_phase_m_pi"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:5 %icmp_ln935 = icmp_ne  i60 %p_Val2_15, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:31 %sub_ln955 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:32 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:33 %shl_ln955 = shl i60 %p_Val2_16, i60 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:35 %add_ln954 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:36 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:37 %lshr_ln954 = lshr i60 %p_Val2_16, i60 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:39 %m = select i1 %icmp_ln954, i60 %lshr_ln954, i60 %shl_ln955

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="61" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:40 %zext_ln951 = zext i60 %m

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="61" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:41 %zext_ln961 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:42 %m_1 = add i61 %zext_ln951, i61 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:43 %p_Val2_s = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_1, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:44 %zext_ln968 = zext i60 %p_Val2_s

]]></Node>
<StgValue><ssdm name="zext_ln968"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:45 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_1, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:46 %select_ln943 = select i1 %p_Result_4, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:48 %sub_ln964 = sub i8 21, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:49 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:50 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Repl2_5, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:51 %m_41 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln968, i9 %tmp_2, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="m_41"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:52 %LD = trunc i64 %m_41

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:53 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:54 %select_ln935 = select i1 %icmp_ln935, i32 %bitcast_ln744, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:55 %this_phases_addr = getelementptr i32 %this_phases_s, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="this_phases_addr"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:56 %store_ln342 = store i32 %select_ln935, i4 %this_phases_addr

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:85 %sub_ln955_1 = sub i32 25, i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln955_1"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:86 %zext_ln955_1 = zext i32 %sub_ln955_1

]]></Node>
<StgValue><ssdm name="zext_ln955_1"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:87 %shl_ln955_1 = shl i60 %tmp_V_16, i60 %zext_ln955_1

]]></Node>
<StgValue><ssdm name="shl_ln955_1"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:89 %add_ln954_1 = add i32 %sub_ln944_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_1"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:90 %zext_ln954_1 = zext i32 %add_ln954_1

]]></Node>
<StgValue><ssdm name="zext_ln954_1"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:91 %lshr_ln954_1 = lshr i60 %tmp_V_16, i60 %zext_ln954_1

]]></Node>
<StgValue><ssdm name="lshr_ln954_1"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:93 %m_8 = select i1 %icmp_ln954_1, i60 %lshr_ln954_1, i60 %shl_ln955_1

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="61" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:94 %zext_ln951_1 = zext i60 %m_8

]]></Node>
<StgValue><ssdm name="zext_ln951_1"/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="61" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:95 %zext_ln961_1 = zext i1 %select_ln954_2

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:96 %m_12 = add i61 %zext_ln951_1, i61 %zext_ln961_1

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:97 %m_s = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_12, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:98 %zext_ln951_2 = zext i60 %m_s

]]></Node>
<StgValue><ssdm name="zext_ln951_2"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:99 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_12, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:100 %select_ln943_1 = select i1 %p_Result_10, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_1"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:102 %sub_ln964_1 = sub i8 21, i8 %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:103 %add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:104 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_61, i8 %add_ln964_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:105 %p_Result_64 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_2, i9 %tmp_3, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:106 %LD_1 = trunc i64 %p_Result_64

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:107 %bitcast_ln744_1 = bitcast i32 %LD_1

]]></Node>
<StgValue><ssdm name="bitcast_ln744_1"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:108 %select_ln935_1 = select i1 %icmp_ln935_1, i32 0, i32 %bitcast_ln744_1

]]></Node>
<StgValue><ssdm name="select_ln935_1"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:109 %this_amplitudes_addr = getelementptr i32 %this_amplitudes_s, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="this_amplitudes_addr"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:110 %store_ln343 = store i32 %select_ln935_1, i4 %this_amplitudes_addr

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:111 %tobool_i_i701 = icmp_eq  i60 %ref_phase_m_pi, i60 0

]]></Node>
<StgValue><ssdm name="tobool_i_i701"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:112 %p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %ref_phase_m_pi, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:113 %sub_i_i705 = sub i60 1727108826179, i60 %p_Val2_15

]]></Node>
<StgValue><ssdm name="sub_i_i705"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:114 %tobool_i_i295 = icmp_eq  i60 %ref_phase_p_pi, i60 0

]]></Node>
<StgValue><ssdm name="tobool_i_i295"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:115 %p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %ref_phase_p_pi, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:116 %sub_i_i299 = sub i60 1152919777498020797, i60 %p_Val2_15

]]></Node>
<StgValue><ssdm name="sub_i_i299"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:117 %tmp_V_20 = select i1 %p_Result_79, i60 %sub_i_i705, i60 %ref_phase_m_pi

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:118 %tmp_V_21 = select i1 %p_Result_85, i60 %sub_i_i299, i60 %ref_phase_p_pi

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv:119 %br_ln345 = br void

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %idx_8 = phi i4 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1501_ifconv, i4 %i_8, void %_ifconv39

]]></Node>
<StgValue><ssdm name="idx_8"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %i_8 = add i4 %idx_8, i4 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln345 = icmp_eq  i4 %idx_8, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln345"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="462" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln345 = br i1 %icmp_ln345, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="463" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="4">
<![CDATA[
.split:0 %idx_8_cast = zext i4 %idx_8

]]></Node>
<StgValue><ssdm name="idx_8_cast"/></StgValue>
</operation>

<operation id="464" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:2 %icmp_ln349 = icmp_slt  i32 %idx_8_cast, i32 %max_amplitude_index

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3 %xor_ln349 = xor i1 %icmp_ln349, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln349"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split:4 %idx = select i1 %xor_ln349, i4 %i_8, i4 %idx_8

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="4">
<![CDATA[
.split:5 %zext_ln355 = zext i4 %idx

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %mean_phases_V_addr_4 = getelementptr i60 %mean_phases_V, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="mean_phases_V_addr_4"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="60" op_0_bw="4">
<![CDATA[
.split:7 %current_phase_V_1 = load i4 %mean_phases_V_addr_4

]]></Node>
<StgValue><ssdm name="current_phase_V_1"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %mean_amplitudes_V_addr_4 = getelementptr i60 %mean_amplitudes_V, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="mean_amplitudes_V_addr_4"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="60" op_0_bw="4">
<![CDATA[
.split:9 %amplitude_V = load i4 %mean_amplitudes_V_addr_4

]]></Node>
<StgValue><ssdm name="amplitude_V"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0">
<![CDATA[
:0 %ret_ln404 = ret

]]></Node>
<StgValue><ssdm name="ret_ln404"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln347 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln347"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="60" op_0_bw="4">
<![CDATA[
.split:7 %current_phase_V_1 = load i4 %mean_phases_V_addr_4

]]></Node>
<StgValue><ssdm name="current_phase_V_1"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="60" op_0_bw="4">
<![CDATA[
.split:9 %amplitude_V = load i4 %mean_amplitudes_V_addr_4

]]></Node>
<StgValue><ssdm name="amplitude_V"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
.split:10 %br_ln359 = br void

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
:0 %current_phase_V_2 = phi i60 %current_phase_V_1, void %.split, i60 %phase_V_10, void

]]></Node>
<StgValue><ssdm name="current_phase_V_2"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
:3 %icmp_ln1494_2 = icmp_sgt  i60 %current_phase_V_2, i60 %p_Val2_15

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
:4 %lhs_1 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %current_phase_V_2, i39 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="99" op_0_bw="1" op_1_bw="99" op_2_bw="99">
<![CDATA[
:5 %select_ln365 = select i1 %icmp_ln1494_2, i99 633823401137877882379419254784, i99 1898976236818368932347904

]]></Node>
<StgValue><ssdm name="select_ln365"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
:6 %add_ln365 = add i99 %lhs_1, i99 %select_ln365

]]></Node>
<StgValue><ssdm name="add_ln365"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %phase_V_10 = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %add_ln365, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="phase_V_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %speclooptripcount_ln355 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 5, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln355"/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln355 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln355"/></StgValue>
</operation>

<operation id="485" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
:8 %icmp_ln935_2 = icmp_ne  i60 %phase_V_10, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_2"/></StgValue>
</operation>

<operation id="486" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln935 = br i1 %icmp_ln935_2, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %add_ln365, i32 98

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:1 %tmp_V_4 = sub i60 0, i60 %phase_V_10

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv:2 %tmp_V_17 = select i1 %p_Result_65, i60 %tmp_V_4, i60 %phase_V_10

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_13 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_17, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv:4 %p_Result_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_13

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="492" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:5 %tmp_1 = cttz i64 @llvm.cttz.i64, i64 %p_Result_66, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="493" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:6 %l_2 = trunc i64 %tmp_1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="494" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %sub_ln944_2 = sub i32 60, i32 %l_2

]]></Node>
<StgValue><ssdm name="sub_ln944_2"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %lsb_index_2 = add i32 %sub_ln944_2, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_2"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9 %tmp_54 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="497" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10 %icmp_ln946_2 = icmp_sgt  i31 %tmp_54, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_2"/></StgValue>
</operation>

<operation id="498" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:11 %trunc_ln947_2 = trunc i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="trunc_ln947_2"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12 %sub_ln947_2 = sub i6 21, i6 %trunc_ln947_2

]]></Node>
<StgValue><ssdm name="sub_ln947_2"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="60" op_0_bw="6">
<![CDATA[
_ifconv:13 %zext_ln947_2 = zext i6 %sub_ln947_2

]]></Node>
<StgValue><ssdm name="zext_ln947_2"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:14 %lshr_ln947_2 = lshr i60 1152921504606846975, i60 %zext_ln947_2

]]></Node>
<StgValue><ssdm name="lshr_ln947_2"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="60" op_0_bw="32">
<![CDATA[
_ifconv:15 %zext_ln949_2 = zext i32 %lsb_index_2

]]></Node>
<StgValue><ssdm name="zext_ln949_2"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:16 %shl_ln949_2 = shl i60 1, i60 %zext_ln949_2

]]></Node>
<StgValue><ssdm name="shl_ln949_2"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:17 %or_ln949_10 = or i60 %lshr_ln947_2, i60 %shl_ln949_2

]]></Node>
<StgValue><ssdm name="or_ln949_10"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:18 %and_ln949_4 = and i60 %tmp_V_17, i60 %or_ln949_10

]]></Node>
<StgValue><ssdm name="and_ln949_4"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:19 %icmp_ln949_2 = icmp_ne  i60 %and_ln949_4, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_2"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %xor_ln949_2 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_2"/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv:22 %p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_17, i32 %lsb_index_2

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %icmp_ln954_2 = icmp_sgt  i32 %lsb_index_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_2"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %and_ln949_5 = and i1 %p_Result_67, i1 %xor_ln949_2

]]></Node>
<StgValue><ssdm name="and_ln949_5"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:28 %select_ln946_2 = select i1 %icmp_ln946_2, i1 %icmp_ln949_2, i1 %p_Result_67

]]></Node>
<StgValue><ssdm name="select_ln946_2"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:32 %select_ln954_4 = select i1 %icmp_ln954_2, i1 %select_ln946_2, i1 %and_ln949_5

]]></Node>
<StgValue><ssdm name="select_ln954_4"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:41 %trunc_ln943_2 = trunc i64 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln943_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="515" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %sub_ln955_2 = sub i32 25, i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="sub_ln955_2"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="60" op_0_bw="32">
<![CDATA[
_ifconv:26 %zext_ln955_2 = zext i32 %sub_ln955_2

]]></Node>
<StgValue><ssdm name="zext_ln955_2"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:27 %shl_ln955_2 = shl i60 %tmp_V_17, i60 %zext_ln955_2

]]></Node>
<StgValue><ssdm name="shl_ln955_2"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %add_ln954_2 = add i32 %sub_ln944_2, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_2"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="60" op_0_bw="32">
<![CDATA[
_ifconv:30 %zext_ln954_2 = zext i32 %add_ln954_2

]]></Node>
<StgValue><ssdm name="zext_ln954_2"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:31 %lshr_ln954_2 = lshr i60 %tmp_V_17, i60 %zext_ln954_2

]]></Node>
<StgValue><ssdm name="lshr_ln954_2"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv:33 %m_20 = select i1 %icmp_ln954_2, i60 %lshr_ln954_2, i60 %shl_ln955_2

]]></Node>
<StgValue><ssdm name="m_20"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="61" op_0_bw="60">
<![CDATA[
_ifconv:34 %zext_ln951_3 = zext i60 %m_20

]]></Node>
<StgValue><ssdm name="zext_ln951_3"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="61" op_0_bw="1">
<![CDATA[
_ifconv:35 %zext_ln961_2 = zext i1 %select_ln954_4

]]></Node>
<StgValue><ssdm name="zext_ln961_2"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv:36 %m_21 = add i61 %zext_ln951_3, i61 %zext_ln961_2

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37 %m_2 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_21, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="60">
<![CDATA[
_ifconv:38 %zext_ln951_4 = zext i60 %m_2

]]></Node>
<StgValue><ssdm name="zext_ln951_4"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv:39 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_21, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:40 %select_ln943_2 = select i1 %p_Result_16, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_2"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42 %sub_ln964_2 = sub i8 21, i8 %trunc_ln943_2

]]></Node>
<StgValue><ssdm name="sub_ln964_2"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43 %add_ln964_2 = add i8 %sub_ln964_2, i8 %select_ln943_2

]]></Node>
<StgValue><ssdm name="add_ln964_2"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:44 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_65, i8 %add_ln964_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:45 %p_Result_68 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_4, i9 %tmp_7, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:46 %LD_2 = trunc i64 %p_Result_68

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:47 %bitcast_ln744_2 = bitcast i32 %LD_2

]]></Node>
<StgValue><ssdm name="bitcast_ln744_2"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:48 %br_ln971 = br void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:0 %retval_0_i_i1152 = phi i32 %bitcast_ln744_2, void %_ifconv, i32 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i_i1152"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:1 %dc = fsub i32 %retval_0_i_i1152, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="538" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:1 %dc = fsub i32 %retval_0_i_i1152, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="539" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:1 %dc = fsub i32 %retval_0_i_i1152, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="540" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:1 %dc = fsub i32 %retval_0_i_i1152, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="541" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:1 %dc = fsub i32 %retval_0_i_i1152, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="542" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:2 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="543" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="31" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:3 %p_Result_69 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="544" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:4 %zext_ln368 = zext i31 %p_Result_69

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="545" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:5 %bitcast_ln351 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln351"/></StgValue>
</operation>

<operation id="546" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:6 %icmp_ln935_3 = icmp_ne  i60 %current_phase_V_2, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_3"/></StgValue>
</operation>

<operation id="547" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153:7 %br_ln935 = br i1 %icmp_ln935_3, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998, void %_ifconv19

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="548" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv19:0 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %current_phase_V_2, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="549" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:1 %tmp_V_6 = sub i60 0, i60 %current_phase_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="550" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv19:2 %tmp_V_18 = select i1 %p_Result_70, i60 %tmp_V_6, i60 %current_phase_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="551" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv19:3 %p_Result_20 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_18, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="552" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv19:4 %p_Result_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_20

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="553" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv19:5 %tmp_6 = cttz i64 @llvm.cttz.i64, i64 %p_Result_71, i1 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="554" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="64">
<![CDATA[
_ifconv19:6 %l_3 = trunc i64 %tmp_6

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv19:7 %sub_ln944_3 = sub i32 60, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln944_3"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv19:8 %lsb_index_3 = add i32 %sub_ln944_3, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="557" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv19:9 %tmp_58 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv19:10 %icmp_ln946_3 = icmp_sgt  i31 %tmp_58, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_3"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="32">
<![CDATA[
_ifconv19:11 %trunc_ln947_3 = trunc i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="trunc_ln947_3"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv19:12 %sub_ln947_3 = sub i6 21, i6 %trunc_ln947_3

]]></Node>
<StgValue><ssdm name="sub_ln947_3"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="60" op_0_bw="6">
<![CDATA[
_ifconv19:13 %zext_ln947_3 = zext i6 %sub_ln947_3

]]></Node>
<StgValue><ssdm name="zext_ln947_3"/></StgValue>
</operation>

<operation id="562" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:14 %lshr_ln947_3 = lshr i60 1152921504606846975, i60 %zext_ln947_3

]]></Node>
<StgValue><ssdm name="lshr_ln947_3"/></StgValue>
</operation>

<operation id="563" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="60" op_0_bw="32">
<![CDATA[
_ifconv19:15 %zext_ln949_3 = zext i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="zext_ln949_3"/></StgValue>
</operation>

<operation id="564" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:16 %shl_ln949_3 = shl i60 1, i60 %zext_ln949_3

]]></Node>
<StgValue><ssdm name="shl_ln949_3"/></StgValue>
</operation>

<operation id="565" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:17 %or_ln949_11 = or i60 %lshr_ln947_3, i60 %shl_ln949_3

]]></Node>
<StgValue><ssdm name="or_ln949_11"/></StgValue>
</operation>

<operation id="566" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:18 %and_ln949_6 = and i60 %tmp_V_18, i60 %or_ln949_11

]]></Node>
<StgValue><ssdm name="and_ln949_6"/></StgValue>
</operation>

<operation id="567" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:19 %icmp_ln949_3 = icmp_ne  i60 %and_ln949_6, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_3"/></StgValue>
</operation>

<operation id="568" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv19:20 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="569" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv19:21 %xor_ln949_3 = xor i1 %tmp_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_3"/></StgValue>
</operation>

<operation id="570" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv19:22 %p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_18, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="571" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv19:23 %icmp_ln954_3 = icmp_sgt  i32 %lsb_index_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_3"/></StgValue>
</operation>

<operation id="572" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv19:24 %and_ln949_7 = and i1 %p_Result_72, i1 %xor_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949_7"/></StgValue>
</operation>

<operation id="573" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv19:28 %select_ln946_3 = select i1 %icmp_ln946_3, i1 %icmp_ln949_3, i1 %p_Result_72

]]></Node>
<StgValue><ssdm name="select_ln946_3"/></StgValue>
</operation>

<operation id="574" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv19:32 %select_ln954_6 = select i1 %icmp_ln954_3, i1 %select_ln946_3, i1 %and_ln949_7

]]></Node>
<StgValue><ssdm name="select_ln954_6"/></StgValue>
</operation>

<operation id="575" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="64">
<![CDATA[
_ifconv19:41 %trunc_ln943_3 = trunc i64 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln943_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="576" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv19:25 %sub_ln955_3 = sub i32 25, i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="sub_ln955_3"/></StgValue>
</operation>

<operation id="577" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="60" op_0_bw="32">
<![CDATA[
_ifconv19:26 %zext_ln955_3 = zext i32 %sub_ln955_3

]]></Node>
<StgValue><ssdm name="zext_ln955_3"/></StgValue>
</operation>

<operation id="578" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:27 %shl_ln955_3 = shl i60 %tmp_V_18, i60 %zext_ln955_3

]]></Node>
<StgValue><ssdm name="shl_ln955_3"/></StgValue>
</operation>

<operation id="579" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv19:29 %add_ln954_3 = add i32 %sub_ln944_3, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_3"/></StgValue>
</operation>

<operation id="580" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="60" op_0_bw="32">
<![CDATA[
_ifconv19:30 %zext_ln954_3 = zext i32 %add_ln954_3

]]></Node>
<StgValue><ssdm name="zext_ln954_3"/></StgValue>
</operation>

<operation id="581" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv19:31 %lshr_ln954_3 = lshr i60 %tmp_V_18, i60 %zext_ln954_3

]]></Node>
<StgValue><ssdm name="lshr_ln954_3"/></StgValue>
</operation>

<operation id="582" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv19:33 %m_29 = select i1 %icmp_ln954_3, i60 %lshr_ln954_3, i60 %shl_ln955_3

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="583" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="61" op_0_bw="60">
<![CDATA[
_ifconv19:34 %zext_ln951_5 = zext i60 %m_29

]]></Node>
<StgValue><ssdm name="zext_ln951_5"/></StgValue>
</operation>

<operation id="584" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="61" op_0_bw="1">
<![CDATA[
_ifconv19:35 %zext_ln961_3 = zext i1 %select_ln954_6

]]></Node>
<StgValue><ssdm name="zext_ln961_3"/></StgValue>
</operation>

<operation id="585" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv19:36 %m_33 = add i61 %zext_ln951_5, i61 %zext_ln961_3

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="586" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv19:37 %m_6 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_33, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="587" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="60">
<![CDATA[
_ifconv19:38 %zext_ln951_6 = zext i60 %m_6

]]></Node>
<StgValue><ssdm name="zext_ln951_6"/></StgValue>
</operation>

<operation id="588" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv19:39 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_33, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="589" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv19:40 %select_ln943_3 = select i1 %p_Result_23, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_3"/></StgValue>
</operation>

<operation id="590" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv19:42 %sub_ln964_3 = sub i8 21, i8 %trunc_ln943_3

]]></Node>
<StgValue><ssdm name="sub_ln964_3"/></StgValue>
</operation>

<operation id="591" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv19:43 %add_ln964_3 = add i8 %sub_ln964_3, i8 %select_ln943_3

]]></Node>
<StgValue><ssdm name="add_ln964_3"/></StgValue>
</operation>

<operation id="592" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv19:44 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_70, i8 %add_ln964_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="593" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv19:45 %p_Result_73 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_6, i9 %tmp_11, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="594" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="64">
<![CDATA[
_ifconv19:46 %LD_3 = trunc i64 %p_Result_73

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>

<operation id="595" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32">
<![CDATA[
_ifconv19:47 %bitcast_ln744_3 = bitcast i32 %LD_3

]]></Node>
<StgValue><ssdm name="bitcast_ln744_3"/></StgValue>
</operation>

<operation id="596" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
_ifconv19:48 %br_ln971 = br void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="597" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:6 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="598" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="23" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:7 %trunc_ln375 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln375"/></StgValue>
</operation>

<operation id="599" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:10 %icmp_ln375 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln375"/></StgValue>
</operation>

<operation id="600" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:11 %icmp_ln375_1 = icmp_eq  i23 %trunc_ln375, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln375_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="601" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:0 %retval_0_i_i997 = phi i32 %bitcast_ln744_3, void %_ifconv19, i32 0, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit1153

]]></Node>
<StgValue><ssdm name="retval_0_i_i997"/></StgValue>
</operation>

<operation id="602" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:1 %dc_1 = fsub i32 %retval_0_i_i997, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="603" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:1 %dc_1 = fsub i32 %retval_0_i_i997, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="604" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:1 %dc_1 = fsub i32 %retval_0_i_i997, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="605" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:1 %dc_1 = fsub i32 %retval_0_i_i997, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="606" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:1 %dc_1 = fsub i32 %retval_0_i_i997, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="607" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:2 %data_V_1 = bitcast i32 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="31" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:3 %p_Result_74 = trunc i32 %data_V_1

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:4 %zext_ln368_1 = zext i31 %p_Result_74

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:5 %bitcast_ln351_1 = bitcast i32 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln351_1"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:8 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="612" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="23" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:9 %trunc_ln375_1 = trunc i32 %data_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln375_1"/></StgValue>
</operation>

<operation id="613" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:13 %icmp_ln375_2 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln375_2"/></StgValue>
</operation>

<operation id="614" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:14 %icmp_ln375_3 = icmp_eq  i23 %trunc_ln375_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln375_3"/></StgValue>
</operation>

<operation id="615" st_id="42" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:17 %tmp_17 = fcmp_ogt  i32 %bitcast_ln351, i32 %bitcast_ln351_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="616" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:12 %or_ln375 = or i1 %icmp_ln375_1, i1 %icmp_ln375

]]></Node>
<StgValue><ssdm name="or_ln375"/></StgValue>
</operation>

<operation id="617" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:15 %or_ln375_1 = or i1 %icmp_ln375_3, i1 %icmp_ln375_2

]]></Node>
<StgValue><ssdm name="or_ln375_1"/></StgValue>
</operation>

<operation id="618" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:16 %and_ln375 = and i1 %or_ln375, i1 %or_ln375_1

]]></Node>
<StgValue><ssdm name="and_ln375"/></StgValue>
</operation>

<operation id="619" st_id="43" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:17 %tmp_17 = fcmp_ogt  i32 %bitcast_ln351, i32 %bitcast_ln351_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="620" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:18 %and_ln375_1 = and i1 %and_ln375, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln375_1"/></StgValue>
</operation>

<operation id="621" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcvfEv.exit998:19 %br_ln375 = br i1 %and_ln375_1, void, void %_ifconv39

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="622" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln359 = br void

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="623" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv39:0 %p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %current_phase_V_2, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="624" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:1 %tmp_V_8 = sub i60 0, i60 %current_phase_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="625" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:2 %tmp_V_19 = select i1 %p_Result_75, i60 %tmp_V_8, i60 %current_phase_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="626" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:3 %p_Result_27 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_19, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="627" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv39:4 %p_Result_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_27

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="628" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv39:5 %tmp_9 = cttz i64 @llvm.cttz.i64, i64 %p_Result_76, i1 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="629" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:6 %l_4 = trunc i64 %tmp_9

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="630" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:7 %sub_ln944_4 = sub i32 60, i32 %l_4

]]></Node>
<StgValue><ssdm name="sub_ln944_4"/></StgValue>
</operation>

<operation id="631" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:8 %lsb_index_4 = add i32 %sub_ln944_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_4"/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:9 %tmp_62 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv39:10 %icmp_ln946_4 = icmp_sgt  i31 %tmp_62, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_4"/></StgValue>
</operation>

<operation id="634" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="32">
<![CDATA[
_ifconv39:11 %trunc_ln947_4 = trunc i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="trunc_ln947_4"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv39:12 %sub_ln947_4 = sub i6 21, i6 %trunc_ln947_4

]]></Node>
<StgValue><ssdm name="sub_ln947_4"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="60" op_0_bw="6">
<![CDATA[
_ifconv39:13 %zext_ln947_4 = zext i6 %sub_ln947_4

]]></Node>
<StgValue><ssdm name="zext_ln947_4"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:14 %lshr_ln947_4 = lshr i60 1152921504606846975, i60 %zext_ln947_4

]]></Node>
<StgValue><ssdm name="lshr_ln947_4"/></StgValue>
</operation>

<operation id="638" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:15 %zext_ln949_4 = zext i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="zext_ln949_4"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:16 %shl_ln949_4 = shl i60 1, i60 %zext_ln949_4

]]></Node>
<StgValue><ssdm name="shl_ln949_4"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:17 %or_ln949_12 = or i60 %lshr_ln947_4, i60 %shl_ln949_4

]]></Node>
<StgValue><ssdm name="or_ln949_12"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:18 %and_ln949_8 = and i60 %tmp_V_19, i60 %or_ln949_12

]]></Node>
<StgValue><ssdm name="and_ln949_8"/></StgValue>
</operation>

<operation id="642" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:19 %icmp_ln949_4 = icmp_ne  i60 %and_ln949_8, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_4"/></StgValue>
</operation>

<operation id="643" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:20 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="644" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:21 %xor_ln949_4 = xor i1 %tmp_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_4"/></StgValue>
</operation>

<operation id="645" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv39:22 %p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_19, i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:23 %icmp_ln954_4 = icmp_sgt  i32 %lsb_index_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_4"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:24 %and_ln949_9 = and i1 %p_Result_77, i1 %xor_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_9"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:28 %select_ln946_4 = select i1 %icmp_ln946_4, i1 %icmp_ln949_4, i1 %p_Result_77

]]></Node>
<StgValue><ssdm name="select_ln946_4"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:32 %select_ln954_8 = select i1 %icmp_ln954_4, i1 %select_ln946_4, i1 %and_ln949_9

]]></Node>
<StgValue><ssdm name="select_ln954_8"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="64">
<![CDATA[
_ifconv39:41 %trunc_ln943_4 = trunc i64 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln943_4"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:49 %p_Result_33 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_20, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv39:50 %p_Result_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_33

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="653" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv39:51 %tmp_4 = cttz i64 @llvm.cttz.i64, i64 %p_Result_80, i1 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="654" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:52 %l_5 = trunc i64 %tmp_4

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="655" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:53 %sub_ln944_5 = sub i32 60, i32 %l_5

]]></Node>
<StgValue><ssdm name="sub_ln944_5"/></StgValue>
</operation>

<operation id="656" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:54 %lsb_index_5 = add i32 %sub_ln944_5, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_5"/></StgValue>
</operation>

<operation id="657" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:55 %tmp_65 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="658" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv39:56 %icmp_ln946_5 = icmp_sgt  i31 %tmp_65, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_5"/></StgValue>
</operation>

<operation id="659" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="32">
<![CDATA[
_ifconv39:57 %trunc_ln947_5 = trunc i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="trunc_ln947_5"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv39:58 %sub_ln947_5 = sub i6 21, i6 %trunc_ln947_5

]]></Node>
<StgValue><ssdm name="sub_ln947_5"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="60" op_0_bw="6">
<![CDATA[
_ifconv39:59 %zext_ln947_5 = zext i6 %sub_ln947_5

]]></Node>
<StgValue><ssdm name="zext_ln947_5"/></StgValue>
</operation>

<operation id="662" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:60 %lshr_ln947_5 = lshr i60 1152921504606846975, i60 %zext_ln947_5

]]></Node>
<StgValue><ssdm name="lshr_ln947_5"/></StgValue>
</operation>

<operation id="663" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:61 %zext_ln949_5 = zext i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="zext_ln949_5"/></StgValue>
</operation>

<operation id="664" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:62 %shl_ln949_5 = shl i60 1, i60 %zext_ln949_5

]]></Node>
<StgValue><ssdm name="shl_ln949_5"/></StgValue>
</operation>

<operation id="665" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:63 %or_ln949_13 = or i60 %lshr_ln947_5, i60 %shl_ln949_5

]]></Node>
<StgValue><ssdm name="or_ln949_13"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:64 %and_ln949_10 = and i60 %tmp_V_20, i60 %or_ln949_13

]]></Node>
<StgValue><ssdm name="and_ln949_10"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:65 %icmp_ln949_5 = icmp_ne  i60 %and_ln949_10, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_5"/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:66 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="669" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:67 %xor_ln949_5 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_5"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv39:68 %p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_20, i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:69 %icmp_ln954_5 = icmp_sgt  i32 %lsb_index_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_5"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:70 %and_ln949_11 = and i1 %p_Result_81, i1 %xor_ln949_5

]]></Node>
<StgValue><ssdm name="and_ln949_11"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:71 %sub_ln955_5 = sub i32 25, i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="sub_ln955_5"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:72 %zext_ln955_5 = zext i32 %sub_ln955_5

]]></Node>
<StgValue><ssdm name="zext_ln955_5"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:73 %shl_ln955_5 = shl i60 %tmp_V_20, i60 %zext_ln955_5

]]></Node>
<StgValue><ssdm name="shl_ln955_5"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:74 %select_ln946_5 = select i1 %icmp_ln946_5, i1 %icmp_ln949_5, i1 %p_Result_81

]]></Node>
<StgValue><ssdm name="select_ln946_5"/></StgValue>
</operation>

<operation id="677" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:75 %add_ln954_5 = add i32 %sub_ln944_5, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_5"/></StgValue>
</operation>

<operation id="678" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:76 %zext_ln954_5 = zext i32 %add_ln954_5

]]></Node>
<StgValue><ssdm name="zext_ln954_5"/></StgValue>
</operation>

<operation id="679" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:77 %lshr_ln954_5 = lshr i60 %tmp_V_20, i60 %zext_ln954_5

]]></Node>
<StgValue><ssdm name="lshr_ln954_5"/></StgValue>
</operation>

<operation id="680" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:78 %select_ln954_10 = select i1 %icmp_ln954_5, i1 %select_ln946_5, i1 %and_ln949_11

]]></Node>
<StgValue><ssdm name="select_ln954_10"/></StgValue>
</operation>

<operation id="681" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:79 %m_38 = select i1 %icmp_ln954_5, i60 %lshr_ln954_5, i60 %shl_ln955_5

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="682" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="61" op_0_bw="60">
<![CDATA[
_ifconv39:80 %zext_ln951_9 = zext i60 %m_38

]]></Node>
<StgValue><ssdm name="zext_ln951_9"/></StgValue>
</operation>

<operation id="683" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="61" op_0_bw="1">
<![CDATA[
_ifconv39:81 %zext_ln961_5 = zext i1 %select_ln954_10

]]></Node>
<StgValue><ssdm name="zext_ln961_5"/></StgValue>
</operation>

<operation id="684" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv39:82 %m_39 = add i61 %zext_ln951_9, i61 %zext_ln961_5

]]></Node>
<StgValue><ssdm name="m_39"/></StgValue>
</operation>

<operation id="685" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:83 %m_9 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_39, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="686" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv39:85 %p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_39, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="687" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="64">
<![CDATA[
_ifconv39:87 %trunc_ln943_5 = trunc i64 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln943_5"/></StgValue>
</operation>

<operation id="688" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:119 %p_Result_42 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_21, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="689" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv39:120 %p_Result_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_42

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="690" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv39:121 %tmp_14 = cttz i64 @llvm.cttz.i64, i64 %p_Result_86, i1 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="691" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:122 %l_6 = trunc i64 %tmp_14

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="692" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:123 %sub_ln944_6 = sub i32 60, i32 %l_6

]]></Node>
<StgValue><ssdm name="sub_ln944_6"/></StgValue>
</operation>

<operation id="693" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:124 %lsb_index_6 = add i32 %sub_ln944_6, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_6"/></StgValue>
</operation>

<operation id="694" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:125 %tmp_68 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="695" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv39:126 %icmp_ln946_6 = icmp_sgt  i31 %tmp_68, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_6"/></StgValue>
</operation>

<operation id="696" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="32">
<![CDATA[
_ifconv39:127 %trunc_ln947_6 = trunc i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="trunc_ln947_6"/></StgValue>
</operation>

<operation id="697" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv39:128 %sub_ln947_6 = sub i6 21, i6 %trunc_ln947_6

]]></Node>
<StgValue><ssdm name="sub_ln947_6"/></StgValue>
</operation>

<operation id="698" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="60" op_0_bw="6">
<![CDATA[
_ifconv39:129 %zext_ln947_6 = zext i6 %sub_ln947_6

]]></Node>
<StgValue><ssdm name="zext_ln947_6"/></StgValue>
</operation>

<operation id="699" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:130 %lshr_ln947_6 = lshr i60 1152921504606846975, i60 %zext_ln947_6

]]></Node>
<StgValue><ssdm name="lshr_ln947_6"/></StgValue>
</operation>

<operation id="700" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:131 %zext_ln949_6 = zext i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="zext_ln949_6"/></StgValue>
</operation>

<operation id="701" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:132 %shl_ln949_6 = shl i60 1, i60 %zext_ln949_6

]]></Node>
<StgValue><ssdm name="shl_ln949_6"/></StgValue>
</operation>

<operation id="702" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:133 %or_ln949_14 = or i60 %lshr_ln947_6, i60 %shl_ln949_6

]]></Node>
<StgValue><ssdm name="or_ln949_14"/></StgValue>
</operation>

<operation id="703" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:134 %and_ln949_12 = and i60 %tmp_V_21, i60 %or_ln949_14

]]></Node>
<StgValue><ssdm name="and_ln949_12"/></StgValue>
</operation>

<operation id="704" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:135 %icmp_ln949_6 = icmp_ne  i60 %and_ln949_12, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_6"/></StgValue>
</operation>

<operation id="705" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:136 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="706" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:137 %xor_ln949_6 = xor i1 %tmp_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_6"/></StgValue>
</operation>

<operation id="707" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv39:138 %p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_21, i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="708" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:139 %icmp_ln954_6 = icmp_sgt  i32 %lsb_index_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_6"/></StgValue>
</operation>

<operation id="709" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:140 %and_ln949_13 = and i1 %p_Result_87, i1 %xor_ln949_6

]]></Node>
<StgValue><ssdm name="and_ln949_13"/></StgValue>
</operation>

<operation id="710" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:141 %sub_ln955_6 = sub i32 25, i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="sub_ln955_6"/></StgValue>
</operation>

<operation id="711" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:142 %zext_ln955_6 = zext i32 %sub_ln955_6

]]></Node>
<StgValue><ssdm name="zext_ln955_6"/></StgValue>
</operation>

<operation id="712" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:143 %shl_ln955_6 = shl i60 %tmp_V_21, i60 %zext_ln955_6

]]></Node>
<StgValue><ssdm name="shl_ln955_6"/></StgValue>
</operation>

<operation id="713" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:144 %select_ln946_6 = select i1 %icmp_ln946_6, i1 %icmp_ln949_6, i1 %p_Result_87

]]></Node>
<StgValue><ssdm name="select_ln946_6"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:145 %add_ln954_6 = add i32 %sub_ln944_6, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_6"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:146 %zext_ln954_6 = zext i32 %add_ln954_6

]]></Node>
<StgValue><ssdm name="zext_ln954_6"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:147 %lshr_ln954_6 = lshr i60 %tmp_V_21, i60 %zext_ln954_6

]]></Node>
<StgValue><ssdm name="lshr_ln954_6"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:148 %select_ln954_12 = select i1 %icmp_ln954_6, i1 %select_ln946_6, i1 %and_ln949_13

]]></Node>
<StgValue><ssdm name="select_ln954_12"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:149 %m_42 = select i1 %icmp_ln954_6, i60 %lshr_ln954_6, i60 %shl_ln955_6

]]></Node>
<StgValue><ssdm name="m_42"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="61" op_0_bw="60">
<![CDATA[
_ifconv39:150 %zext_ln951_11 = zext i60 %m_42

]]></Node>
<StgValue><ssdm name="zext_ln951_11"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="61" op_0_bw="1">
<![CDATA[
_ifconv39:151 %zext_ln961_6 = zext i1 %select_ln954_12

]]></Node>
<StgValue><ssdm name="zext_ln961_6"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv39:152 %m_43 = add i61 %zext_ln951_11, i61 %zext_ln961_6

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="722" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:153 %m_10 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_43, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_10"/></StgValue>
</operation>

<operation id="723" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv39:155 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_43, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="724" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
<literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="64">
<![CDATA[
_ifconv39:157 %trunc_ln943_6 = trunc i64 %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln943_6"/></StgValue>
</operation>

<operation id="725" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ifconv39:183 %store_ln398 = store i60 %phase_V_10, i4 %mean_phases_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="726" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ifconv39:236 %p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %add_ln365, i32 98

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="727" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:237 %tmp_V_14 = sub i60 0, i60 %phase_V_10

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="728" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:238 %tmp_V_23 = select i1 %p_Result_94, i60 %tmp_V_14, i60 %phase_V_10

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="729" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:239 %p_Result_55 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_23, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="730" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv39:240 %p_Result_95 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_55

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="731" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv39:241 %tmp_20 = cttz i64 @llvm.cttz.i64, i64 %p_Result_95, i1 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="732" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:242 %l_8 = trunc i64 %tmp_20

]]></Node>
<StgValue><ssdm name="l_8"/></StgValue>
</operation>

<operation id="733" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:243 %sub_ln944_8 = sub i32 60, i32 %l_8

]]></Node>
<StgValue><ssdm name="sub_ln944_8"/></StgValue>
</operation>

<operation id="734" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:244 %lsb_index_8 = add i32 %sub_ln944_8, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_8"/></StgValue>
</operation>

<operation id="735" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:245 %tmp_76 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="736" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv39:246 %icmp_ln946_8 = icmp_sgt  i31 %tmp_76, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_8"/></StgValue>
</operation>

<operation id="737" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="32">
<![CDATA[
_ifconv39:247 %trunc_ln947_8 = trunc i32 %sub_ln944_8

]]></Node>
<StgValue><ssdm name="trunc_ln947_8"/></StgValue>
</operation>

<operation id="738" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv39:248 %sub_ln947_8 = sub i6 21, i6 %trunc_ln947_8

]]></Node>
<StgValue><ssdm name="sub_ln947_8"/></StgValue>
</operation>

<operation id="739" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="60" op_0_bw="6">
<![CDATA[
_ifconv39:249 %zext_ln947_8 = zext i6 %sub_ln947_8

]]></Node>
<StgValue><ssdm name="zext_ln947_8"/></StgValue>
</operation>

<operation id="740" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:250 %lshr_ln947_8 = lshr i60 1152921504606846975, i60 %zext_ln947_8

]]></Node>
<StgValue><ssdm name="lshr_ln947_8"/></StgValue>
</operation>

<operation id="741" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:251 %zext_ln949_8 = zext i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="zext_ln949_8"/></StgValue>
</operation>

<operation id="742" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:252 %shl_ln949_8 = shl i60 1, i60 %zext_ln949_8

]]></Node>
<StgValue><ssdm name="shl_ln949_8"/></StgValue>
</operation>

<operation id="743" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:253 %or_ln949_16 = or i60 %lshr_ln947_8, i60 %shl_ln949_8

]]></Node>
<StgValue><ssdm name="or_ln949_16"/></StgValue>
</operation>

<operation id="744" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:254 %and_ln949_16 = and i60 %tmp_V_23, i60 %or_ln949_16

]]></Node>
<StgValue><ssdm name="and_ln949_16"/></StgValue>
</operation>

<operation id="745" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:255 %icmp_ln949_8 = icmp_ne  i60 %and_ln949_16, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_8"/></StgValue>
</operation>

<operation id="746" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:256 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:257 %xor_ln949_8 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_8"/></StgValue>
</operation>

<operation id="748" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv39:258 %p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_23, i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:259 %icmp_ln954_8 = icmp_sgt  i32 %lsb_index_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_8"/></StgValue>
</operation>

<operation id="750" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:260 %and_ln949_17 = and i1 %p_Result_96, i1 %xor_ln949_8

]]></Node>
<StgValue><ssdm name="and_ln949_17"/></StgValue>
</operation>

<operation id="751" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:264 %select_ln946_8 = select i1 %icmp_ln946_8, i1 %icmp_ln949_8, i1 %p_Result_96

]]></Node>
<StgValue><ssdm name="select_ln946_8"/></StgValue>
</operation>

<operation id="752" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:268 %select_ln954_16 = select i1 %icmp_ln954_8, i1 %select_ln946_8, i1 %and_ln949_17

]]></Node>
<StgValue><ssdm name="select_ln954_16"/></StgValue>
</operation>

<operation id="753" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="and_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="64">
<![CDATA[
_ifconv39:277 %trunc_ln943_8 = trunc i64 %tmp_20

]]></Node>
<StgValue><ssdm name="trunc_ln943_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="754" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:25 %sub_ln955_4 = sub i32 25, i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="sub_ln955_4"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:26 %zext_ln955_4 = zext i32 %sub_ln955_4

]]></Node>
<StgValue><ssdm name="zext_ln955_4"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:27 %shl_ln955_4 = shl i60 %tmp_V_19, i60 %zext_ln955_4

]]></Node>
<StgValue><ssdm name="shl_ln955_4"/></StgValue>
</operation>

<operation id="757" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:29 %add_ln954_4 = add i32 %sub_ln944_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_4"/></StgValue>
</operation>

<operation id="758" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:30 %zext_ln954_4 = zext i32 %add_ln954_4

]]></Node>
<StgValue><ssdm name="zext_ln954_4"/></StgValue>
</operation>

<operation id="759" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
<literal name="icmp_ln954_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:31 %lshr_ln954_4 = lshr i60 %tmp_V_19, i60 %zext_ln954_4

]]></Node>
<StgValue><ssdm name="lshr_ln954_4"/></StgValue>
</operation>

<operation id="760" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:33 %m_35 = select i1 %icmp_ln954_4, i60 %lshr_ln954_4, i60 %shl_ln955_4

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="761" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="61" op_0_bw="60">
<![CDATA[
_ifconv39:34 %zext_ln951_7 = zext i60 %m_35

]]></Node>
<StgValue><ssdm name="zext_ln951_7"/></StgValue>
</operation>

<operation id="762" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="61" op_0_bw="1">
<![CDATA[
_ifconv39:35 %zext_ln961_4 = zext i1 %select_ln954_8

]]></Node>
<StgValue><ssdm name="zext_ln961_4"/></StgValue>
</operation>

<operation id="763" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv39:36 %m_36 = add i61 %zext_ln951_7, i61 %zext_ln961_4

]]></Node>
<StgValue><ssdm name="m_36"/></StgValue>
</operation>

<operation id="764" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:37 %m_7 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_36, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="765" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="60">
<![CDATA[
_ifconv39:38 %zext_ln951_8 = zext i60 %m_7

]]></Node>
<StgValue><ssdm name="zext_ln951_8"/></StgValue>
</operation>

<operation id="766" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv39:39 %p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_36, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="767" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv39:40 %select_ln943_4 = select i1 %p_Result_30, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_4"/></StgValue>
</operation>

<operation id="768" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:42 %sub_ln964_4 = sub i8 21, i8 %trunc_ln943_4

]]></Node>
<StgValue><ssdm name="sub_ln964_4"/></StgValue>
</operation>

<operation id="769" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:43 %add_ln964_4 = add i8 %sub_ln964_4, i8 %select_ln943_4

]]></Node>
<StgValue><ssdm name="add_ln964_4"/></StgValue>
</operation>

<operation id="770" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv39:44 %tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_75, i8 %add_ln964_4

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="771" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv39:45 %p_Result_78 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_8, i9 %tmp_18, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="772" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:46 %LD_4 = trunc i64 %p_Result_78

]]></Node>
<StgValue><ssdm name="LD_4"/></StgValue>
</operation>

<operation id="773" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:47 %bitcast_ln744_4 = bitcast i32 %LD_4

]]></Node>
<StgValue><ssdm name="bitcast_ln744_4"/></StgValue>
</operation>

<operation id="774" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:48 %select_ln935_2 = select i1 %icmp_ln935_3, i32 %bitcast_ln744_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935_2"/></StgValue>
</operation>

<operation id="775" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="60">
<![CDATA[
_ifconv39:84 %zext_ln951_10 = zext i60 %m_9

]]></Node>
<StgValue><ssdm name="zext_ln951_10"/></StgValue>
</operation>

<operation id="776" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv39:86 %select_ln943_5 = select i1 %p_Result_36, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_5"/></StgValue>
</operation>

<operation id="777" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:88 %sub_ln964_5 = sub i8 21, i8 %trunc_ln943_5

]]></Node>
<StgValue><ssdm name="sub_ln964_5"/></StgValue>
</operation>

<operation id="778" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:89 %add_ln964_5 = add i8 %sub_ln964_5, i8 %select_ln943_5

]]></Node>
<StgValue><ssdm name="add_ln964_5"/></StgValue>
</operation>

<operation id="779" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv39:90 %tmp_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_79, i8 %add_ln964_5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="780" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv39:91 %p_Result_82 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_10, i9 %tmp_21, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="781" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:92 %LD_5 = trunc i64 %p_Result_82

]]></Node>
<StgValue><ssdm name="LD_5"/></StgValue>
</operation>

<operation id="782" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:93 %bitcast_ln744_5 = bitcast i32 %LD_5

]]></Node>
<StgValue><ssdm name="bitcast_ln744_5"/></StgValue>
</operation>

<operation id="783" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:94 %retval_0_i_i767 = select i1 %tobool_i_i701, i32 0, i32 %bitcast_ln744_5

]]></Node>
<StgValue><ssdm name="retval_0_i_i767"/></StgValue>
</operation>

<operation id="784" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="60">
<![CDATA[
_ifconv39:154 %zext_ln951_12 = zext i60 %m_10

]]></Node>
<StgValue><ssdm name="zext_ln951_12"/></StgValue>
</operation>

<operation id="785" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv39:156 %select_ln943_6 = select i1 %p_Result_45, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_6"/></StgValue>
</operation>

<operation id="786" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:158 %sub_ln964_6 = sub i8 21, i8 %trunc_ln943_6

]]></Node>
<StgValue><ssdm name="sub_ln964_6"/></StgValue>
</operation>

<operation id="787" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:159 %add_ln964_6 = add i8 %sub_ln964_6, i8 %select_ln943_6

]]></Node>
<StgValue><ssdm name="add_ln964_6"/></StgValue>
</operation>

<operation id="788" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv39:160 %tmp_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_85, i8 %add_ln964_6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="789" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv39:161 %p_Result_88 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_12, i9 %tmp_25, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="790" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:162 %LD_6 = trunc i64 %p_Result_88

]]></Node>
<StgValue><ssdm name="LD_6"/></StgValue>
</operation>

<operation id="791" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_i_i295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:163 %bitcast_ln744_6 = bitcast i32 %LD_6

]]></Node>
<StgValue><ssdm name="bitcast_ln744_6"/></StgValue>
</operation>

<operation id="792" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:164 %retval_0_i_i361 = select i1 %tobool_i_i295, i32 0, i32 %bitcast_ln744_6

]]></Node>
<StgValue><ssdm name="retval_0_i_i361"/></StgValue>
</operation>

<operation id="793" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="icmp_ln954_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:261 %sub_ln955_8 = sub i32 25, i32 %sub_ln944_8

]]></Node>
<StgValue><ssdm name="sub_ln955_8"/></StgValue>
</operation>

<operation id="794" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="icmp_ln954_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:262 %zext_ln955_8 = zext i32 %sub_ln955_8

]]></Node>
<StgValue><ssdm name="zext_ln955_8"/></StgValue>
</operation>

<operation id="795" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="icmp_ln954_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:263 %shl_ln955_8 = shl i60 %tmp_V_23, i60 %zext_ln955_8

]]></Node>
<StgValue><ssdm name="shl_ln955_8"/></StgValue>
</operation>

<operation id="796" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="icmp_ln954_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:265 %add_ln954_8 = add i32 %sub_ln944_8, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_8"/></StgValue>
</operation>

<operation id="797" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="icmp_ln954_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:266 %zext_ln954_8 = zext i32 %add_ln954_8

]]></Node>
<StgValue><ssdm name="zext_ln954_8"/></StgValue>
</operation>

<operation id="798" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
<literal name="icmp_ln954_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:267 %lshr_ln954_8 = lshr i60 %tmp_V_23, i60 %zext_ln954_8

]]></Node>
<StgValue><ssdm name="lshr_ln954_8"/></StgValue>
</operation>

<operation id="799" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:269 %m_48 = select i1 %icmp_ln954_8, i60 %lshr_ln954_8, i60 %shl_ln955_8

]]></Node>
<StgValue><ssdm name="m_48"/></StgValue>
</operation>

<operation id="800" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="61" op_0_bw="60">
<![CDATA[
_ifconv39:270 %zext_ln951_15 = zext i60 %m_48

]]></Node>
<StgValue><ssdm name="zext_ln951_15"/></StgValue>
</operation>

<operation id="801" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="61" op_0_bw="1">
<![CDATA[
_ifconv39:271 %zext_ln961_8 = zext i1 %select_ln954_16

]]></Node>
<StgValue><ssdm name="zext_ln961_8"/></StgValue>
</operation>

<operation id="802" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv39:272 %m_49 = add i61 %zext_ln951_15, i61 %zext_ln961_8

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="803" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:273 %m_13 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_49, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_13"/></StgValue>
</operation>

<operation id="804" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="60">
<![CDATA[
_ifconv39:274 %zext_ln951_16 = zext i60 %m_13

]]></Node>
<StgValue><ssdm name="zext_ln951_16"/></StgValue>
</operation>

<operation id="805" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv39:275 %p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_49, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="806" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv39:276 %select_ln943_8 = select i1 %p_Result_58, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_8"/></StgValue>
</operation>

<operation id="807" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:278 %sub_ln964_8 = sub i8 21, i8 %trunc_ln943_8

]]></Node>
<StgValue><ssdm name="sub_ln964_8"/></StgValue>
</operation>

<operation id="808" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:279 %add_ln964_8 = add i8 %sub_ln964_8, i8 %select_ln943_8

]]></Node>
<StgValue><ssdm name="add_ln964_8"/></StgValue>
</operation>

<operation id="809" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv39:280 %tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_94, i8 %add_ln964_8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="810" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv39:281 %p_Result_97 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_16, i9 %tmp_29, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="811" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:282 %LD_8 = trunc i64 %p_Result_97

]]></Node>
<StgValue><ssdm name="LD_8"/></StgValue>
</operation>

<operation id="812" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:283 %bitcast_ln744_8 = bitcast i32 %LD_8

]]></Node>
<StgValue><ssdm name="bitcast_ln744_8"/></StgValue>
</operation>

<operation id="813" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:284 %select_ln935_4 = select i1 %icmp_ln935_2, i32 %bitcast_ln744_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935_4"/></StgValue>
</operation>

<operation id="814" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv39:285 %this_phases_addr_1 = getelementptr i32 %this_phases_s, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="this_phases_addr_1"/></StgValue>
</operation>

<operation id="815" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ifconv39:286 %store_ln401 = store i32 %select_ln935_4, i4 %this_phases_addr_1

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="816" st_id="45" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:95 %dc_2 = fsub i32 %select_ln935_2, i32 %retval_0_i_i767

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="817" st_id="45" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:100 %dc_3 = fsub i32 %select_ln935_2, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="818" st_id="45" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:165 %dc_4 = fsub i32 %select_ln935_2, i32 %retval_0_i_i361

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="819" st_id="46" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:95 %dc_2 = fsub i32 %select_ln935_2, i32 %retval_0_i_i767

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="820" st_id="46" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:100 %dc_3 = fsub i32 %select_ln935_2, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="821" st_id="46" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:165 %dc_4 = fsub i32 %select_ln935_2, i32 %retval_0_i_i361

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="822" st_id="47" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:95 %dc_2 = fsub i32 %select_ln935_2, i32 %retval_0_i_i767

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="823" st_id="47" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:100 %dc_3 = fsub i32 %select_ln935_2, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="824" st_id="47" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:165 %dc_4 = fsub i32 %select_ln935_2, i32 %retval_0_i_i361

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="825" st_id="48" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:95 %dc_2 = fsub i32 %select_ln935_2, i32 %retval_0_i_i767

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="826" st_id="48" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:100 %dc_3 = fsub i32 %select_ln935_2, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="827" st_id="48" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:165 %dc_4 = fsub i32 %select_ln935_2, i32 %retval_0_i_i361

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="828" st_id="49" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:95 %dc_2 = fsub i32 %select_ln935_2, i32 %retval_0_i_i767

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="829" st_id="49" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:100 %dc_3 = fsub i32 %select_ln935_2, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="830" st_id="49" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:165 %dc_4 = fsub i32 %select_ln935_2, i32 %retval_0_i_i361

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="831" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:96 %data_V_2 = bitcast i32 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="832" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="31" op_0_bw="32">
<![CDATA[
_ifconv39:97 %p_Result_83 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="833" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="31">
<![CDATA[
_ifconv39:98 %zext_ln368_2 = zext i31 %p_Result_83

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="834" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:99 %bitcast_ln351_2 = bitcast i32 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="bitcast_ln351_2"/></StgValue>
</operation>

<operation id="835" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:101 %data_V_3 = bitcast i32 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="836" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="31" op_0_bw="32">
<![CDATA[
_ifconv39:102 %p_Result_84 = trunc i32 %data_V_3

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="837" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="31">
<![CDATA[
_ifconv39:103 %zext_ln368_3 = zext i31 %p_Result_84

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="838" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:104 %bitcast_ln351_3 = bitcast i32 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="bitcast_ln351_3"/></StgValue>
</operation>

<operation id="839" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:105 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="840" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="23" op_0_bw="32">
<![CDATA[
_ifconv39:106 %trunc_ln385 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln385"/></StgValue>
</operation>

<operation id="841" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:107 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="842" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="23" op_0_bw="32">
<![CDATA[
_ifconv39:108 %trunc_ln385_1 = trunc i32 %data_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln385_1"/></StgValue>
</operation>

<operation id="843" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:109 %icmp_ln385 = icmp_ne  i8 %tmp_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="844" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv39:110 %icmp_ln385_1 = icmp_eq  i23 %trunc_ln385, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln385_1"/></StgValue>
</operation>

<operation id="845" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:112 %icmp_ln385_2 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln385_2"/></StgValue>
</operation>

<operation id="846" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv39:113 %icmp_ln385_3 = icmp_eq  i23 %trunc_ln385_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln385_3"/></StgValue>
</operation>

<operation id="847" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:114 %or_ln385_1 = or i1 %icmp_ln385_3, i1 %icmp_ln385_2

]]></Node>
<StgValue><ssdm name="or_ln385_1"/></StgValue>
</operation>

<operation id="848" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:116 %tmp_24 = fcmp_olt  i32 %bitcast_ln351_2, i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="849" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:166 %data_V_4 = bitcast i32 %dc_4

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="850" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="31" op_0_bw="32">
<![CDATA[
_ifconv39:167 %p_Result_89 = trunc i32 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="851" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="31">
<![CDATA[
_ifconv39:168 %zext_ln368_4 = zext i31 %p_Result_89

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="852" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:169 %bitcast_ln351_4 = bitcast i32 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="bitcast_ln351_4"/></StgValue>
</operation>

<operation id="853" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:170 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="854" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="23" op_0_bw="32">
<![CDATA[
_ifconv39:171 %trunc_ln390 = trunc i32 %data_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln390"/></StgValue>
</operation>

<operation id="855" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:172 %icmp_ln390 = icmp_ne  i8 %tmp_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln390"/></StgValue>
</operation>

<operation id="856" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv39:173 %icmp_ln390_1 = icmp_eq  i23 %trunc_ln390, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln390_1"/></StgValue>
</operation>

<operation id="857" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:176 %tmp_27 = fcmp_olt  i32 %bitcast_ln351_4, i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="858" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:111 %or_ln385 = or i1 %icmp_ln385_1, i1 %icmp_ln385

]]></Node>
<StgValue><ssdm name="or_ln385"/></StgValue>
</operation>

<operation id="859" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:115 %and_ln385 = and i1 %or_ln385, i1 %or_ln385_1

]]></Node>
<StgValue><ssdm name="and_ln385"/></StgValue>
</operation>

<operation id="860" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:116 %tmp_24 = fcmp_olt  i32 %bitcast_ln351_2, i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="861" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:117 %and_ln385_1 = and i1 %and_ln385, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln385_1"/></StgValue>
</operation>

<operation id="862" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:118 %amplitude_V_1 = sub i60 0, i60 %amplitude_V

]]></Node>
<StgValue><ssdm name="amplitude_V_1"/></StgValue>
</operation>

<operation id="863" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:174 %or_ln390 = or i1 %icmp_ln390_1, i1 %icmp_ln390

]]></Node>
<StgValue><ssdm name="or_ln390"/></StgValue>
</operation>

<operation id="864" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:175 %and_ln390 = and i1 %or_ln390, i1 %or_ln385_1

]]></Node>
<StgValue><ssdm name="and_ln390"/></StgValue>
</operation>

<operation id="865" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:176 %tmp_27 = fcmp_olt  i32 %bitcast_ln351_4, i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="866" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:177 %and_ln390_1 = and i1 %and_ln390, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln390_1"/></StgValue>
</operation>

<operation id="867" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:178 %amplitude_V_2 = select i1 %and_ln385_1, i60 %amplitude_V_1, i60 %amplitude_V

]]></Node>
<StgValue><ssdm name="amplitude_V_2"/></StgValue>
</operation>

<operation id="868" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:179 %xor_ln385 = xor i1 %and_ln385_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln385"/></StgValue>
</operation>

<operation id="869" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:180 %and_ln390_2 = and i1 %and_ln390_1, i1 %xor_ln385

]]></Node>
<StgValue><ssdm name="and_ln390_2"/></StgValue>
</operation>

<operation id="870" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:181 %amplitude_V_4 = select i1 %and_ln390_2, i60 %amplitude_V_1, i60 %amplitude_V_2

]]></Node>
<StgValue><ssdm name="amplitude_V_4"/></StgValue>
</operation>

<operation id="871" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ifconv39:182 %store_ln397 = store i60 %amplitude_V_4, i4 %mean_amplitudes_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="872" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv39:185 %p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %amplitude_V_4, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="873" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:184 %icmp_ln935_4 = icmp_eq  i60 %amplitude_V_4, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_4"/></StgValue>
</operation>

<operation id="874" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:186 %tmp_V_12 = sub i60 0, i60 %amplitude_V_4

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="875" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:187 %tmp_V_22 = select i1 %p_Result_90, i60 %tmp_V_12, i60 %amplitude_V_4

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="876" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:188 %p_Result_49 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_22, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="877" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv39:189 %p_Result_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_49

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="878" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv39:190 %tmp_19 = cttz i64 @llvm.cttz.i64, i64 %p_Result_91, i1 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="879" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:191 %l_7 = trunc i64 %tmp_19

]]></Node>
<StgValue><ssdm name="l_7"/></StgValue>
</operation>

<operation id="880" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:192 %sub_ln944_7 = sub i32 60, i32 %l_7

]]></Node>
<StgValue><ssdm name="sub_ln944_7"/></StgValue>
</operation>

<operation id="881" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:193 %lsb_index_7 = add i32 %sub_ln944_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_7"/></StgValue>
</operation>

<operation id="882" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:194 %tmp_72 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="883" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv39:195 %icmp_ln946_7 = icmp_sgt  i31 %tmp_72, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_7"/></StgValue>
</operation>

<operation id="884" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="32">
<![CDATA[
_ifconv39:196 %trunc_ln947_7 = trunc i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="trunc_ln947_7"/></StgValue>
</operation>

<operation id="885" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv39:197 %sub_ln947_7 = sub i6 21, i6 %trunc_ln947_7

]]></Node>
<StgValue><ssdm name="sub_ln947_7"/></StgValue>
</operation>

<operation id="886" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="60" op_0_bw="6">
<![CDATA[
_ifconv39:198 %zext_ln947_7 = zext i6 %sub_ln947_7

]]></Node>
<StgValue><ssdm name="zext_ln947_7"/></StgValue>
</operation>

<operation id="887" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:199 %lshr_ln947_7 = lshr i60 1152921504606846975, i60 %zext_ln947_7

]]></Node>
<StgValue><ssdm name="lshr_ln947_7"/></StgValue>
</operation>

<operation id="888" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:200 %zext_ln949_7 = zext i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="zext_ln949_7"/></StgValue>
</operation>

<operation id="889" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:201 %shl_ln949_7 = shl i60 1, i60 %zext_ln949_7

]]></Node>
<StgValue><ssdm name="shl_ln949_7"/></StgValue>
</operation>

<operation id="890" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:202 %or_ln949_15 = or i60 %lshr_ln947_7, i60 %shl_ln949_7

]]></Node>
<StgValue><ssdm name="or_ln949_15"/></StgValue>
</operation>

<operation id="891" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:203 %and_ln949_14 = and i60 %tmp_V_22, i60 %or_ln949_15

]]></Node>
<StgValue><ssdm name="and_ln949_14"/></StgValue>
</operation>

<operation id="892" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:204 %icmp_ln949_7 = icmp_ne  i60 %and_ln949_14, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_7"/></StgValue>
</operation>

<operation id="893" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:205 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="894" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:206 %xor_ln949_7 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_7"/></StgValue>
</operation>

<operation id="895" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv39:207 %p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_22, i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="896" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:208 %icmp_ln954_7 = icmp_sgt  i32 %lsb_index_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_7"/></StgValue>
</operation>

<operation id="897" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv39:209 %and_ln949_15 = and i1 %p_Result_92, i1 %xor_ln949_7

]]></Node>
<StgValue><ssdm name="and_ln949_15"/></StgValue>
</operation>

<operation id="898" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:213 %select_ln946_7 = select i1 %icmp_ln946_7, i1 %icmp_ln949_7, i1 %p_Result_92

]]></Node>
<StgValue><ssdm name="select_ln946_7"/></StgValue>
</operation>

<operation id="899" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv39:217 %select_ln954_14 = select i1 %icmp_ln954_7, i1 %select_ln946_7, i1 %and_ln949_15

]]></Node>
<StgValue><ssdm name="select_ln954_14"/></StgValue>
</operation>

<operation id="900" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="64">
<![CDATA[
_ifconv39:226 %trunc_ln943_7 = trunc i64 %tmp_19

]]></Node>
<StgValue><ssdm name="trunc_ln943_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="901" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:210 %sub_ln955_7 = sub i32 25, i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="sub_ln955_7"/></StgValue>
</operation>

<operation id="902" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:211 %zext_ln955_7 = zext i32 %sub_ln955_7

]]></Node>
<StgValue><ssdm name="zext_ln955_7"/></StgValue>
</operation>

<operation id="903" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:212 %shl_ln955_7 = shl i60 %tmp_V_22, i60 %zext_ln955_7

]]></Node>
<StgValue><ssdm name="shl_ln955_7"/></StgValue>
</operation>

<operation id="904" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="1"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv39:214 %add_ln954_7 = add i32 %sub_ln944_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_7"/></StgValue>
</operation>

<operation id="905" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="1"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="60" op_0_bw="32">
<![CDATA[
_ifconv39:215 %zext_ln954_7 = zext i32 %add_ln954_7

]]></Node>
<StgValue><ssdm name="zext_ln954_7"/></StgValue>
</operation>

<operation id="906" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="1"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv39:216 %lshr_ln954_7 = lshr i60 %tmp_V_22, i60 %zext_ln954_7

]]></Node>
<StgValue><ssdm name="lshr_ln954_7"/></StgValue>
</operation>

<operation id="907" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv39:218 %m_45 = select i1 %icmp_ln954_7, i60 %lshr_ln954_7, i60 %shl_ln955_7

]]></Node>
<StgValue><ssdm name="m_45"/></StgValue>
</operation>

<operation id="908" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="61" op_0_bw="60">
<![CDATA[
_ifconv39:219 %zext_ln951_13 = zext i60 %m_45

]]></Node>
<StgValue><ssdm name="zext_ln951_13"/></StgValue>
</operation>

<operation id="909" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="61" op_0_bw="1">
<![CDATA[
_ifconv39:220 %zext_ln961_7 = zext i1 %select_ln954_14

]]></Node>
<StgValue><ssdm name="zext_ln961_7"/></StgValue>
</operation>

<operation id="910" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv39:221 %m_46 = add i61 %zext_ln951_13, i61 %zext_ln961_7

]]></Node>
<StgValue><ssdm name="m_46"/></StgValue>
</operation>

<operation id="911" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv39:222 %m_11 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_46, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="912" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="60">
<![CDATA[
_ifconv39:223 %zext_ln951_14 = zext i60 %m_11

]]></Node>
<StgValue><ssdm name="zext_ln951_14"/></StgValue>
</operation>

<operation id="913" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv39:224 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_46, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="914" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv39:225 %select_ln943_7 = select i1 %p_Result_52, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_7"/></StgValue>
</operation>

<operation id="915" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:227 %sub_ln964_7 = sub i8 21, i8 %trunc_ln943_7

]]></Node>
<StgValue><ssdm name="sub_ln964_7"/></StgValue>
</operation>

<operation id="916" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv39:228 %add_ln964_7 = add i8 %sub_ln964_7, i8 %select_ln943_7

]]></Node>
<StgValue><ssdm name="add_ln964_7"/></StgValue>
</operation>

<operation id="917" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv39:229 %tmp_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_90, i8 %add_ln964_7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="918" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv39:230 %p_Result_93 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_14, i9 %tmp_28, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="919" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="64">
<![CDATA[
_ifconv39:231 %LD_7 = trunc i64 %p_Result_93

]]></Node>
<StgValue><ssdm name="LD_7"/></StgValue>
</operation>

<operation id="920" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32">
<![CDATA[
_ifconv39:232 %bitcast_ln744_7 = bitcast i32 %LD_7

]]></Node>
<StgValue><ssdm name="bitcast_ln744_7"/></StgValue>
</operation>

<operation id="921" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv39:233 %select_ln935_3 = select i1 %icmp_ln935_4, i32 0, i32 %bitcast_ln744_7

]]></Node>
<StgValue><ssdm name="select_ln935_3"/></StgValue>
</operation>

<operation id="922" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv39:234 %this_amplitudes_addr_1 = getelementptr i32 %this_amplitudes_s, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="this_amplitudes_addr_1"/></StgValue>
</operation>

<operation id="923" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ifconv39:235 %store_ln400 = store i32 %select_ln935_3, i4 %this_amplitudes_addr_1

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="924" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
_ifconv39:287 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
