

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Thu Jun 13 11:27:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.806 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  7750742|  7750742|  25.810 ms|  25.810 ms|  7750678|  7750678|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+---------+---------+-----------+-----------+---------+---------+---------+
        |          |       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        | Instance | Module|   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------+-------+---------+---------+-----------+-----------+---------+---------+---------+
        |node6_U0  |node6  |   107664|   107664|   0.359 ms|   0.359 ms|   107664|   107664|       no|
        |node5_U0  |node5  |  7750677|  7750677|  25.810 ms|  25.810 ms|  7750677|  7750677|       no|
        |node4_U0  |node4  |    50192|    50192|   0.167 ms|   0.167 ms|    50192|    50192|       no|
        |node3_U0  |node3  |   107664|   107664|   0.359 ms|   0.359 ms|   107664|   107664|       no|
        |node2_U0  |node2  |  7750677|  7750677|  25.810 ms|  25.810 ms|  7750677|  7750677|       no|
        |node1_U0  |node1  |    50199|    50199|   0.167 ms|   0.167 ms|    50199|    50199|       no|
        |node0_U0  |node0  |    50179|    50179|   0.167 ms|   0.167 ms|    50179|    50179|       no|
        +----------+-------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        6|     -|      570|      468|    -|
|Instance             |      420|    30|     6275|     6974|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      426|    30|     6849|     7498|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       29|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        9|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------+-------+---------+----+------+------+-----+
    | Instance | Module| BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------+-------+---------+----+------+------+-----+
    |node0_U0  |node0  |        0|   0|   105|   369|    0|
    |node1_U0  |node1  |        0|   7|  1136|   942|    0|
    |node2_U0  |node2  |      105|   7|  1697|  1665|    0|
    |node3_U0  |node3  |      105|   2|   444|   863|    0|
    |node4_U0  |node4  |        0|   5|   669|   474|    0|
    |node5_U0  |node5  |      105|   7|  1703|  1687|    0|
    |node6_U0  |node6  |      105|   2|   521|   974|    0|
    +----------+-------+---------+----+------+------+-----+
    |Total     |       |      420|  30|  6275|  6974|    0|
    +----------+-------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------+---------+----+----+-----+-------+-----+---------+
    |  Name  | BRAM_18K| FF | LUT| URAM| Depth | Bits| Size:D*B|
    +--------+---------+----+----+-----+-------+-----+---------+
    |v107_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    |v108_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    |v109_U  |        1|  95|   0|    -|  53824|   32|  1722368|
    |v110_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    |v111_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    |v112_U  |        1|  95|   0|    -|  53824|   32|  1722368|
    +--------+---------+----+----+-----+-------+-----+---------+
    |Total   |        6| 570|   0|    0| 308352|  192|  9867264|
    +--------+---------+----+----+-----+-------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_idle                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready              |       and|   0|  0|   2|           1|           1|
    |node1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |node2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |node5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |node6_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_node1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_node2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_node5_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_node6_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  20|          10|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_node1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_node2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_node5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_node6_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_sync_reg_node1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_node2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_node5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_node6_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  4|   0|    4|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|v103_address0  |  out|   16|   ap_memory|          v103|         array|
|v103_ce0       |  out|    1|   ap_memory|          v103|         array|
|v103_d0        |  out|   32|   ap_memory|          v103|         array|
|v103_q0        |   in|   32|   ap_memory|          v103|         array|
|v103_we0       |  out|    1|   ap_memory|          v103|         array|
|v103_address1  |  out|   16|   ap_memory|          v103|         array|
|v103_ce1       |  out|    1|   ap_memory|          v103|         array|
|v103_d1        |  out|   32|   ap_memory|          v103|         array|
|v103_q1        |   in|   32|   ap_memory|          v103|         array|
|v103_we1       |  out|    1|   ap_memory|          v103|         array|
|v104_address0  |  out|   12|   ap_memory|          v104|         array|
|v104_ce0       |  out|    1|   ap_memory|          v104|         array|
|v104_d0        |  out|   32|   ap_memory|          v104|         array|
|v104_q0        |   in|   32|   ap_memory|          v104|         array|
|v104_we0       |  out|    1|   ap_memory|          v104|         array|
|v104_address1  |  out|   12|   ap_memory|          v104|         array|
|v104_ce1       |  out|    1|   ap_memory|          v104|         array|
|v104_d1        |  out|   32|   ap_memory|          v104|         array|
|v104_q1        |   in|   32|   ap_memory|          v104|         array|
|v104_we1       |  out|    1|   ap_memory|          v104|         array|
|v105_address0  |  out|   12|   ap_memory|          v105|         array|
|v105_ce0       |  out|    1|   ap_memory|          v105|         array|
|v105_d0        |  out|   32|   ap_memory|          v105|         array|
|v105_q0        |   in|   32|   ap_memory|          v105|         array|
|v105_we0       |  out|    1|   ap_memory|          v105|         array|
|v105_address1  |  out|   12|   ap_memory|          v105|         array|
|v105_ce1       |  out|    1|   ap_memory|          v105|         array|
|v105_d1        |  out|   32|   ap_memory|          v105|         array|
|v105_q1        |   in|   32|   ap_memory|          v105|         array|
|v105_we1       |  out|    1|   ap_memory|          v105|         array|
|v106_address0  |  out|   16|   ap_memory|          v106|         array|
|v106_ce0       |  out|    1|   ap_memory|          v106|         array|
|v106_d0        |  out|   32|   ap_memory|          v106|         array|
|v106_q0        |   in|   32|   ap_memory|          v106|         array|
|v106_we0       |  out|    1|   ap_memory|          v106|         array|
|v106_address1  |  out|   16|   ap_memory|          v106|         array|
|v106_ce1       |  out|    1|   ap_memory|          v106|         array|
|v106_d1        |  out|   32|   ap_memory|          v106|         array|
|v106_q1        |   in|   32|   ap_memory|          v106|         array|
|v106_we1       |  out|    1|   ap_memory|          v106|         array|
|ap_clk         |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       forward|  return value|
+---------------+-----+-----+------------+--------------+--------------+

