/* Generated by Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os) */

module multi_clocks(reset0, reset1, reset2, reset3, reset4, reset5, reset6, reset7, reset8, reset9, reset10, reset11, reset12, reset13, reset14, reset15, design_clk_0, design_clk_1, design_clk_2, design_clk_3, design_clk_4
, design_clk_5, design_clk_6, design_clk_7, design_clk_8, design_clk_9, design_clk_10, design_clk_11, design_clk_12, design_clk_13, design_clk_14, design_clk_15, cnt0, cnt1, cnt2, cnt3, cnt4, cnt5, cnt6, cnt7, cnt8, cnt9
, cnt10, cnt11, cnt12, cnt13, cnt14, cnt15);
  output [7:0] cnt10;
  output [7:0] cnt14;
  output [7:0] cnt4;
  output [7:0] cnt8;
  input design_clk_11;
  input design_clk_15;
  output [7:0] cnt1;
  output [7:0] cnt13;
  output [7:0] cnt3;
  output [7:0] cnt7;
  input design_clk_10;
  input design_clk_14;
  output [7:0] cnt11;
  output [7:0] cnt15;
  output [7:0] cnt5;
  output [7:0] cnt9;
  input design_clk_12;
  input design_clk_3;
  input design_clk_5;
  input design_clk_7;
  input design_clk_9;
  input reset1;
  input reset11;
  input reset12;
  input reset13;
  input reset14;
  input reset15;
  input reset2;
  input reset3;
  input reset4;
  input reset5;
  input reset6;
  input reset7;
  input reset9;
  input design_clk_1;
  input design_clk_13;
  input design_clk_2;
  input design_clk_4;
  input design_clk_6;
  input design_clk_8;
  input reset0;
  input reset10;
  output [7:0] cnt0;
  output [7:0] cnt12;
  output [7:0] cnt2;
  output [7:0] cnt6;
  input design_clk_0;
  input reset8;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8251 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8250 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8249 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8248 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8247 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8246 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8245 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8244 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8243 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8242 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8241 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8240 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8239 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8238 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8237 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8236 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8235 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8234 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8233 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8232 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8231 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8230 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8229 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8228 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8227 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8226 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8225 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8224 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8223 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8222 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8221 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8220 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:21.17-21.24" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset13 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:17.17-17.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset9 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:16.17-16.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset8 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:15.17-15.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset7 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:14.17-14.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset6 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:13.17-13.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset5 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:12.17-12.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset4 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:11.17-11.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset3 ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[7] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[1] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[3] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[5] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[7] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[1] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[4] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[2] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[4] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[6] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[0] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[2] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[0] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[1] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[2] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[3] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[5] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[6] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[1] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[3] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[5] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[7] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[1] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[3] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[5] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[7] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[0] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[2] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[3] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[4] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[5] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[6] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[7] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[0] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[1] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[2] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[3] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[4] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[5] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[0] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[4] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[6] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[7] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[2] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[4] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[6] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[0] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[2] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[4] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[6] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[0] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[2] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[4] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[6] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[7] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[1] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[3] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[5] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[7] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[0] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[1] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[2] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[3] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[4] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[5] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[6] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[7] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[0] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[1] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[3] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[5] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[7] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[1] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[3] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:38.17-38.30" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_14 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:34.17-34.30" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_10 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:10.17-10.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:22.17-22.24" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset14 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:19.17-19.24" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset11 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:9.17-9.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset1 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:36.17-36.30" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_12 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:24.17-24.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_0 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:48.27-48.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt8 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:46.27-46.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt6 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:44.27-44.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt4 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:42.27-42.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt2 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:53.27-53.32" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt13 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:50.27-50.32" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt10 ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:41.27-41.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt1 ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[1] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[3] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[5] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:33.17-33.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_9 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:31.17-31.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_7 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:29.17-29.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_5 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:27.17-27.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_3 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:39.17-39.30" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_15 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:35.17-35.30" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_11 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:23.17-23.24" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset15 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:20.17-20.24" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset12 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:18.17-18.24" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset10 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:8.17-8.23" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.reset0 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:55.27-55.32" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt15 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:52.27-52.32" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt12 ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[2] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[5] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[6] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[0] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[2] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[4] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[6] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[0] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[3] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[5] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:40.27-40.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt0 ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[0] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[2] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[4] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:32.17-32.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_8 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:30.17-30.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_6 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:28.17-28.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_4 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:26.17-26.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_2 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:37.17-37.30" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_13 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:25.17-25.29" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_1 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:49.27-49.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt9 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:47.27-47.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt7 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:45.27-45.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt5 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:43.27-43.31" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt3 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:54.27-54.32" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt14 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:51.27-51.32" *)
  wire [7:0] \$auto$rs_design_edit.cc:1146:execute$8253.cnt11 ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7854 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7857 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7860 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7863 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7866 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7869 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7872 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7875 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7878 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7881 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7884 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7887 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7890 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7893 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7896 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7899 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_0 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_10 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_11 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_12 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_13 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_14 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_15 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_3 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_4 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_5 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_6 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_7 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_8 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_9 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset0 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset10 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset11 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset12 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset13 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset14 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset15 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset3 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset4 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset5 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset6 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset7 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset8 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset9 ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[0] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[1] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[2] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[3] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[4] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[5] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[6] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[7] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[0] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[1] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[2] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[3] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[4] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[5] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[6] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[7] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[0] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[1] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[2] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[3] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[4] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[5] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[6] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[7] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[0] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[1] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[2] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[3] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[4] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[5] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[6] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57" *)
  wire \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[7] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[7] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[6] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[5] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[4] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[3] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[2] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[1] ;
  (* hdlname = "a11 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[0] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[7] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[6] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[5] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[4] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[3] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[2] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[1] ;
  (* hdlname = "a10 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[0] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[7] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[6] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[5] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[4] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[3] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[2] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[1] ;
  (* hdlname = "a1 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[0] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[7] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[6] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[5] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[4] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[3] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[2] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[1] ;
  (* hdlname = "a0 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[0] ;
  wire \$iopadmap$reset9 ;
  wire \$iopadmap$reset8 ;
  wire \$iopadmap$reset7 ;
  wire \$iopadmap$reset6 ;
  wire \$iopadmap$reset5 ;
  wire \$iopadmap$reset4 ;
  wire \$iopadmap$reset3 ;
  wire \$iopadmap$reset2 ;
  wire \$iopadmap$reset15 ;
  wire \$iopadmap$reset14 ;
  wire \$iopadmap$reset13 ;
  wire \$iopadmap$reset12 ;
  wire \$iopadmap$reset11 ;
  wire \$iopadmap$reset10 ;
  wire \$iopadmap$reset1 ;
  wire \$iopadmap$reset0 ;
  wire \$iopadmap$design_clk_9 ;
  wire \$iopadmap$design_clk_8 ;
  wire \$iopadmap$design_clk_7 ;
  wire \$iopadmap$design_clk_6 ;
  wire \$iopadmap$design_clk_5 ;
  wire \$iopadmap$design_clk_4 ;
  wire \$iopadmap$design_clk_3 ;
  wire \$iopadmap$design_clk_2 ;
  wire \$iopadmap$design_clk_15 ;
  wire \$iopadmap$design_clk_14 ;
  wire \$iopadmap$design_clk_13 ;
  wire \$iopadmap$design_clk_12 ;
  wire \$iopadmap$design_clk_11 ;
  wire \$iopadmap$design_clk_10 ;
  wire \$iopadmap$design_clk_1 ;
  wire \$iopadmap$design_clk_0 ;
  wire \$auto$clkbufmap.cc:317:execute$7899 ;
  wire \$auto$clkbufmap.cc:317:execute$7896 ;
  wire \$auto$clkbufmap.cc:317:execute$7893 ;
  wire \$auto$clkbufmap.cc:317:execute$7890 ;
  wire \$auto$clkbufmap.cc:317:execute$7887 ;
  wire \$auto$clkbufmap.cc:317:execute$7884 ;
  wire \$auto$clkbufmap.cc:317:execute$7881 ;
  wire \$auto$clkbufmap.cc:317:execute$7878 ;
  wire \$auto$clkbufmap.cc:317:execute$7875 ;
  wire \$auto$clkbufmap.cc:317:execute$7872 ;
  wire \$auto$clkbufmap.cc:317:execute$7869 ;
  wire \$auto$clkbufmap.cc:317:execute$7866 ;
  wire \$auto$clkbufmap.cc:317:execute$7863 ;
  wire \$auto$clkbufmap.cc:317:execute$7860 ;
  wire \$auto$clkbufmap.cc:317:execute$7857 ;
  wire \$auto$clkbufmap.cc:317:execute$7854 ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[5] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[3] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[1] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[7] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:50.27-50.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:50.27-50.32" *)
  wire [7:0] cnt10;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:54.27-54.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:54.27-54.32" *)
  wire [7:0] cnt14;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:44.27-44.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:44.27-44.31" *)
  wire [7:0] cnt4;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:48.27-48.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:48.27-48.31" *)
  wire [7:0] cnt8;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:35.17-35.30" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:35.17-35.30" *)
  wire design_clk_11;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:39.17-39.30" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:39.17-39.30" *)
  wire design_clk_15;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[6] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[3] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[0] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[5] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[2] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[6] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[3] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[1] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[0] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[3] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:41.27-41.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:41.27-41.31" *)
  wire [7:0] cnt1;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:53.27-53.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:53.27-53.32" *)
  wire [7:0] cnt13;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:43.27-43.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:43.27-43.31" *)
  wire [7:0] cnt3;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:47.27-47.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:47.27-47.31" *)
  wire [7:0] cnt7;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:34.17-34.30" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:34.17-34.30" *)
  wire design_clk_10;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:38.17-38.30" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:38.17-38.30" *)
  wire design_clk_14;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[6] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[7] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[1] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[4] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:51.27-51.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:51.27-51.32" *)
  wire [7:0] cnt11;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:55.27-55.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:55.27-55.32" *)
  wire [7:0] cnt15;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:45.27-45.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:45.27-45.31" *)
  wire [7:0] cnt5;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:49.27-49.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:49.27-49.31" *)
  wire [7:0] cnt9;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:36.17-36.30" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:36.17-36.30" *)
  wire design_clk_12;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:27.17-27.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:27.17-27.29" *)
  wire design_clk_3;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:29.17-29.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:29.17-29.29" *)
  wire design_clk_5;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:31.17-31.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:31.17-31.29" *)
  wire design_clk_7;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:33.17-33.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:33.17-33.29" *)
  wire design_clk_9;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:9.17-9.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:9.17-9.23" *)
  wire reset1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:19.17-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:19.17-19.24" *)
  wire reset11;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:20.17-20.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:20.17-20.24" *)
  wire reset12;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:21.17-21.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:21.17-21.24" *)
  wire reset13;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:22.17-22.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:22.17-22.24" *)
  wire reset14;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:23.17-23.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:23.17-23.24" *)
  wire reset15;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:10.17-10.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:10.17-10.23" *)
  wire reset2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:11.17-11.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:11.17-11.23" *)
  wire reset3;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:12.17-12.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:12.17-12.23" *)
  wire reset4;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:13.17-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:13.17-13.23" *)
  wire reset5;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:14.17-14.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:14.17-14.23" *)
  wire reset6;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:15.17-15.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:15.17-15.23" *)
  wire reset7;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:17.17-17.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:17.17-17.23" *)
  wire reset9;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:25.17-25.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:25.17-25.29" *)
  wire design_clk_1;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:37.17-37.30" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:37.17-37.30" *)
  wire design_clk_13;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[4] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[2] ;
  (* hdlname = "a8 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[0] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[6] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[4] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[3] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[2] ;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:26.17-26.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:26.17-26.29" *)
  wire design_clk_2;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:28.17-28.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:28.17-28.29" *)
  wire design_clk_4;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:30.17-30.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:30.17-30.29" *)
  wire design_clk_6;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:32.17-32.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:32.17-32.29" *)
  wire design_clk_8;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[7] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[5] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[3] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[1] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[7] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[5] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[3] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[1] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[6] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[3] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[1] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[7] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[4] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[1] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[6] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[3] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[0] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[5] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[2] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[0] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[5] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[2] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[7] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[4] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[1] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[6] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[3] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[0] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[5] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[2] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[7] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[4] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[1] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[5] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[2] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[0] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[6] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[3] ;
  (* hdlname = "a4 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[0] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[5] ;
  (* hdlname = "a3 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[2] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[7] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[4] ;
  (* hdlname = "a2 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[1] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[7] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[4] ;
  (* hdlname = "a15 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[1] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[6] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[3] ;
  (* hdlname = "a14 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[0] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[7] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[4] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[5] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[2] ;
  (* hdlname = "a12 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:8.17-8.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:8.17-8.23" *)
  wire reset0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:18.17-18.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:18.17-18.24" *)
  wire reset10;
  (* hdlname = "a7 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[0] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[6] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[4] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[2] ;
  (* hdlname = "a6 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[0] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[6] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[4] ;
  (* hdlname = "a5 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[2] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[7] ;
  (* hdlname = "a13 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[4] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[2] ;
  (* hdlname = "a9 cnt_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:40.27-40.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:40.27-40.31" *)
  wire [7:0] cnt0;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:52.27-52.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:52.27-52.32" *)
  wire [7:0] cnt12;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:42.27-42.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:42.27-42.31" *)
  wire [7:0] cnt2;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:46.27-46.31" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:46.27-46.31" *)
  wire [7:0] cnt6;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:24.17-24.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:24.17-24.29" *)
  wire design_clk_0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:16.17-16.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:16.17-16.23" *)
  wire reset8;
  wire \$auto$rs_design_edit.cc:878:execute$8220 ;
  wire \$auto$rs_design_edit.cc:878:execute$8221 ;
  wire \$auto$rs_design_edit.cc:878:execute$8222 ;
  wire \$auto$rs_design_edit.cc:878:execute$8223 ;
  wire \$auto$rs_design_edit.cc:878:execute$8224 ;
  wire \$auto$rs_design_edit.cc:878:execute$8225 ;
  wire \$auto$rs_design_edit.cc:878:execute$8226 ;
  wire \$auto$rs_design_edit.cc:878:execute$8227 ;
  wire \$auto$rs_design_edit.cc:878:execute$8228 ;
  wire \$auto$rs_design_edit.cc:878:execute$8229 ;
  wire \$auto$rs_design_edit.cc:878:execute$8230 ;
  wire \$auto$rs_design_edit.cc:878:execute$8231 ;
  wire \$auto$rs_design_edit.cc:878:execute$8232 ;
  wire \$auto$rs_design_edit.cc:878:execute$8233 ;
  wire \$auto$rs_design_edit.cc:878:execute$8234 ;
  wire \$auto$rs_design_edit.cc:878:execute$8235 ;
  wire \$auto$rs_design_edit.cc:878:execute$8236 ;
  wire \$auto$rs_design_edit.cc:878:execute$8237 ;
  wire \$auto$rs_design_edit.cc:878:execute$8238 ;
  wire \$auto$rs_design_edit.cc:878:execute$8239 ;
  wire \$auto$rs_design_edit.cc:878:execute$8240 ;
  wire \$auto$rs_design_edit.cc:878:execute$8241 ;
  wire \$auto$rs_design_edit.cc:878:execute$8242 ;
  wire \$auto$rs_design_edit.cc:878:execute$8243 ;
  wire \$auto$rs_design_edit.cc:878:execute$8244 ;
  wire \$auto$rs_design_edit.cc:878:execute$8245 ;
  wire \$auto$rs_design_edit.cc:878:execute$8246 ;
  wire \$auto$rs_design_edit.cc:878:execute$8247 ;
  wire \$auto$rs_design_edit.cc:878:execute$8248 ;
  wire \$auto$rs_design_edit.cc:878:execute$8249 ;
  wire \$auto$rs_design_edit.cc:878:execute$8250 ;
  wire \$auto$rs_design_edit.cc:878:execute$8251 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt3_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt3 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt4_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt4 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt5_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt5 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt6_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt6 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt7_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt7 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt8_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt8 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt9_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt9 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8220 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_0 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_0 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8221 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8222 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_10 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_10 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8223 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_11 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_11 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8224 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_12 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_12 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8225 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_13 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_13 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8226 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_14 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_14 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8227 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_15 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_15 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8228 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8229 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_3 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_3 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8230 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_4 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8231 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_5 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_5 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8232 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_6 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_6 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8233 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_7 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_7 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8234 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_8 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_8 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.design_clk_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8235 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.design_clk_9 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_9 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8236 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset0 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset0 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8237 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8238 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset10 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset10 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8239 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset11 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset11 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8240 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset12 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset12 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8241 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset13 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset13 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8242 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset14 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset14 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8243 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset15 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset15 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8244 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8245 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset3 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset3 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8246 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset4 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8247 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset5 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset5 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8248 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset6 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset6 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8249 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset7 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset7 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8250 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset8 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset8 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.reset9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8251 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.reset9 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset9 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7852  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_0 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7854 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7855  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7857 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7858  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_10 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7860 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7861  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_11 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7863 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7864  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_12 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7866 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7867  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_13 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7869 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7870  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_14 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7872 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7873  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_15 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7875 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7876  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7878 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7879  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_3 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7881 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7882  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_4 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7884 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7885  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_5 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7887 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7888  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_6 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7890 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7891  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_7 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7893 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7894  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_8 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7896 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:284:execute$7897  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$design_clk_9 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7899 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt0_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt0 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt10_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt10 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt11_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt11 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt12_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt12 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt13_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt13 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt14_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt14 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt15_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt15 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1_1  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1_2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1_3  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1_4  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1_5  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1_6  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt1_7  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$multi_clocks.cnt2  (
    .I(\$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$8253.cnt2 [0])
  );
  fabric_multi_clocks \$auto$rs_design_edit.cc:1144:execute$8252  (
    .\$auto$rs_design_edit.cc:878:execute$8251 (\$auto$rs_design_edit.cc:878:execute$8251 ),
    .\$auto$rs_design_edit.cc:878:execute$8250 (\$auto$rs_design_edit.cc:878:execute$8250 ),
    .\$auto$rs_design_edit.cc:878:execute$8249 (\$auto$rs_design_edit.cc:878:execute$8249 ),
    .\$auto$rs_design_edit.cc:878:execute$8248 (\$auto$rs_design_edit.cc:878:execute$8248 ),
    .\$auto$rs_design_edit.cc:878:execute$8247 (\$auto$rs_design_edit.cc:878:execute$8247 ),
    .\$auto$rs_design_edit.cc:878:execute$8246 (\$auto$rs_design_edit.cc:878:execute$8246 ),
    .\$auto$rs_design_edit.cc:878:execute$8245 (\$auto$rs_design_edit.cc:878:execute$8245 ),
    .\$auto$rs_design_edit.cc:878:execute$8244 (\$auto$rs_design_edit.cc:878:execute$8244 ),
    .\$auto$rs_design_edit.cc:878:execute$8243 (\$auto$rs_design_edit.cc:878:execute$8243 ),
    .\$auto$rs_design_edit.cc:878:execute$8242 (\$auto$rs_design_edit.cc:878:execute$8242 ),
    .\$auto$rs_design_edit.cc:878:execute$8241 (\$auto$rs_design_edit.cc:878:execute$8241 ),
    .\$auto$rs_design_edit.cc:878:execute$8240 (\$auto$rs_design_edit.cc:878:execute$8240 ),
    .\$auto$rs_design_edit.cc:878:execute$8239 (\$auto$rs_design_edit.cc:878:execute$8239 ),
    .\$auto$rs_design_edit.cc:878:execute$8238 (\$auto$rs_design_edit.cc:878:execute$8238 ),
    .\$auto$rs_design_edit.cc:878:execute$8237 (\$auto$rs_design_edit.cc:878:execute$8237 ),
    .\$auto$rs_design_edit.cc:878:execute$8236 (\$auto$rs_design_edit.cc:878:execute$8236 ),
    .\$auto$rs_design_edit.cc:878:execute$8235 (\$auto$rs_design_edit.cc:878:execute$8235 ),
    .\$auto$rs_design_edit.cc:878:execute$8234 (\$auto$rs_design_edit.cc:878:execute$8234 ),
    .\$auto$rs_design_edit.cc:878:execute$8233 (\$auto$rs_design_edit.cc:878:execute$8233 ),
    .\$auto$rs_design_edit.cc:878:execute$8232 (\$auto$rs_design_edit.cc:878:execute$8232 ),
    .\$auto$rs_design_edit.cc:878:execute$8231 (\$auto$rs_design_edit.cc:878:execute$8231 ),
    .\$auto$rs_design_edit.cc:878:execute$8230 (\$auto$rs_design_edit.cc:878:execute$8230 ),
    .\$auto$rs_design_edit.cc:878:execute$8229 (\$auto$rs_design_edit.cc:878:execute$8229 ),
    .\$auto$rs_design_edit.cc:878:execute$8228 (\$auto$rs_design_edit.cc:878:execute$8228 ),
    .\$auto$rs_design_edit.cc:878:execute$8227 (\$auto$rs_design_edit.cc:878:execute$8227 ),
    .\$auto$rs_design_edit.cc:878:execute$8226 (\$auto$rs_design_edit.cc:878:execute$8226 ),
    .\$auto$rs_design_edit.cc:878:execute$8225 (\$auto$rs_design_edit.cc:878:execute$8225 ),
    .\$auto$rs_design_edit.cc:878:execute$8224 (\$auto$rs_design_edit.cc:878:execute$8224 ),
    .\$auto$rs_design_edit.cc:878:execute$8223 (\$auto$rs_design_edit.cc:878:execute$8223 ),
    .\$auto$rs_design_edit.cc:878:execute$8222 (\$auto$rs_design_edit.cc:878:execute$8222 ),
    .\$auto$rs_design_edit.cc:878:execute$8221 (\$auto$rs_design_edit.cc:878:execute$8221 ),
    .\$auto$rs_design_edit.cc:878:execute$8220 (\$auto$rs_design_edit.cc:878:execute$8220 ),
    .\$auto$clkbufmap.cc:317:execute$7854 (\$auto$clkbufmap.cc:317:execute$7854 ),
    .\$auto$clkbufmap.cc:317:execute$7857 (\$auto$clkbufmap.cc:317:execute$7857 ),
    .\$auto$clkbufmap.cc:317:execute$7860 (\$auto$clkbufmap.cc:317:execute$7860 ),
    .\$auto$clkbufmap.cc:317:execute$7863 (\$auto$clkbufmap.cc:317:execute$7863 ),
    .\$auto$clkbufmap.cc:317:execute$7866 (\$auto$clkbufmap.cc:317:execute$7866 ),
    .\$auto$clkbufmap.cc:317:execute$7869 (\$auto$clkbufmap.cc:317:execute$7869 ),
    .\$auto$clkbufmap.cc:317:execute$7872 (\$auto$clkbufmap.cc:317:execute$7872 ),
    .\$auto$clkbufmap.cc:317:execute$7875 (\$auto$clkbufmap.cc:317:execute$7875 ),
    .\$auto$clkbufmap.cc:317:execute$7878 (\$auto$clkbufmap.cc:317:execute$7878 ),
    .\$auto$clkbufmap.cc:317:execute$7881 (\$auto$clkbufmap.cc:317:execute$7881 ),
    .\$auto$clkbufmap.cc:317:execute$7884 (\$auto$clkbufmap.cc:317:execute$7884 ),
    .\$auto$clkbufmap.cc:317:execute$7887 (\$auto$clkbufmap.cc:317:execute$7887 ),
    .\$auto$clkbufmap.cc:317:execute$7890 (\$auto$clkbufmap.cc:317:execute$7890 ),
    .\$auto$clkbufmap.cc:317:execute$7893 (\$auto$clkbufmap.cc:317:execute$7893 ),
    .\$auto$clkbufmap.cc:317:execute$7896 (\$auto$clkbufmap.cc:317:execute$7896 ),
    .\$auto$clkbufmap.cc:317:execute$7899 (\$auto$clkbufmap.cc:317:execute$7899 ),
    .\$iopadmap$reset0 (\$iopadmap$reset0 ),
    .\$iopadmap$reset1 (\$iopadmap$reset1 ),
    .\$iopadmap$reset10 (\$iopadmap$reset10 ),
    .\$iopadmap$reset11 (\$iopadmap$reset11 ),
    .\$iopadmap$reset12 (\$iopadmap$reset12 ),
    .\$iopadmap$reset13 (\$iopadmap$reset13 ),
    .\$iopadmap$reset14 (\$iopadmap$reset14 ),
    .\$iopadmap$reset15 (\$iopadmap$reset15 ),
    .\$iopadmap$reset2 (\$iopadmap$reset2 ),
    .\$iopadmap$reset3 (\$iopadmap$reset3 ),
    .\$iopadmap$reset4 (\$iopadmap$reset4 ),
    .\$iopadmap$reset5 (\$iopadmap$reset5 ),
    .\$iopadmap$reset6 (\$iopadmap$reset6 ),
    .\$iopadmap$reset7 (\$iopadmap$reset7 ),
    .\$iopadmap$reset8 (\$iopadmap$reset8 ),
    .\$iopadmap$reset9 (\$iopadmap$reset9 ),
    .\a0.cnt_reg[0] (\a0.cnt_reg[0] ),
    .\a0.cnt_reg[1] (\a0.cnt_reg[1] ),
    .\a0.cnt_reg[2] (\a0.cnt_reg[2] ),
    .\a0.cnt_reg[3] (\a0.cnt_reg[3] ),
    .\a0.cnt_reg[4] (\a0.cnt_reg[4] ),
    .\a0.cnt_reg[5] (\a0.cnt_reg[5] ),
    .\a0.cnt_reg[6] (\a0.cnt_reg[6] ),
    .\a0.cnt_reg[7] (\a0.cnt_reg[7] ),
    .\a1.cnt_reg[0] (\a1.cnt_reg[0] ),
    .\a1.cnt_reg[1] (\a1.cnt_reg[1] ),
    .\a1.cnt_reg[2] (\a1.cnt_reg[2] ),
    .\a1.cnt_reg[3] (\a1.cnt_reg[3] ),
    .\a1.cnt_reg[4] (\a1.cnt_reg[4] ),
    .\a1.cnt_reg[5] (\a1.cnt_reg[5] ),
    .\a1.cnt_reg[6] (\a1.cnt_reg[6] ),
    .\a1.cnt_reg[7] (\a1.cnt_reg[7] ),
    .\a10.cnt_reg[0] (\a10.cnt_reg[0] ),
    .\a10.cnt_reg[1] (\a10.cnt_reg[1] ),
    .\a10.cnt_reg[2] (\a10.cnt_reg[2] ),
    .\a10.cnt_reg[3] (\a10.cnt_reg[3] ),
    .\a10.cnt_reg[4] (\a10.cnt_reg[4] ),
    .\a10.cnt_reg[5] (\a10.cnt_reg[5] ),
    .\a10.cnt_reg[6] (\a10.cnt_reg[6] ),
    .\a10.cnt_reg[7] (\a10.cnt_reg[7] ),
    .\a11.cnt_reg[0] (\a11.cnt_reg[0] ),
    .\a11.cnt_reg[1] (\a11.cnt_reg[1] ),
    .\a11.cnt_reg[2] (\a11.cnt_reg[2] ),
    .\a11.cnt_reg[3] (\a11.cnt_reg[3] ),
    .\a11.cnt_reg[4] (\a11.cnt_reg[4] ),
    .\a11.cnt_reg[5] (\a11.cnt_reg[5] ),
    .\a11.cnt_reg[6] (\a11.cnt_reg[6] ),
    .\a11.cnt_reg[7] (\a11.cnt_reg[7] ),
    .\a12.cnt_reg[0] (\a12.cnt_reg[0] ),
    .\a12.cnt_reg[1] (\a12.cnt_reg[1] ),
    .\a12.cnt_reg[2] (\a12.cnt_reg[2] ),
    .\a12.cnt_reg[3] (\a12.cnt_reg[3] ),
    .\a12.cnt_reg[4] (\a12.cnt_reg[4] ),
    .\a12.cnt_reg[5] (\a12.cnt_reg[5] ),
    .\a12.cnt_reg[6] (\a12.cnt_reg[6] ),
    .\a12.cnt_reg[7] (\a12.cnt_reg[7] ),
    .\a13.cnt_reg[0] (\a13.cnt_reg[0] ),
    .\a13.cnt_reg[1] (\a13.cnt_reg[1] ),
    .\a13.cnt_reg[2] (\a13.cnt_reg[2] ),
    .\a13.cnt_reg[3] (\a13.cnt_reg[3] ),
    .\a13.cnt_reg[4] (\a13.cnt_reg[4] ),
    .\a13.cnt_reg[5] (\a13.cnt_reg[5] ),
    .\a13.cnt_reg[6] (\a13.cnt_reg[6] ),
    .\a13.cnt_reg[7] (\a13.cnt_reg[7] ),
    .\a14.cnt_reg[0] (\a14.cnt_reg[0] ),
    .\a14.cnt_reg[1] (\a14.cnt_reg[1] ),
    .\a14.cnt_reg[2] (\a14.cnt_reg[2] ),
    .\a14.cnt_reg[3] (\a14.cnt_reg[3] ),
    .\a14.cnt_reg[4] (\a14.cnt_reg[4] ),
    .\a14.cnt_reg[5] (\a14.cnt_reg[5] ),
    .\a14.cnt_reg[6] (\a14.cnt_reg[6] ),
    .\a14.cnt_reg[7] (\a14.cnt_reg[7] ),
    .\a15.cnt_reg[0] (\a15.cnt_reg[0] ),
    .\a15.cnt_reg[1] (\a15.cnt_reg[1] ),
    .\a15.cnt_reg[2] (\a15.cnt_reg[2] ),
    .\a15.cnt_reg[3] (\a15.cnt_reg[3] ),
    .\a15.cnt_reg[4] (\a15.cnt_reg[4] ),
    .\a15.cnt_reg[5] (\a15.cnt_reg[5] ),
    .\a15.cnt_reg[6] (\a15.cnt_reg[6] ),
    .\a15.cnt_reg[7] (\a15.cnt_reg[7] ),
    .\a2.cnt_reg[0] (\a2.cnt_reg[0] ),
    .\a2.cnt_reg[1] (\a2.cnt_reg[1] ),
    .\a2.cnt_reg[2] (\a2.cnt_reg[2] ),
    .\a2.cnt_reg[3] (\a2.cnt_reg[3] ),
    .\a2.cnt_reg[4] (\a2.cnt_reg[4] ),
    .\a2.cnt_reg[5] (\a2.cnt_reg[5] ),
    .\a2.cnt_reg[6] (\a2.cnt_reg[6] ),
    .\a2.cnt_reg[7] (\a2.cnt_reg[7] ),
    .\a3.cnt_reg[0] (\a3.cnt_reg[0] ),
    .\a3.cnt_reg[1] (\a3.cnt_reg[1] ),
    .\a3.cnt_reg[2] (\a3.cnt_reg[2] ),
    .\a3.cnt_reg[3] (\a3.cnt_reg[3] ),
    .\a3.cnt_reg[4] (\a3.cnt_reg[4] ),
    .\a3.cnt_reg[5] (\a3.cnt_reg[5] ),
    .\a3.cnt_reg[6] (\a3.cnt_reg[6] ),
    .\a3.cnt_reg[7] (\a3.cnt_reg[7] ),
    .\a4.cnt_reg[0] (\a4.cnt_reg[0] ),
    .\a4.cnt_reg[1] (\a4.cnt_reg[1] ),
    .\a4.cnt_reg[2] (\a4.cnt_reg[2] ),
    .\a4.cnt_reg[3] (\a4.cnt_reg[3] ),
    .\a4.cnt_reg[4] (\a4.cnt_reg[4] ),
    .\a4.cnt_reg[5] (\a4.cnt_reg[5] ),
    .\a4.cnt_reg[6] (\a4.cnt_reg[6] ),
    .\a4.cnt_reg[7] (\a4.cnt_reg[7] ),
    .\a5.cnt_reg[0] (\a5.cnt_reg[0] ),
    .\a5.cnt_reg[1] (\a5.cnt_reg[1] ),
    .\a5.cnt_reg[2] (\a5.cnt_reg[2] ),
    .\a5.cnt_reg[3] (\a5.cnt_reg[3] ),
    .\a5.cnt_reg[4] (\a5.cnt_reg[4] ),
    .\a5.cnt_reg[5] (\a5.cnt_reg[5] ),
    .\a5.cnt_reg[6] (\a5.cnt_reg[6] ),
    .\a5.cnt_reg[7] (\a5.cnt_reg[7] ),
    .\a6.cnt_reg[0] (\a6.cnt_reg[0] ),
    .\a6.cnt_reg[1] (\a6.cnt_reg[1] ),
    .\a6.cnt_reg[2] (\a6.cnt_reg[2] ),
    .\a6.cnt_reg[3] (\a6.cnt_reg[3] ),
    .\a6.cnt_reg[4] (\a6.cnt_reg[4] ),
    .\a6.cnt_reg[5] (\a6.cnt_reg[5] ),
    .\a6.cnt_reg[6] (\a6.cnt_reg[6] ),
    .\a6.cnt_reg[7] (\a6.cnt_reg[7] ),
    .\a7.cnt_reg[0] (\a7.cnt_reg[0] ),
    .\a7.cnt_reg[1] (\a7.cnt_reg[1] ),
    .\a7.cnt_reg[2] (\a7.cnt_reg[2] ),
    .\a7.cnt_reg[3] (\a7.cnt_reg[3] ),
    .\a7.cnt_reg[4] (\a7.cnt_reg[4] ),
    .\a7.cnt_reg[5] (\a7.cnt_reg[5] ),
    .\a7.cnt_reg[6] (\a7.cnt_reg[6] ),
    .\a7.cnt_reg[7] (\a7.cnt_reg[7] ),
    .\a8.cnt_reg[0] (\a8.cnt_reg[0] ),
    .\a8.cnt_reg[1] (\a8.cnt_reg[1] ),
    .\a8.cnt_reg[2] (\a8.cnt_reg[2] ),
    .\a8.cnt_reg[3] (\a8.cnt_reg[3] ),
    .\a8.cnt_reg[4] (\a8.cnt_reg[4] ),
    .\a8.cnt_reg[5] (\a8.cnt_reg[5] ),
    .\a8.cnt_reg[6] (\a8.cnt_reg[6] ),
    .\a8.cnt_reg[7] (\a8.cnt_reg[7] ),
    .\a9.cnt_reg[0] (\a9.cnt_reg[0] ),
    .\a9.cnt_reg[1] (\a9.cnt_reg[1] ),
    .\a9.cnt_reg[2] (\a9.cnt_reg[2] ),
    .\a9.cnt_reg[3] (\a9.cnt_reg[3] ),
    .\a9.cnt_reg[4] (\a9.cnt_reg[4] ),
    .\a9.cnt_reg[5] (\a9.cnt_reg[5] ),
    .\a9.cnt_reg[6] (\a9.cnt_reg[6] ),
    .\a9.cnt_reg[7] (\a9.cnt_reg[7] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8251  = \$auto$rs_design_edit.cc:878:execute$8251 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8250  = \$auto$rs_design_edit.cc:878:execute$8250 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8249  = \$auto$rs_design_edit.cc:878:execute$8249 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8248  = \$auto$rs_design_edit.cc:878:execute$8248 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8247  = \$auto$rs_design_edit.cc:878:execute$8247 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8246  = \$auto$rs_design_edit.cc:878:execute$8246 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8245  = \$auto$rs_design_edit.cc:878:execute$8245 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8244  = \$auto$rs_design_edit.cc:878:execute$8244 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8243  = \$auto$rs_design_edit.cc:878:execute$8243 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8242  = \$auto$rs_design_edit.cc:878:execute$8242 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8241  = \$auto$rs_design_edit.cc:878:execute$8241 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8240  = \$auto$rs_design_edit.cc:878:execute$8240 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8239  = \$auto$rs_design_edit.cc:878:execute$8239 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8238  = \$auto$rs_design_edit.cc:878:execute$8238 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8237  = \$auto$rs_design_edit.cc:878:execute$8237 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8236  = \$auto$rs_design_edit.cc:878:execute$8236 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8235  = \$auto$rs_design_edit.cc:878:execute$8235 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8234  = \$auto$rs_design_edit.cc:878:execute$8234 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8233  = \$auto$rs_design_edit.cc:878:execute$8233 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8232  = \$auto$rs_design_edit.cc:878:execute$8232 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8231  = \$auto$rs_design_edit.cc:878:execute$8231 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8230  = \$auto$rs_design_edit.cc:878:execute$8230 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8229  = \$auto$rs_design_edit.cc:878:execute$8229 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8228  = \$auto$rs_design_edit.cc:878:execute$8228 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8227  = \$auto$rs_design_edit.cc:878:execute$8227 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8226  = \$auto$rs_design_edit.cc:878:execute$8226 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8225  = \$auto$rs_design_edit.cc:878:execute$8225 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8224  = \$auto$rs_design_edit.cc:878:execute$8224 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8223  = \$auto$rs_design_edit.cc:878:execute$8223 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8222  = \$auto$rs_design_edit.cc:878:execute$8222 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8221  = \$auto$rs_design_edit.cc:878:execute$8221 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$rs_design_edit.cc:878:execute$8220  = \$auto$rs_design_edit.cc:878:execute$8220 ;
  assign \$auto$clkbufmap.cc:317:execute$7854  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7854 ;
  assign \$auto$clkbufmap.cc:317:execute$7857  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7857 ;
  assign \$auto$clkbufmap.cc:317:execute$7860  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7860 ;
  assign \$auto$clkbufmap.cc:317:execute$7863  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7863 ;
  assign \$auto$clkbufmap.cc:317:execute$7866  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7866 ;
  assign \$auto$clkbufmap.cc:317:execute$7869  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7869 ;
  assign \$auto$clkbufmap.cc:317:execute$7872  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7872 ;
  assign \$auto$clkbufmap.cc:317:execute$7875  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7875 ;
  assign \$auto$clkbufmap.cc:317:execute$7878  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7878 ;
  assign \$auto$clkbufmap.cc:317:execute$7881  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7881 ;
  assign \$auto$clkbufmap.cc:317:execute$7884  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7884 ;
  assign \$auto$clkbufmap.cc:317:execute$7887  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7887 ;
  assign \$auto$clkbufmap.cc:317:execute$7890  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7890 ;
  assign \$auto$clkbufmap.cc:317:execute$7893  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7893 ;
  assign \$auto$clkbufmap.cc:317:execute$7896  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7896 ;
  assign \$auto$clkbufmap.cc:317:execute$7899  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$auto$clkbufmap.cc:317:execute$7899 ;
  assign \$iopadmap$reset0  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset0 ;
  assign \$iopadmap$reset1  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset1 ;
  assign \$iopadmap$reset10  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset10 ;
  assign \$iopadmap$reset11  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset11 ;
  assign \$iopadmap$reset12  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset12 ;
  assign \$iopadmap$reset13  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset13 ;
  assign \$iopadmap$reset14  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset14 ;
  assign \$iopadmap$reset15  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset15 ;
  assign \$iopadmap$reset2  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset2 ;
  assign \$iopadmap$reset3  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset3 ;
  assign \$iopadmap$reset4  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset4 ;
  assign \$iopadmap$reset5  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset5 ;
  assign \$iopadmap$reset6  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset6 ;
  assign \$iopadmap$reset7  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset7 ;
  assign \$iopadmap$reset8  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset8 ;
  assign \$iopadmap$reset9  = \$flatten$auto$rs_design_edit.cc:1146:execute$8253.$iopadmap$reset9 ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[0]  = \a0.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[1]  = \a0.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[2]  = \a0.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[3]  = \a0.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[4]  = \a0.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[5]  = \a0.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[6]  = \a0.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a0.cnt_reg[7]  = \a0.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[0]  = \a1.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[1]  = \a1.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[2]  = \a1.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[3]  = \a1.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[4]  = \a1.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[5]  = \a1.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[6]  = \a1.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a1.cnt_reg[7]  = \a1.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[0]  = \a10.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[1]  = \a10.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[2]  = \a10.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[3]  = \a10.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[4]  = \a10.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[5]  = \a10.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[6]  = \a10.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a10.cnt_reg[7]  = \a10.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[0]  = \a11.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[1]  = \a11.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[2]  = \a11.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[3]  = \a11.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[4]  = \a11.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[5]  = \a11.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[6]  = \a11.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a11.cnt_reg[7]  = \a11.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[0]  = \a12.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[1]  = \a12.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[2]  = \a12.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[3]  = \a12.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[4]  = \a12.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[5]  = \a12.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[6]  = \a12.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a12.cnt_reg[7]  = \a12.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[0]  = \a13.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[1]  = \a13.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[2]  = \a13.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[3]  = \a13.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[4]  = \a13.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[5]  = \a13.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[6]  = \a13.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a13.cnt_reg[7]  = \a13.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[0]  = \a14.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[1]  = \a14.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[2]  = \a14.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[3]  = \a14.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[4]  = \a14.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[5]  = \a14.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[6]  = \a14.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a14.cnt_reg[7]  = \a14.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[0]  = \a15.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[1]  = \a15.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[2]  = \a15.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[3]  = \a15.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[4]  = \a15.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[5]  = \a15.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[6]  = \a15.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a15.cnt_reg[7]  = \a15.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[0]  = \a2.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[1]  = \a2.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[2]  = \a2.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[3]  = \a2.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[4]  = \a2.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[5]  = \a2.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[6]  = \a2.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a2.cnt_reg[7]  = \a2.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[0]  = \a3.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[1]  = \a3.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[2]  = \a3.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[3]  = \a3.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[4]  = \a3.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[5]  = \a3.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[6]  = \a3.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a3.cnt_reg[7]  = \a3.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[0]  = \a4.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[1]  = \a4.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[2]  = \a4.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[3]  = \a4.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[4]  = \a4.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[5]  = \a4.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[6]  = \a4.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a4.cnt_reg[7]  = \a4.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[0]  = \a5.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[1]  = \a5.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[2]  = \a5.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[3]  = \a5.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[4]  = \a5.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[5]  = \a5.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[6]  = \a5.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a5.cnt_reg[7]  = \a5.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[0]  = \a6.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[1]  = \a6.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[2]  = \a6.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[3]  = \a6.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[4]  = \a6.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[5]  = \a6.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[6]  = \a6.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a6.cnt_reg[7]  = \a6.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[0]  = \a7.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[1]  = \a7.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[2]  = \a7.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[3]  = \a7.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[4]  = \a7.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[5]  = \a7.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[6]  = \a7.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a7.cnt_reg[7]  = \a7.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[0]  = \a8.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[1]  = \a8.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[2]  = \a8.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[3]  = \a8.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[4]  = \a8.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[5]  = \a8.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[6]  = \a8.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a8.cnt_reg[7]  = \a8.cnt_reg[7] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[0]  = \a9.cnt_reg[0] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[1]  = \a9.cnt_reg[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[2]  = \a9.cnt_reg[2] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[3]  = \a9.cnt_reg[3] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[4]  = \a9.cnt_reg[4] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[5]  = \a9.cnt_reg[5] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[6]  = \a9.cnt_reg[6] ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.a9.cnt_reg[7]  = \a9.cnt_reg[7] ;
  assign cnt0 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt0 ;
  assign cnt1 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt1 ;
  assign cnt10 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt10 ;
  assign cnt11 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt11 ;
  assign cnt12 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt12 ;
  assign cnt13 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt13 ;
  assign cnt14 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt14 ;
  assign cnt15 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt15 ;
  assign cnt2 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt2 ;
  assign cnt3 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt3 ;
  assign cnt4 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt4 ;
  assign cnt5 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt5 ;
  assign cnt6 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt6 ;
  assign cnt7 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt7 ;
  assign cnt8 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt8 ;
  assign cnt9 = \$auto$rs_design_edit.cc:1146:execute$8253.cnt9 ;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_0  = design_clk_0;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_1  = design_clk_1;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_10  = design_clk_10;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_11  = design_clk_11;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_12  = design_clk_12;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_13  = design_clk_13;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_14  = design_clk_14;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_15  = design_clk_15;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_2  = design_clk_2;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_3  = design_clk_3;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_4  = design_clk_4;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_5  = design_clk_5;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_6  = design_clk_6;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_7  = design_clk_7;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_8  = design_clk_8;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.design_clk_9  = design_clk_9;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset0  = reset0;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset1  = reset1;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset10  = reset10;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset11  = reset11;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset12  = reset12;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset13  = reset13;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset14  = reset14;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset15  = reset15;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset2  = reset2;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset3  = reset3;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset4  = reset4;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset5  = reset5;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset6  = reset6;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset7  = reset7;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset8  = reset8;
  assign \$auto$rs_design_edit.cc:1146:execute$8253.reset9  = reset9;
endmodule
