// Mem file initialization records.
//
// SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
// Vivado v2018.1 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday May 01, 2018 - 03:57:16 pm, from:
//
//     Map file     - /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'dut_design_1_i_microblaze_0.dut_design_1_i_microblaze_0_local_memory_lmb_bram_8K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
