#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005DAFD8 .scope module, "clock" "clock" 2 1;
 .timescale 0 0;
v005DCB88_0 .var "clk", 0 0;
S_005DAF50 .scope module, "ram4x1" "ram4x1" 3 5;
 .timescale 0 0;
L_006133E8 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_005DD1F0 .functor NOT 1, L_00646908, C4<0>, C4<0>, C4<0>;
L_005DD5D8 .functor NOT 1, L_006469B8, C4<0>, C4<0>, C4<0>;
L_00646E60 .functor NOT 1, L_00646A68, C4<0>, C4<0>, C4<0>;
L_00646F08 .functor NOT 1, L_00646B18, C4<0>, C4<0>, C4<0>;
v00646330_0 .net *"_s0", 0 0, L_005DD1F0; 1 drivers
v00646388_0 .net *"_s11", 0 0, L_00646A68; 1 drivers
v006463E0_0 .net *"_s12", 0 0, L_00646F08; 1 drivers
v00646438_0 .net *"_s15", 0 0, L_00646B18; 1 drivers
v00646490_0 .net *"_s3", 0 0, L_00646908; 1 drivers
v006464E8_0 .net *"_s4", 0 0, L_005DD5D8; 1 drivers
v00646540_0 .net *"_s7", 0 0, L_006469B8; 1 drivers
v00646598_0 .net *"_s8", 0 0, L_00646E60; 1 drivers
v006465F0_0 .net "a", 0 0, L_006133E8; 1 drivers
v00646648_0 .net "addr", 0 0, C4<z>; 0 drivers
v006466A0_0 .net "clk", 0 0, C4<z>; 0 drivers
v006466F8_0 .net "i", 3 0, C4<zzzz>; 0 drivers
RS_006154F4 .resolv tri, L_006468B0, L_00646960, L_00646A10, L_00646AC0;
v00646750_0 .net8 "ino", 3 0, RS_006154F4; 4 drivers
RS_0061550C .resolv tri, L_00646B70, L_00646CD0, L_00647660, L_006477C0;
v006467A8_0 .net8 "s", 3 0, RS_0061550C; 4 drivers
RS_00615524 .resolv tri, L_00646BC8, L_00646D28, L_006476B8, L_00647818;
v00646800_0 .net8 "snot", 3 0, RS_00615524; 4 drivers
v00646858_0 .net "wr", 0 0, C4<z>; 0 drivers
L_006468B0 .part/pv L_005DD1F0, 0, 1, 4;
L_00646908 .part C4<zzzz>, 0, 1;
L_00646960 .part/pv L_005DD5D8, 1, 1, 4;
L_006469B8 .part C4<zzzz>, 1, 1;
L_00646A10 .part/pv L_00646E60, 2, 1, 4;
L_00646A68 .part C4<zzzz>, 2, 1;
L_00646AC0 .part/pv L_00646F08, 3, 1, 4;
L_00646B18 .part C4<zzzz>, 3, 1;
L_00646B70 .part/pv v00646280_0, 0, 1, 4;
L_00646BC8 .part/pv v006462D8_0, 0, 1, 4;
L_00646C20 .part C4<zzzz>, 0, 1;
L_00646C78 .part RS_006154F4, 0, 1;
L_00646CD0 .part/pv v006460C8_0, 1, 1, 4;
L_00646D28 .part/pv v00646120_0, 1, 1, 4;
L_00646D80 .part C4<zzzz>, 1, 1;
L_00646DD8 .part RS_006154F4, 1, 1;
L_00647660 .part/pv v00645F10_0, 2, 1, 4;
L_006476B8 .part/pv v00645F68_0, 2, 1, 4;
L_00647710 .part C4<zzzz>, 2, 1;
L_00647768 .part RS_006154F4, 2, 1;
L_006477C0 .part/pv v005D3C28_0, 3, 1, 4;
L_00647818 .part/pv v005DD0D8_0, 3, 1, 4;
L_00647870 .part C4<zzzz>, 3, 1;
L_006478C8 .part RS_006154F4, 3, 1;
S_005DAD30 .scope module, "jk1" "jkff" 3 17, 4 1, S_005DAF50;
 .timescale 0 0;
v00646178_0 .alias "clk", 0 0, v006465F0_0;
v006461D0_0 .net "j", 0 0, L_00646C20; 1 drivers
v00646228_0 .net "k", 0 0, L_00646C78; 1 drivers
v00646280_0 .var "q", 0 0;
v006462D8_0 .var "qnot", 0 0;
S_005DADB8 .scope module, "jk2" "jkff" 3 18, 4 1, S_005DAF50;
 .timescale 0 0;
v00645FC0_0 .alias "clk", 0 0, v006465F0_0;
v00646018_0 .net "j", 0 0, L_00646D80; 1 drivers
v00646070_0 .net "k", 0 0, L_00646DD8; 1 drivers
v006460C8_0 .var "q", 0 0;
v00646120_0 .var "qnot", 0 0;
S_005DAE40 .scope module, "jk3" "jkff" 3 19, 4 1, S_005DAF50;
 .timescale 0 0;
v005DD130_0 .alias "clk", 0 0, v006465F0_0;
v00645E60_0 .net "j", 0 0, L_00647710; 1 drivers
v00645EB8_0 .net "k", 0 0, L_00647768; 1 drivers
v00645F10_0 .var "q", 0 0;
v00645F68_0 .var "qnot", 0 0;
S_005DAEC8 .scope module, "jk4" "jkff" 3 20, 4 1, S_005DAF50;
 .timescale 0 0;
v005DCE28_0 .alias "clk", 0 0, v006465F0_0;
v005D3B78_0 .net "j", 0 0, L_00647870; 1 drivers
v005D3BD0_0 .net "k", 0 0, L_006478C8; 1 drivers
v005D3C28_0 .var "q", 0 0;
v005DD0D8_0 .var "qnot", 0 0;
E_00610D80 .event posedge, v005DCE28_0;
    .scope S_005DAFD8;
T_0 ;
    %set/v v005DCB88_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005DAFD8;
T_1 ;
    %delay 5, 0;
    %load/v 8, v005DCB88_0, 1;
    %inv 8, 1;
    %set/v v005DCB88_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005DAD30;
T_2 ;
    %wait E_00610D80;
    %load/v 8, v006461D0_0, 1;
    %load/v 9, v00646228_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00646280_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006462D8_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v006461D0_0, 1;
    %inv 8, 1;
    %load/v 9, v00646228_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00646280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006462D8_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v006461D0_0, 1;
    %load/v 9, v00646228_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v00646280_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00646280_0, 0, 8;
    %load/v 8, v006462D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006462D8_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005DADB8;
T_3 ;
    %wait E_00610D80;
    %load/v 8, v00646018_0, 1;
    %load/v 9, v00646070_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006460C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00646120_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00646018_0, 1;
    %inv 8, 1;
    %load/v 9, v00646070_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006460C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00646120_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00646018_0, 1;
    %load/v 9, v00646070_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v006460C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006460C8_0, 0, 8;
    %load/v 8, v00646120_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00646120_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005DAE40;
T_4 ;
    %wait E_00610D80;
    %load/v 8, v00645E60_0, 1;
    %load/v 9, v00645EB8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00645F10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00645F68_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00645E60_0, 1;
    %inv 8, 1;
    %load/v 9, v00645EB8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00645F10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00645F68_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v00645E60_0, 1;
    %load/v 9, v00645EB8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v00645F10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00645F10_0, 0, 8;
    %load/v 8, v00645F68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00645F68_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005DAEC8;
T_5 ;
    %wait E_00610D80;
    %load/v 8, v005D3B78_0, 1;
    %load/v 9, v005D3BD0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3C28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DD0D8_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005D3B78_0, 1;
    %inv 8, 1;
    %load/v 9, v005D3BD0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3C28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DD0D8_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005D3B78_0, 1;
    %load/v 9, v005D3BD0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v005D3C28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3C28_0, 0, 8;
    %load/v 8, v005DD0D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DD0D8_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\luana\Desktop\ed10\RAM4x1.v";
    "./jk.v";
