void *mlx5_accel_ipsec_sa_cmd_exec(struct mlx5_core_dev *mdev,\r\nstruct mlx5_accel_ipsec_sa *cmd)\r\n{\r\nif (!MLX5_IPSEC_DEV(mdev))\r\nreturn ERR_PTR(-EOPNOTSUPP);\r\nreturn mlx5_fpga_ipsec_sa_cmd_exec(mdev, cmd);\r\n}\r\nint mlx5_accel_ipsec_sa_cmd_wait(void *ctx)\r\n{\r\nreturn mlx5_fpga_ipsec_sa_cmd_wait(ctx);\r\n}\r\nu32 mlx5_accel_ipsec_device_caps(struct mlx5_core_dev *mdev)\r\n{\r\nreturn mlx5_fpga_ipsec_device_caps(mdev);\r\n}\r\nunsigned int mlx5_accel_ipsec_counters_count(struct mlx5_core_dev *mdev)\r\n{\r\nreturn mlx5_fpga_ipsec_counters_count(mdev);\r\n}\r\nint mlx5_accel_ipsec_counters_read(struct mlx5_core_dev *mdev, u64 *counters,\r\nunsigned int count)\r\n{\r\nreturn mlx5_fpga_ipsec_counters_read(mdev, counters, count);\r\n}\r\nint mlx5_accel_ipsec_init(struct mlx5_core_dev *mdev)\r\n{\r\nreturn mlx5_fpga_ipsec_init(mdev);\r\n}\r\nvoid mlx5_accel_ipsec_cleanup(struct mlx5_core_dev *mdev)\r\n{\r\nmlx5_fpga_ipsec_cleanup(mdev);\r\n}
