# 0. Survey Paper
## 0.1 Model Survey
- [ ] Object Detection in 20 Years: A Survey[pdf](https://arxiv.org/pdf/1905.05055.pdf)

## 0.2 Hardware Survey
- [ ] Efficient Processing of Deep Neural Networks: A Tutorial and Survey [pdf](https://ieeexplore.ieee.org/abstract/document/8114708)

- [ ] survey and benchmarking of machine learning accelerators [pdf](https://arxiv.org/pdf/1908.11348.pdf)

# 1.Model

## Classification Model

- [ ] LeNet [pdf](http://yann.lecun.com/exdb/publis/pdf/lecun-01a.pdf)
- [ ] ALexNet [pdf](https://papers.nips.cc/paper/4824-imagenet-classification-with-deep-convolutional-neural-networks.pdf)
- [ ] VGG [pdf](https://arxiv.org/pdf/1409.1556.pdf)
- [ ] GoogLeNet v1 [pdf](https://arxiv.org/pdf/1409.4842.pdf)
- [ ] GoogLeNet v2 [pdf](http://arxiv.org/abs/1502.03167)
- [ ] GoogLeNet v3 [pdf](http://arxiv.org/abs/1512.00567)
- [ ] GoogLeNet v4 [pdf](http://arxiv.org/abs/1602.07261)
- [ ] ResNet v1 [pdf](https://arxiv.org/pdf/1512.03385.pdf)
- [ ] Shuffle Net [pdf](https://arxiv.org/pdf/1707.01083.pdf)
- [ ] MobileNet [pdf](https://arxiv.org/pdf/1704.04861.pdf)

## Instance Segmentation


# 2. Hardware

## 2.1.2 ASIC(Tapout)

### 2.1.2.0 ISSCC
- [ ] Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks **(ISSCC'16)** [pdf](https://ieeexplore.ieee.org/document/7738524) 
- [ ] A 126.1mW Real-Time Natural UI/UX Processor with Embedded Deep-Learning Core for Low-Power Smart Glasses (ISSCC'16) [pdf](https://ieeexplore.ieee.org/abstract/document/7418003#full-text-header) 
- [ ] A 502GOPS and 0.984mW Dual-Mode ADAS SoC with RNN-FIS Engine for Intention Prediction in Automotive Black-Box System (ISSCC'16) [pdf](https://ieeexplore.ieee.org/document/7418004) 
- [ ] A 0.55V 1.1mW Artificial-Intelligence Processor with PVT Compensation for Micro Robots (ISSCC'16) [pdf](https://ieeexplore.ieee.org/document/7418005) 
- [ ] A 21.5M-Query-Vectors/s 3.37nJ/Vector Reconfigurable k-Nearest-Neighbor Accelerator with Adaptive Precision in 14nm Tri-Gate CMOS (ISSCC'16) [pdf](https://ieeexplore.ieee.org/document/7418006#full-text-header) 
- [ ] A 1.42TOPS/W Deep Convolutional Neural Network Recognition Processor for Intelligent IoE Systems (ISSCC'16) [pdf](https://ieeexplore.ieee.org/document/7418008) 
- [ ] A 4Gpixel/s 8/10b H.265/HEVC Video Decoder Chip for 8K Ultra HD Applications (ISSCC'16) [pdf](https://ieeexplore.ieee.org/document/7418009) 

- [ ]  A 2.9TOPS/W Deep Convolutional Neural Network SoC in FD-SOI 28nm for Intelligent Embedded Systems (ISSCC'17) [pdf](https://ieeexplore.ieee.org/abstract/document/7870349)
- [ ]  DNPU: An 8.1TOPS/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks (ISSCC'17) [pdf](https://ieeexplore.ieee.org/document/7870350)
- [ ]  A 28nm SoC with a 1.2GHz 568nJ/Prediction Sparse Deep-Neural-Network Engine with >0.1 Timing Error Rate Tolerance for IoT Applications (ISSCC'17) [pdf](https://ieeexplore.ieee.org/document/7870351#full-text-header)
- [ ]  A Scalable Speech Recognizer with Deep-Neural-Network Acoustic Models and Voice-Activated Power Gating (ISSCC'17) [pdf](https://ieeexplore.ieee.org/abstract/document/7870352)
- [ ]  ENVISION: A 0.26-to-10TOPS/W Subword-Parallel Dynamic-Voltage-Accuracy-Frequency-Scalable Convolutional Neural Network Processor in 28nm FDSOI (ISSCC'17) [pdf](https://ieeexplore.ieee.org/abstract/document/7870353)
- [ ]  A 0.62mW Ultra-Low-Power Convolutional-Neural-Network Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like Face Detector (ISSCC'17) [pdf](https://ieeexplore.ieee.org/document/7870354)
- [ ]  A 288μW Programmable Deep-Learning Processor with 270KB On-Chip Weight Storage Using Non-Uniform Memory Hierarchy for Mobile Intelligence (ISSCC'17) [pdf](https://ieeexplore.ieee.org/document/7870355)

- [ ]  QUEST: A 7.49TOPS Multi-Purpose Log-Quantized DNN Inference Engine Stacked on 96MB 3D SRAM Using Inductive-Coupling Technology in 40nm CMOS (ISSCC'18) [pdf](https://ieeexplore.ieee.org/document/8310261)
- [ ]  A 9.02mW CNN-Stereo-Based Real-Time 3D Hand-Gesture Recognition Processor for Smart Mobile Devices (ISSCC'18) [pdf](https://ieeexplore.ieee.org/document/8310263)
- [ ]  A 232-to-1996KS/s Robust Compressive-Sensing Reconstruction Engine for Real-Time Physiological Signals Monitoring (ISSCC'18) [pdf](https://ieeexplore.ieee.org/document/8310266)
- [ ]  UNPU: A 50.6TOPS/W Unified Deep Neural Network Accelerator with 1b-to-16b Fully-Variable Weight Bit-Precision (ISSCC'18) [pdf](https://ieeexplore.ieee.org/document/8310262)
- [ ]  An Always-On 3.8μJ/86% CIFAR-10 Mixed-Signal Binary CNN Processor with All Memory on Chip in 28nm CMOS (ISSCC'18) [pdf](https://ieeexplore.ieee.org/document/8310264)
- [ ]  A 1.8Gb/s 70.6pJ/b 128×16 Link-Adaptive Near-Optimal Massive MIMO Detector in 28nm UTBB-FDSOI (ISSCC'18) [pdf](https://ieeexplore.ieee.org/document/8310265)

- [ ]  An 11.5TOPS/W 1024-MAC Butterfly Structure Dual-Core Sparsity-Aware Neural Processing Unit in 8nm Flagship Mobile SoC (ISSCC'19) [pdf](https://ieeexplore.ieee.org/abstract/document/8662476)
- [ ]  An 879GOPS 243mW 80fps VGA Fully Visual CNN-SLAM Processor for Wide-Range Autonomous Exploration (ISSCC'19) [pdf](https://ieeexplore.ieee.org/document/8662397)
- [ ]  A 2.1TFLOPS/W Mobile Deep RL Accelerator with Transposable PE Array and Experience Compression (ISSCC'19) [pdf](https://ieeexplore.ieee.org/document/8662447)
- [ ]  A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural-Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1× Higher TOPS/mm2 and 6T HBST-TRAM-Based 2D Data-Reuse Architecture (ISSCC'19) [pdf](https://ieeexplore.ieee.org/document/8662360)
- [ ]  A 65nm 236.5nJ/Classification Neuromorphic Processor with 7.5% Energy Overhead On-Chip Learning Using Direct Spike-Only Feedback (ISSCC'19) [pdf](https://ieeexplore.ieee.org/document/8662398)
- [ ]  LNPU: A 25.3TFLOPS/W Sparse Deep-Neural-Network Learning Processor with Fine-Grained Mixed Precision of FP8-FP16 (ISSCC'19) [pdf](https://ieeexplore.ieee.org/document/8662302#full-text-header)

### 2.1.2.0 VLSI

## 2.1.2 ASIC (Simulation)
- [ ] EIE [pdf](https://arxiv.org/pdf/1602.01528.pdf)

## 2.2 FPGA
- [ ] ESE [pdf](https://arxiv.org/pdf/1612.00694.pdf)


## 2.3 Computing-in-Memory
