_include:
  - ../../exti/derive.yaml
  - cmpcr.yaml

MEMRMP:
  MEM_MODE:
    MainFlash: [0, Main Flash memory mapped at 0x0000 0000]
    SystemFlash: [1, System Flash memory mapped at 0x0000 0000]
    EmbeddedSRAM: [3, Embedded SRAM mapped at 0x0000 0000]

PMC:
  ADC1DC2: [0, 1]

EXTICR1:
  EXTI0:
    PA: [0, Select PAx as the source input for the EXTIx external interrupt]
    PB: [1, Select PBx as the source input for the EXTIx external interrupt]
    PC: [2, Select PCx as the source input for the EXTIx external interrupt]
    PD: [3, Select PDx as the source input for the EXTIx external interrupt]
    PE: [4, Select PEx as the source input for the EXTIx external interrupt]
    PF: [5, Select PFx as the source input for the EXTIx external interrupt]
    PG: [6, Select PGx as the source input for the EXTIx external interrupt]

CFGR2:
  PVDL:
    NotConnected: [0, "PVD interrupt not connected to TIM1/8 Break input. PVDE and PVDS[2:0] can be read and modified"]
    Connected: [1, "PVD interrupt connected to TIM1/8 Break input. PVDE and PVDS[2:0] are read-only"]
  CLL:
    NotConnected: [0, Cortex-M4 LOCKUP output not connected to TIM1/8 Break input]
    Connected: [1, Cortex-M4 LOCKUP output connected to TIM1/8 Break input]

CFGR:
  I2CFMP1_SDA:
    Clear: [0, ""]
    Forced: [1, "forces FM+ drive capability on I2CFMP1_SDA pin"]
  I2CFMP1_SCL:
    Clear: [0, ""]
    Forced: [1, "forces FM+ drive capability on I2CFMP1_SCL pin"]

MCHDLYCR:
  DFSDM2_CKOSEL: [0, 1]
  DFSDM2_CFG: [0, 1]
  DFSDM2_CK37SEL:
    CkIn3: [0, "The gated clock is distributed to CkIn3 (DM3 = 0)"]
    CkIn7: [1, "The gated clock is distributed to CkIn7 (DM3 = 1)"]
  DFSDM2_CK26SEL:
    CkIn2: [0, "The gated clock is distributed to CkIn2 (DM4 = 0)"]
    CkIn6: [1, "The gated clock is distributed to CkIn6 (DM4 = 1)"]
  DFSDM2_CK15SEL:
    CkIn1: [0, "The gated clock is distributed to CkIn1 (DM5 = 0)"]
    CkIn5: [1, "The gated clock is distributed to CkIn5 (DM5 = 1)"]
  DFSDM2_CK04SEL:
    CkIn0: [0, "The gated clock is distributed to CkIn0 (DM6 = 0)"]
    CkIn4: [1, "The gated clock is distributed to CkIn4 (DM6 = 1)"]
  DFSDM2_D6SEL: [0, 1]
  DFSDM2_D4SEL: [0, 1]
  DFSDM2_D2SEL: [0, 1]
  DFSDM2_D0SEL: [0, 1]
  MCHDLYEN2:
    Disabled: [0, "Delay clock for DFSDM2 is disabled (G[6:3] = 0)"]
    Enabled: [1, "Delay clock for DFSDM2 is enabled (G[6:3] = 1)"]
  DFSDM1_CKOSEL: [0, 1]
  DFSDM1_CFG: [0, 1]
  DFSDM1_CK13SEL:
    CkIn1: [0, "The gated clock is distributed to CkIn1 (DM1 = 0)"]
    CkIn3: [1, "The gated clock is distributed to CkIn3 (DM1 = 1)"]
  DFSDM1_CK02SEL:
    CkIn0: [0, "The gated clock is distributed to CkIn0 (DM2 = 0)"]
    CkIn2: [1, "The gated clock is distributed to CkIn2 (DM2 = 1)"]
  DFSDM1_D2SEL: [0, 1]
  DFSDM1_D0SEL: [0, 1]
  MCHDLYEN1:
    Disabled: [0, "Delay clock for DFSDM1 is disabled (G[2:1] = 0)"]
    Enabled: [1, "Delay clock for DFSDM1 is enabled (G[2:1] = 1)"]
  BSCKSEL: [0, 1]
