<profile>

<section name = "Vivado HLS Report for 'conv_acc'" level="0">
<item name = "Date">Sat Feb 15 07:48:27 2025
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">partition_0</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.312 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2309, 2310, 11.545 us, 11.550 us, 2304, 2304, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- acc_pixel_loop">2309, 2309, 7, 1, 1, 2304, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 403, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 300, -</column>
<column name="Register">0, -, 1738, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln703_10_fu_394_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_11_fu_323_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_12_fu_327_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_13_fu_332_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_14_fu_336_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_15_fu_385_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_16_fu_341_p2">+, 0, 0, 37, 30, 30</column>
<column name="add_ln703_17_fu_376_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_18_fu_367_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_19_fu_345_p2">+, 0, 0, 37, 30, 30</column>
<column name="add_ln703_1_fu_349_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_20_fu_371_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_21_fu_380_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_22_fu_389_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_2_fu_301_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_3_fu_305_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_4_fu_353_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_5_fu_310_p2">+, 0, 0, 37, 30, 30</column>
<column name="add_ln703_6_fu_358_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_7_fu_314_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_8_fu_318_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_9_fu_362_p2">+, 0, 0, 11, 30, 30</column>
<column name="add_ln703_fu_297_p2">+, 0, 0, 37, 30, 30</column>
<column name="pixel_index_fu_283_p2">+, 0, 0, 12, 12, 1</column>
<column name="tmp_V_750_fu_398_p2">+, 0, 0, 11, 30, 30</column>
<column name="ap_condition_382">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln273_fu_289_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_stream_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_10_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_11_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_12_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_13_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_14_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_15_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_16_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_17_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_18_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_19_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_20_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_21_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_22_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_23_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_24_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="acc_stream_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_pixel_index_01_phi_fu_273_p6">15, 3, 12, 36</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="pixel_index_01_reg_269">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln703_12_reg_557">30, 0, 30, 0</column>
<column name="add_ln703_14_reg_562">30, 0, 30, 0</column>
<column name="add_ln703_16_reg_567">30, 0, 30, 0</column>
<column name="add_ln703_16_reg_567_pp0_iter2_reg">30, 0, 30, 0</column>
<column name="add_ln703_19_reg_572">30, 0, 30, 0</column>
<column name="add_ln703_20_reg_587">30, 0, 30, 0</column>
<column name="add_ln703_21_reg_592">30, 0, 30, 0</column>
<column name="add_ln703_22_reg_597">30, 0, 30, 0</column>
<column name="add_ln703_3_reg_542">30, 0, 30, 0</column>
<column name="add_ln703_4_reg_577">30, 0, 30, 0</column>
<column name="add_ln703_5_reg_547">30, 0, 30, 0</column>
<column name="add_ln703_8_reg_552">30, 0, 30, 0</column>
<column name="add_ln703_9_reg_582">30, 0, 30, 0</column>
<column name="add_ln703_reg_537">30, 0, 30, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="icmp_ln273_reg_533">1, 0, 1, 0</column>
<column name="pixel_index_01_reg_269">12, 0, 12, 0</column>
<column name="pixel_index_reg_528">12, 0, 12, 0</column>
<column name="tmp_V_726_reg_408">30, 0, 30, 0</column>
<column name="tmp_V_726_reg_408_pp0_iter1_reg">30, 0, 30, 0</column>
<column name="tmp_V_727_reg_413">30, 0, 30, 0</column>
<column name="tmp_V_728_reg_418">30, 0, 30, 0</column>
<column name="tmp_V_729_reg_423">30, 0, 30, 0</column>
<column name="tmp_V_730_reg_428">30, 0, 30, 0</column>
<column name="tmp_V_731_reg_433">30, 0, 30, 0</column>
<column name="tmp_V_731_reg_433_pp0_iter1_reg">30, 0, 30, 0</column>
<column name="tmp_V_732_reg_438">30, 0, 30, 0</column>
<column name="tmp_V_733_reg_443">30, 0, 30, 0</column>
<column name="tmp_V_734_reg_448">30, 0, 30, 0</column>
<column name="tmp_V_735_reg_453">30, 0, 30, 0</column>
<column name="tmp_V_736_reg_458">30, 0, 30, 0</column>
<column name="tmp_V_737_reg_463">30, 0, 30, 0</column>
<column name="tmp_V_738_reg_468">30, 0, 30, 0</column>
<column name="tmp_V_739_reg_473">30, 0, 30, 0</column>
<column name="tmp_V_740_reg_478">30, 0, 30, 0</column>
<column name="tmp_V_741_reg_483">30, 0, 30, 0</column>
<column name="tmp_V_742_reg_488">30, 0, 30, 0</column>
<column name="tmp_V_743_reg_493">30, 0, 30, 0</column>
<column name="tmp_V_744_reg_498">30, 0, 30, 0</column>
<column name="tmp_V_745_reg_503">30, 0, 30, 0</column>
<column name="tmp_V_746_reg_508">30, 0, 30, 0</column>
<column name="tmp_V_746_reg_508_pp0_iter1_reg">30, 0, 30, 0</column>
<column name="tmp_V_747_reg_513">30, 0, 30, 0</column>
<column name="tmp_V_747_reg_513_pp0_iter1_reg">30, 0, 30, 0</column>
<column name="tmp_V_748_reg_518">30, 0, 30, 0</column>
<column name="tmp_V_749_reg_523">30, 0, 30, 0</column>
<column name="tmp_V_750_reg_602">30, 0, 30, 0</column>
<column name="tmp_V_reg_403">30, 0, 30, 0</column>
<column name="add_ln703_12_reg_557">64, 32, 30, 0</column>
<column name="add_ln703_14_reg_562">64, 32, 30, 0</column>
<column name="add_ln703_4_reg_577">64, 32, 30, 0</column>
<column name="add_ln703_9_reg_582">64, 32, 30, 0</column>
<column name="icmp_ln273_reg_533">64, 32, 1, 0</column>
<column name="tmp_V_743_reg_493">64, 32, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_acc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_acc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_acc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_acc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_acc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_acc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_acc, return value</column>
<column name="acc_stream_0_V_V_dout">in, 30, ap_fifo, acc_stream_0_V_V, pointer</column>
<column name="acc_stream_0_V_V_empty_n">in, 1, ap_fifo, acc_stream_0_V_V, pointer</column>
<column name="acc_stream_0_V_V_read">out, 1, ap_fifo, acc_stream_0_V_V, pointer</column>
<column name="acc_stream_1_V_V_dout">in, 30, ap_fifo, acc_stream_1_V_V, pointer</column>
<column name="acc_stream_1_V_V_empty_n">in, 1, ap_fifo, acc_stream_1_V_V, pointer</column>
<column name="acc_stream_1_V_V_read">out, 1, ap_fifo, acc_stream_1_V_V, pointer</column>
<column name="acc_stream_2_V_V_dout">in, 30, ap_fifo, acc_stream_2_V_V, pointer</column>
<column name="acc_stream_2_V_V_empty_n">in, 1, ap_fifo, acc_stream_2_V_V, pointer</column>
<column name="acc_stream_2_V_V_read">out, 1, ap_fifo, acc_stream_2_V_V, pointer</column>
<column name="acc_stream_3_V_V_dout">in, 30, ap_fifo, acc_stream_3_V_V, pointer</column>
<column name="acc_stream_3_V_V_empty_n">in, 1, ap_fifo, acc_stream_3_V_V, pointer</column>
<column name="acc_stream_3_V_V_read">out, 1, ap_fifo, acc_stream_3_V_V, pointer</column>
<column name="acc_stream_4_V_V_dout">in, 30, ap_fifo, acc_stream_4_V_V, pointer</column>
<column name="acc_stream_4_V_V_empty_n">in, 1, ap_fifo, acc_stream_4_V_V, pointer</column>
<column name="acc_stream_4_V_V_read">out, 1, ap_fifo, acc_stream_4_V_V, pointer</column>
<column name="acc_stream_5_V_V_dout">in, 30, ap_fifo, acc_stream_5_V_V, pointer</column>
<column name="acc_stream_5_V_V_empty_n">in, 1, ap_fifo, acc_stream_5_V_V, pointer</column>
<column name="acc_stream_5_V_V_read">out, 1, ap_fifo, acc_stream_5_V_V, pointer</column>
<column name="acc_stream_6_V_V_dout">in, 30, ap_fifo, acc_stream_6_V_V, pointer</column>
<column name="acc_stream_6_V_V_empty_n">in, 1, ap_fifo, acc_stream_6_V_V, pointer</column>
<column name="acc_stream_6_V_V_read">out, 1, ap_fifo, acc_stream_6_V_V, pointer</column>
<column name="acc_stream_7_V_V_dout">in, 30, ap_fifo, acc_stream_7_V_V, pointer</column>
<column name="acc_stream_7_V_V_empty_n">in, 1, ap_fifo, acc_stream_7_V_V, pointer</column>
<column name="acc_stream_7_V_V_read">out, 1, ap_fifo, acc_stream_7_V_V, pointer</column>
<column name="acc_stream_8_V_V_dout">in, 30, ap_fifo, acc_stream_8_V_V, pointer</column>
<column name="acc_stream_8_V_V_empty_n">in, 1, ap_fifo, acc_stream_8_V_V, pointer</column>
<column name="acc_stream_8_V_V_read">out, 1, ap_fifo, acc_stream_8_V_V, pointer</column>
<column name="acc_stream_9_V_V_dout">in, 30, ap_fifo, acc_stream_9_V_V, pointer</column>
<column name="acc_stream_9_V_V_empty_n">in, 1, ap_fifo, acc_stream_9_V_V, pointer</column>
<column name="acc_stream_9_V_V_read">out, 1, ap_fifo, acc_stream_9_V_V, pointer</column>
<column name="acc_stream_10_V_V_dout">in, 30, ap_fifo, acc_stream_10_V_V, pointer</column>
<column name="acc_stream_10_V_V_empty_n">in, 1, ap_fifo, acc_stream_10_V_V, pointer</column>
<column name="acc_stream_10_V_V_read">out, 1, ap_fifo, acc_stream_10_V_V, pointer</column>
<column name="acc_stream_11_V_V_dout">in, 30, ap_fifo, acc_stream_11_V_V, pointer</column>
<column name="acc_stream_11_V_V_empty_n">in, 1, ap_fifo, acc_stream_11_V_V, pointer</column>
<column name="acc_stream_11_V_V_read">out, 1, ap_fifo, acc_stream_11_V_V, pointer</column>
<column name="acc_stream_12_V_V_dout">in, 30, ap_fifo, acc_stream_12_V_V, pointer</column>
<column name="acc_stream_12_V_V_empty_n">in, 1, ap_fifo, acc_stream_12_V_V, pointer</column>
<column name="acc_stream_12_V_V_read">out, 1, ap_fifo, acc_stream_12_V_V, pointer</column>
<column name="acc_stream_13_V_V_dout">in, 30, ap_fifo, acc_stream_13_V_V, pointer</column>
<column name="acc_stream_13_V_V_empty_n">in, 1, ap_fifo, acc_stream_13_V_V, pointer</column>
<column name="acc_stream_13_V_V_read">out, 1, ap_fifo, acc_stream_13_V_V, pointer</column>
<column name="acc_stream_14_V_V_dout">in, 30, ap_fifo, acc_stream_14_V_V, pointer</column>
<column name="acc_stream_14_V_V_empty_n">in, 1, ap_fifo, acc_stream_14_V_V, pointer</column>
<column name="acc_stream_14_V_V_read">out, 1, ap_fifo, acc_stream_14_V_V, pointer</column>
<column name="acc_stream_15_V_V_dout">in, 30, ap_fifo, acc_stream_15_V_V, pointer</column>
<column name="acc_stream_15_V_V_empty_n">in, 1, ap_fifo, acc_stream_15_V_V, pointer</column>
<column name="acc_stream_15_V_V_read">out, 1, ap_fifo, acc_stream_15_V_V, pointer</column>
<column name="acc_stream_16_V_V_dout">in, 30, ap_fifo, acc_stream_16_V_V, pointer</column>
<column name="acc_stream_16_V_V_empty_n">in, 1, ap_fifo, acc_stream_16_V_V, pointer</column>
<column name="acc_stream_16_V_V_read">out, 1, ap_fifo, acc_stream_16_V_V, pointer</column>
<column name="acc_stream_17_V_V_dout">in, 30, ap_fifo, acc_stream_17_V_V, pointer</column>
<column name="acc_stream_17_V_V_empty_n">in, 1, ap_fifo, acc_stream_17_V_V, pointer</column>
<column name="acc_stream_17_V_V_read">out, 1, ap_fifo, acc_stream_17_V_V, pointer</column>
<column name="acc_stream_18_V_V_dout">in, 30, ap_fifo, acc_stream_18_V_V, pointer</column>
<column name="acc_stream_18_V_V_empty_n">in, 1, ap_fifo, acc_stream_18_V_V, pointer</column>
<column name="acc_stream_18_V_V_read">out, 1, ap_fifo, acc_stream_18_V_V, pointer</column>
<column name="acc_stream_19_V_V_dout">in, 30, ap_fifo, acc_stream_19_V_V, pointer</column>
<column name="acc_stream_19_V_V_empty_n">in, 1, ap_fifo, acc_stream_19_V_V, pointer</column>
<column name="acc_stream_19_V_V_read">out, 1, ap_fifo, acc_stream_19_V_V, pointer</column>
<column name="acc_stream_20_V_V_dout">in, 30, ap_fifo, acc_stream_20_V_V, pointer</column>
<column name="acc_stream_20_V_V_empty_n">in, 1, ap_fifo, acc_stream_20_V_V, pointer</column>
<column name="acc_stream_20_V_V_read">out, 1, ap_fifo, acc_stream_20_V_V, pointer</column>
<column name="acc_stream_21_V_V_dout">in, 30, ap_fifo, acc_stream_21_V_V, pointer</column>
<column name="acc_stream_21_V_V_empty_n">in, 1, ap_fifo, acc_stream_21_V_V, pointer</column>
<column name="acc_stream_21_V_V_read">out, 1, ap_fifo, acc_stream_21_V_V, pointer</column>
<column name="acc_stream_22_V_V_dout">in, 30, ap_fifo, acc_stream_22_V_V, pointer</column>
<column name="acc_stream_22_V_V_empty_n">in, 1, ap_fifo, acc_stream_22_V_V, pointer</column>
<column name="acc_stream_22_V_V_read">out, 1, ap_fifo, acc_stream_22_V_V, pointer</column>
<column name="acc_stream_23_V_V_dout">in, 30, ap_fifo, acc_stream_23_V_V, pointer</column>
<column name="acc_stream_23_V_V_empty_n">in, 1, ap_fifo, acc_stream_23_V_V, pointer</column>
<column name="acc_stream_23_V_V_read">out, 1, ap_fifo, acc_stream_23_V_V, pointer</column>
<column name="acc_stream_24_V_V_dout">in, 30, ap_fifo, acc_stream_24_V_V, pointer</column>
<column name="acc_stream_24_V_V_empty_n">in, 1, ap_fifo, acc_stream_24_V_V, pointer</column>
<column name="acc_stream_24_V_V_read">out, 1, ap_fifo, acc_stream_24_V_V, pointer</column>
<column name="out_V_V_din">out, 30, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
