,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/YosysHQ/picorv32.git,2015-06-06 11:52:27+00:00,PicoRV32 - A Size-Optimized RISC-V CPU,695,YosysHQ/picorv32,36978369,Verilog,picorv32,923,2756,2024-04-12 01:55:24+00:00,[],https://api.github.com/licenses/isc
1,https://github.com/aolofsson/oh.git,2015-04-22 01:16:42+00:00,Verilog library for ASIC and FPGA designers,274,aolofsson/oh,34361064,Verilog,oh,43330,1072,2024-04-10 12:13:27+00:00,[],https://api.github.com/licenses/mit
2,https://github.com/KastnerRG/riffa.git,2015-05-04 21:24:17+00:00,The RIFFA development repository,301,KastnerRG/riffa,35060538,Verilog,riffa,119245,714,2024-04-12 03:27:05+00:00,[],
3,https://github.com/ultraembedded/cores.git,2015-05-30 17:00:07+00:00,Various HDL (Verilog) IP Cores,194,ultraembedded/cores,36567136,Verilog,cores,216,628,2024-04-10 10:18:51+00:00,"['verilog', 'rtl', 'verilog-hdl', 'fpga', 'verilator', 'verilog-components', 'asic', 'sdram', 'sram', 'audio', 'i2s', 'spi', 'uart', 'usb']",None
4,https://github.com/OpenTimer/OpenTimer.git,2015-07-14 14:26:43+00:00,A High-performance Timing Analysis Tool for VLSI Systems,142,OpenTimer/OpenTimer,39079545,Verilog,OpenTimer,344523,506,2024-04-05 08:23:52+00:00,"['static-timing-analysis', 'sta', 'vlsi', 'vlsi-circuits', 'vlsi-physical-design', 'cpp17', 'parallel-computing', 'circuit-simulator', 'verilog', 'electronic-design-automation', 'computer-aided-design', 'eda', 'cad', 'circuit-simulation', 'circuit-analysis']",
5,https://github.com/stffrdhrn/sdram-controller.git,2015-05-07 22:11:10+00:00,Verilog SDRAM memory controller ,91,stffrdhrn/sdram-controller,35246137,Verilog,sdram-controller,778,276,2024-04-09 04:49:40+00:00,[],None
6,https://github.com/emu-russia/breaks.git,2015-03-22 01:41:37+00:00,Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing,16,emu-russia/breaks,32657573,Verilog,breaks,1343727,152,2024-03-20 18:32:50+00:00,"['nes', 'reversing', 'chips', 'circuits', '6502', 'ppu', 'apu', 'book', 'wiki']",https://api.github.com/licenses/cc0-1.0
7,https://github.com/maltanar/fpga-tidbits.git,2015-06-25 08:57:08+00:00,Chisel components for FPGA projects,27,maltanar/fpga-tidbits,38038939,Verilog,fpga-tidbits,842,110,2024-04-06 09:53:35+00:00,"['fpga', 'chisel', 'hardware-libraries']",https://api.github.com/licenses/bsd-2-clause
8,https://github.com/airin711/Verilog-caches.git,2015-04-11 15:10:46+00:00,Various caches written in Verilog-HDL,36,airin711/Verilog-caches,33780284,Verilog,Verilog-caches,156,106,2024-04-07 05:57:07+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/combinatorylogic/soc.git,2015-06-11 21:22:44+00:00,An experimental System-on-Chip with a custom compiler toolchain.,2,combinatorylogic/soc,37286903,Verilog,soc,610,58,2024-01-17 19:13:41+00:00,[],https://api.github.com/licenses/mit
10,https://github.com/jameshegarty/rigel.git,2015-04-02 19:28:30+00:00,"Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.",9,jameshegarty/rigel,33327705,Verilog,rigel,45950,55,2023-11-23 14:26:59+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/bikerglen/robot-arm-v01.git,2015-07-10 17:10:42+00:00,,17,bikerglen/robot-arm-v01,38892416,Verilog,robot-arm-v01,18163,53,2024-02-16 11:18:35+00:00,[],None
12,https://github.com/ljlin/MIPS48PipelineCPU.git,2015-07-07 11:06:33+00:00,5 stage pipelined MIPS-32 processor,11,ljlin/MIPS48PipelineCPU,38682463,Verilog,MIPS48PipelineCPU,1871,51,2024-02-02 13:10:17+00:00,"['verilog', 'cpu', 'mips', 'mips-architecture', 'architecture']",None
13,https://github.com/ruanshihai/CPU.git,2015-07-09 16:28:22+00:00,Verilog实现的简单五级流水线CPU，开发平台：Nexys3,12,ruanshihai/CPU,38832196,Verilog,CPU,148,37,2024-03-27 14:09:02+00:00,[],None
14,https://github.com/tmatsuya/wiki.git,2015-03-10 07:15:38+00:00,,7,tmatsuya/wiki,31943460,Verilog,wiki,11171,36,2024-04-02 18:29:14+00:00,[],None
15,https://github.com/Tommydag/CAN-Bus-Controller.git,2015-04-27 04:26:25+00:00,An CAN bus Controller implemented in Verilog,24,Tommydag/CAN-Bus-Controller,34645876,Verilog,CAN-Bus-Controller,5044,36,2024-03-26 13:13:06+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/cyrozap/iCEstick-UART-Demo.git,2015-06-02 07:13:01+00:00,This is a simple UART echo test for the iCEstick Evaluation Kit,7,cyrozap/iCEstick-UART-Demo,36715087,Verilog,iCEstick-UART-Demo,8,35,2024-03-07 09:32:07+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/cyrozap/osdvu.git,2015-04-04 03:36:49+00:00,,8,cyrozap/osdvu,33393129,Verilog,osdvu,148,35,2023-11-19 09:35:29+00:00,[],https://api.github.com/licenses/mit
18,https://github.com/pansygrass/ecc.git,2015-05-27 12:25:02+00:00,"Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.",19,pansygrass/ecc,36365177,Verilog,ecc,83848,34,2024-03-27 06:19:45+00:00,[],None
19,https://github.com/quartiq/redpid.git,2015-03-06 21:41:56+00:00,migen + misoc + redpitaya = digital servo,6,quartiq/redpid,31790279,Verilog,redpid,400,30,2023-12-12 20:29:45+00:00,[],https://api.github.com/licenses/gpl-3.0
20,https://github.com/Elphel/x393_sata.git,2015-07-11 01:44:01+00:00,mirror of https://git.elphel.com/Elphel/x393_sata,18,Elphel/x393_sata,38909370,Verilog,x393_sata,2632,30,2024-01-15 13:44:05+00:00,"['sata-controller', 'open-core', 'verilog']",https://api.github.com/licenses/gpl-3.0
21,https://github.com/svofski/vector06cc.git,2015-03-14 00:04:34+00:00,Вектор-06ц в ПЛИС / Vector-06c in FPGA,6,svofski/vector06cc,32187625,Verilog,vector06cc,3724,29,2023-12-04 09:06:54+00:00,[],
22,https://github.com/slongfield/StereoCensus.git,2015-04-07 16:26:45+00:00,Verilog Implementation of the Census Transform Stereo Vision algorithm,6,slongfield/StereoCensus,33554772,Verilog,StereoCensus,880,27,2023-10-15 02:27:13+00:00,[],https://api.github.com/licenses/gpl-3.0
23,https://github.com/Goshik92/SHA256Hasher.git,2015-06-17 02:36:18+00:00,SHA-256 IP core for ZedBoard (Zynq SoC),12,Goshik92/SHA256Hasher,37568288,Verilog,SHA256Hasher,16211,27,2024-03-22 14:06:40+00:00,"['zynq', 'xilinx', 'zedboard', 'soc', 'vivado', 'fpga', 'sha256', 'systemverilog', 'arm']",None
24,https://github.com/programmable-scheduling/pifo-hardware.git,2015-06-09 16:00:34+00:00,,10,programmable-scheduling/pifo-hardware,37142601,Verilog,pifo-hardware,73,26,2024-01-15 07:31:12+00:00,[],None
25,https://github.com/liuguangxi/gng.git,2015-06-15 15:08:30+00:00,Gaussian noise generator Verilog IP core,7,liuguangxi/gng,37472580,Verilog,gng,11145,26,2024-03-07 14:47:22+00:00,[],None
26,https://github.com/csus-senior-design/i2c.git,2015-04-01 22:06:18+00:00,I2C Master and Slave,11,csus-senior-design/i2c,33275555,Verilog,i2c,144,24,2024-03-27 14:54:42+00:00,[],None
27,https://github.com/vrishbhan/Matrix-Multiplication.git,2015-06-09 03:35:16+00:00,Design for 4 x 4 Matrix Multiplication using Verilog,8,vrishbhan/Matrix-Multiplication,37108235,Verilog,Matrix-Multiplication,164,24,2024-03-11 05:55:15+00:00,[],
28,https://github.com/AmeerAbdelhadi/Multiported-RAM.git,2015-05-28 00:08:34+00:00,Modular Multi-ported SRAM-based Memory,9,AmeerAbdelhadi/Multiported-RAM,36403669,Verilog,Multiported-RAM,3712,23,2024-03-15 00:58:17+00:00,[],
29,https://github.com/rfotino/verilog-tetris.git,2015-07-09 23:29:22+00:00,A Verilog implementation of the popular video game Tetris.,7,rfotino/verilog-tetris,38850398,Verilog,verilog-tetris,152,22,2024-01-01 09:05:48+00:00,[],None
30,https://github.com/zhanghai/orgexp.git,2015-03-20 05:21:18+00:00,"Computer Organization Experiment, Shi Qingsong, Zhejiang University.",3,zhanghai/orgexp,32564180,Verilog,orgexp,801,21,2024-02-28 06:10:01+00:00,[],None
31,https://github.com/ericgineer/CORDIC.git,2015-03-31 03:30:04+00:00,The CORDIC algorithm implemented in Octave/MATLAB and Verilog,8,ericgineer/CORDIC,33162857,Verilog,CORDIC,104,21,2024-04-07 14:47:11+00:00,[],None
32,https://github.com/viralgokani/8PointDCT_Verilog.git,2015-05-05 13:03:06+00:00,Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using Verilog HDL.,6,viralgokani/8PointDCT_Verilog,35099785,Verilog,8PointDCT_Verilog,120,21,2024-03-12 03:51:38+00:00,[],None
33,https://github.com/binderclip/BCOpenMIPS.git,2015-03-21 02:47:09+00:00,跟着《自己动手写 CPU》书上写的 OpenMIPS CPU。,2,binderclip/BCOpenMIPS,32617400,Verilog,BCOpenMIPS,500,20,2024-02-15 07:15:56+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/nblintao/Computer-Architecture.git,2015-03-17 11:35:26+00:00,"A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.",5,nblintao/Computer-Architecture,32389741,Verilog,Computer-Architecture,860,18,2023-06-29 19:46:06+00:00,[],None
35,https://github.com/UA3MQJ/fpga-synth.git,2015-04-08 18:01:09+00:00,FPGA based modular synth.,4,UA3MQJ/fpga-synth,33623223,Verilog,fpga-synth,209422,18,2024-02-24 02:36:57+00:00,[],https://api.github.com/licenses/gpl-3.0
36,https://github.com/bsteinsbo/DE1-SoC-Sound.git,2015-04-06 13:45:04+00:00,,16,bsteinsbo/DE1-SoC-Sound,33484061,Verilog,DE1-SoC-Sound,121,17,2023-11-17 16:46:55+00:00,[],https://api.github.com/licenses/lgpl-2.1
37,https://github.com/AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM.git,2015-05-28 00:08:31+00:00,Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM),8,AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM,36403663,Verilog,2D-Binary-Content-Addressable-Memory-BCAM,3244,17,2024-01-16 03:35:16+00:00,[],
38,https://github.com/Cognoscan/VerilogCogs.git,2015-06-06 17:44:15+00:00,Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.,1,Cognoscan/VerilogCogs,36989351,Verilog,VerilogCogs,140,17,2023-11-22 10:10:10+00:00,[],https://api.github.com/licenses/apache-2.0
39,https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT.git,2015-07-21 10:50:40+00:00,Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog,5,dwaipayanBiswas/ECG-feature-extraction-using-DWT,39440039,Verilog,ECG-feature-extraction-using-DWT,172,17,2024-04-08 01:34:17+00:00,[],https://api.github.com/licenses/gpl-3.0
40,https://github.com/tayler-hetherington/dnn-sim.git,2015-06-28 20:26:25+00:00,,7,tayler-hetherington/dnn-sim,38213047,Verilog,dnn-sim,11055,17,2023-05-29 14:40:56+00:00,[],None
41,https://github.com/6thimage/FT245_interface.git,2015-03-04 19:01:13+00:00,Verilog module to communicate with the FT245 interface of an FTDI FT2232H,13,6thimage/FT245_interface,31674350,Verilog,FT245_interface,8,16,2023-08-21 04:55:26+00:00,[],https://api.github.com/licenses/cc0-1.0
42,https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo.git,2015-06-11 01:02:14+00:00,Constraints file and Verilog demo code for the Pano Logic Zero Client G2,5,cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo,37231239,Verilog,Pano-Logic-Zero-Client-G2-FPGA-Demo,144,16,2023-01-11 04:40:40+00:00,[],https://api.github.com/licenses/apache-2.0
43,https://github.com/karlfant/NCL_sandbox.git,2015-07-18 16:39:57+00:00,Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave.,5,karlfant/NCL_sandbox,39305165,Verilog,NCL_sandbox,128582,15,2023-09-16 05:54:28+00:00,[],None
44,https://github.com/feiranchen/WitnessProtection.git,2015-05-11 01:06:48+00:00,in FPGA,2,feiranchen/WitnessProtection,35394760,Verilog,WitnessProtection,23358,15,2024-03-29 22:34:15+00:00,[],None
45,https://github.com/ucb-bar/fpga-spartan6.git,2015-06-28 20:26:37+00:00,Support for zScale on Spartan6 FPGAs,6,ucb-bar/fpga-spartan6,38213055,Verilog,fpga-spartan6,198,15,2020-01-20 13:14:54+00:00,[],None
46,https://github.com/AmeerAbdelhadi/Binary-to-BCD-Converter.git,2015-05-28 00:08:32+00:00,Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm,4,AmeerAbdelhadi/Binary-to-BCD-Converter,36403664,Verilog,Binary-to-BCD-Converter,224,13,2024-04-05 11:35:41+00:00,[],
47,https://github.com/ptracton/UART_ECHO.git,2015-04-22 17:24:43+00:00,Verilog UART FIFO that will just echo back characters.  Useful for testing the communications path.,2,ptracton/UART_ECHO,34404981,Verilog,UART_ECHO,192,12,2023-05-25 11:38:58+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/SamP20/SuperHexagonFPGA.git,2015-05-12 15:01:23+00:00,FPGA clone of the game Super Hexagon,4,SamP20/SuperHexagonFPGA,35494926,Verilog,SuperHexagonFPGA,3616,12,2023-05-01 12:11:00+00:00,[],None
49,https://github.com/SeniorProject-2016/Chip-Design.git,2015-06-04 15:53:25+00:00,Design and Verification of a Complete Application Specific Integrated Circuit,3,SeniorProject-2016/Chip-Design,36880347,Verilog,Chip-Design,534742,11,2023-09-21 08:04:43+00:00,[],None
50,https://github.com/monotone-RK/FACE.git,2015-07-05 13:29:40+00:00,FACE: Fast and Customizable Sorting Accelerator,4,monotone-RK/FACE,38570069,Verilog,FACE,1203400,11,2022-02-01 19:19:15+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/fatestudio/RSA4096_NEW.git,2015-04-23 05:56:03+00:00,,5,fatestudio/RSA4096_NEW,34436723,Verilog,RSA4096_NEW,523716,11,2024-03-01 07:21:14+00:00,[],None
52,https://github.com/ashleyjr/Verilog.git,2015-05-26 20:50:50+00:00,,2,ashleyjr/Verilog,36323005,Verilog,Verilog,15005,10,2023-07-03 22:21:41+00:00,[],None
53,https://github.com/wmy367/Radix-2-division.git,2015-05-12 03:07:25+00:00,"unsigned Radix-2 SRT division,基2除法",4,wmy367/Radix-2-division,35463826,Verilog,Radix-2-division,148,10,2023-09-04 08:35:27+00:00,[],None
54,https://github.com/nedopc/zxevo.git,2015-07-09 12:21:53+00:00,Automatically exported from code.google.com/p/pentevo,2,nedopc/zxevo,38818560,Verilog,zxevo,86264,10,2022-12-13 04:34:08+00:00,[],None
55,https://github.com/jinz2014/UVM.git,2015-05-01 00:45:48+00:00,UVM examples,7,jinz2014/UVM,34883869,Verilog,UVM,28604,10,2023-04-16 03:22:59+00:00,[],None
56,https://github.com/Cognoscan/VerilogTIS100.git,2015-06-11 02:09:53+00:00,Implementation of the TIS-100 Tessellated Intelligence System.,1,Cognoscan/VerilogTIS100,37233891,Verilog,VerilogTIS100,19,10,2022-02-13 04:54:50+00:00,[],None
57,https://github.com/aiju/dport.git,2015-04-18 21:35:34+00:00,Displayport core for aijuboard,3,aiju/dport,34183677,Verilog,dport,172,10,2023-01-15 19:18:37+00:00,[],None
58,https://github.com/peterpengwei/bwa-mem-sw.git,2015-03-31 22:21:04+00:00,,6,peterpengwei/bwa-mem-sw,33213263,Verilog,bwa-mem-sw,335,9,2020-08-19 01:51:05+00:00,[],None
59,https://github.com/andykarpov/bk0010-wxeda.git,2015-05-19 14:07:24+00:00,bk0010-fpga port from DE1 to WXEDA board with SDRAM controller by ivagor,5,andykarpov/bk0010-wxeda,35886011,Verilog,bk0010-wxeda,5536,9,2022-06-06 02:22:37+00:00,[],None
60,https://github.com/svofski/bk0010.git,2015-03-15 00:57:52+00:00,БК - в ФПГА!,3,svofski/bk0010,32239290,Verilog,bk0010,2732,9,2020-01-25 18:26:58+00:00,[],None
61,https://github.com/open-fpga-nvm/open-nvm-source.git,2015-07-01 05:07:35+00:00,Open-NVM Software Source Code,6,open-fpga-nvm/open-nvm-source,38350835,Verilog,open-nvm-source,172,9,2023-10-29 08:15:45+00:00,[],https://api.github.com/licenses/gpl-2.0
62,https://github.com/johnc219/32-bit-Multicycle-CPU.git,2015-04-27 04:55:40+00:00,Verilog Implementation of a 32-bit Multicycle CPU,2,johnc219/32-bit-Multicycle-CPU,34646774,Verilog,32-bit-Multicycle-CPU,1812,9,2023-05-08 16:50:54+00:00,"['verilog', 'mips', 'computer-organization', '32-bit']",None
63,https://github.com/UA3MQJ/fpga-signal-generator.git,2015-06-20 19:53:30+00:00,FPGA based signal generator,6,UA3MQJ/fpga-signal-generator,37783743,Verilog,fpga-signal-generator,8140,9,2023-12-25 13:10:15+00:00,[],None
64,https://github.com/Giako68/SD_RAM_VIDEO.git,2015-07-17 10:11:12+00:00,MiniSpartan6+ DVI out + SDRAM + SD card reading,3,Giako68/SD_RAM_VIDEO,39248230,Verilog,SD_RAM_VIDEO,780,9,2021-02-03 18:00:25+00:00,[],https://api.github.com/licenses/gpl-2.0
65,https://github.com/chenyang-charles/Game2048-on-Nexys3.git,2015-03-09 16:04:20+00:00,"A version of Game2048 on Nexys3 with Vga(640x480) and ps2 interface, by verilog.",1,chenyang-charles/Game2048-on-Nexys3,31908379,Verilog,Game2048-on-Nexys3,6760,9,2022-08-26 22:52:34+00:00,[],None
66,https://github.com/zYeoman/32BIT-MIPS-CPU.git,2015-07-19 07:33:40+00:00,Use Verilog,1,zYeoman/32BIT-MIPS-CPU,39326179,Verilog,32BIT-MIPS-CPU,1676,8,2022-05-28 14:44:35+00:00,[],https://api.github.com/licenses/gpl-2.0
67,https://github.com/C-L-G/sort.git,2015-06-26 07:43:05+00:00,排序 verilog 实现,8,C-L-G/sort,38097858,Verilog,sort,128,8,2023-10-13 09:30:43+00:00,[],None
68,https://github.com/shaciping/atpggen.git,2015-03-24 01:23:36+00:00,Combinational ATPG generator based on D-Algorithm,2,shaciping/atpggen,32768518,Verilog,atpggen,1324,8,2022-09-07 21:20:26+00:00,[],None
69,https://github.com/jadelsbach/pdp1.git,2015-05-06 00:25:28+00:00,PDP1 implementaton in Verilog,0,jadelsbach/pdp1,35130757,Verilog,pdp1,160,7,2023-08-26 08:22:29+00:00,"['verilog', 'pdp', 'pdp-1', 'hdl']",https://api.github.com/licenses/gpl-3.0
70,https://github.com/sarchar/uart_de0_nano.git,2015-05-24 15:45:06+00:00,UART serial interface on DE0-Nano,9,sarchar/uart_de0_nano,36179433,Verilog,uart_de0_nano,260,7,2024-04-08 14:12:24+00:00,[],https://api.github.com/licenses/mit
71,https://github.com/swarren/hdmi-tester.git,2015-06-17 02:56:48+00:00,"FPGA-based HDMI sink, to allow testing/validation of HDMI sources",1,swarren/hdmi-tester,37569121,Verilog,hdmi-tester,136,7,2023-09-08 09:14:06+00:00,[],None
72,https://github.com/vrishbhan/Distributed-Arithmetic.git,2015-06-09 05:20:04+00:00,Distributed Arithmetic based 6-tap FIR filter using Verilog,0,vrishbhan/Distributed-Arithmetic,37111884,Verilog,Distributed-Arithmetic,140,7,2024-02-21 15:57:56+00:00,[],None
73,https://github.com/aanjhan/cu-hw-gps.git,2015-04-29 14:04:29+00:00,Automatically exported from code.google.com/p/cu-hw-gps,6,aanjhan/cu-hw-gps,34797213,Verilog,cu-hw-gps,1252,7,2023-09-14 10:56:50+00:00,[],None
74,https://github.com/sheiksadique/USB-Uart.git,2015-07-14 00:03:43+00:00,Verilog module for USB UART interface with RTS/CTS hardware handshake protocol,3,sheiksadique/USB-Uart,39043730,Verilog,USB-Uart,148,7,2023-12-12 15:09:22+00:00,[],https://api.github.com/licenses/gpl-2.0
75,https://github.com/fyquah/FPGA-passive-autofocus.git,2015-05-15 14:21:26+00:00,A FPGA-implementation of Passive Autofocus,6,fyquah/FPGA-passive-autofocus,35678138,Verilog,FPGA-passive-autofocus,26463,7,2024-03-26 12:21:06+00:00,[],None
76,https://github.com/andykarpov/tsconf-wxeda.git,2015-03-11 14:54:04+00:00,Порт конфигурации Reverse u16_tsconf на плату ZrTech WXEDA,1,andykarpov/tsconf-wxeda,32023418,Verilog,tsconf-wxeda,3313,7,2022-06-06 02:21:41+00:00,[],None
77,https://github.com/wendlers/lattice-logic-sniffer.git,2015-07-09 20:00:24+00:00, Simple 8 port logic sniffer written in Verilog for the Lattice MachXO2 Breakout Board.,0,wendlers/lattice-logic-sniffer,38842345,Verilog,lattice-logic-sniffer,128,7,2023-06-27 04:22:32+00:00,[],https://api.github.com/licenses/mit
78,https://github.com/polysome/hydra.git,2015-04-09 06:02:05+00:00,a programmable cryptographic coprocessor in verilog,1,polysome/hydra,33651363,Verilog,hydra,44016,6,2020-02-01 03:39:16+00:00,[],https://api.github.com/licenses/gpl-3.0
79,https://github.com/Nuullll/cpu-pipeline.git,2015-07-15 10:43:11+00:00,Final homework for summer term,1,Nuullll/cpu-pipeline,39131378,Verilog,cpu-pipeline,61,6,2021-12-17 15:55:10+00:00,[],None
80,https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM.git,2015-05-28 00:08:33+00:00,Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM),4,AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM,36403667,Verilog,Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM,1952,6,2024-01-07 11:09:28+00:00,[],
81,https://github.com/jeremyherbert/real_time_stdev.git,2015-07-09 04:40:55+00:00,A single-cycle accept implementation of a windowed standard deviation filter in verilog.,1,jeremyherbert/real_time_stdev,38797496,Verilog,real_time_stdev,136,6,2024-04-03 08:16:17+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/wmy367/newton-division.git,2015-05-19 08:33:36+00:00,牛顿迭代 除法,3,wmy367/newton-division,35869563,Verilog,newton-division,132,6,2022-09-20 18:29:36+00:00,[],None
83,https://github.com/mwingerson/DigiLED.git,2015-06-09 18:52:44+00:00,WS2812 driver for microblaze and Zynq FGPA designs,1,mwingerson/DigiLED,37151688,Verilog,DigiLED,26,6,2021-03-03 18:46:21+00:00,[],None
84,https://github.com/tslabs/neogs.git,2015-03-15 21:19:17+00:00,NeoGS sound card for ZX-compatible computers,3,tslabs/neogs,32284653,Verilog,neogs,27912,6,2022-12-12 17:35:40+00:00,[],None
85,https://github.com/fromGoogleCode/m68k.git,2015-03-24 01:20:20+00:00,Automatically exported from code.google.com/p/m68k,4,fromGoogleCode/m68k,32768385,Verilog,m68k,176,5,2022-10-30 07:59:45+00:00,[],None
86,https://github.com/iykon/co4618.git,2015-04-02 04:56:53+00:00,This repo is for the 4618 group nember to share code.,3,iykon/co4618,33290029,Verilog,co4618,372,5,2017-10-31 11:25:30+00:00,[],None
87,https://github.com/AmeerAbdelhadi/Dynamic-Frequency-Phase-Sweeping.git,2015-05-28 00:08:33+00:00,Dynamic Run-time Frequency and Phase Sweeping for Altera's PLLs with Freq. and Phase Meters,5,AmeerAbdelhadi/Dynamic-Frequency-Phase-Sweeping,36403666,Verilog,Dynamic-Frequency-Phase-Sweeping,252,5,2022-02-09 19:26:49+00:00,[],
88,https://github.com/jadelsbach/nova1.git,2015-05-07 12:58:37+00:00,Data General NOVA in Verilog,1,jadelsbach/nova1,35220143,Verilog,nova1,25,5,2021-08-24 03:06:51+00:00,"['verilog', 'hdl']",https://api.github.com/licenses/gpl-3.0
89,https://github.com/embercc/nes-on-chip.git,2015-03-15 07:34:34+00:00,Automatically exported from code.google.com/p/nes-on-chip,1,embercc/nes-on-chip,32249782,Verilog,nes-on-chip,113,5,2022-05-07 18:53:06+00:00,[],None
90,https://github.com/Nuullll/cpu.git,2015-06-22 03:44:57+00:00,Final homework for Course: Fundamental of Digital Logic and Processor,2,Nuullll/cpu,37836322,Verilog,cpu,436,5,2022-06-02 06:38:36+00:00,[],None
91,https://github.com/kwantam/multiexp-a5gx.git,2015-04-18 00:48:47+00:00,FPGA-based PCIe accelerator for modular multiexponentiation,3,kwantam/multiexp-a5gx,34146891,Verilog,multiexp-a5gx,1460,5,2023-09-29 09:26:10+00:00,[],https://api.github.com/licenses/gpl-3.0
92,https://github.com/ptracton/Picoblaze.git,2015-05-22 05:18:04+00:00,Picoblaze projects on a Basys3,2,ptracton/Picoblaze,36053621,Verilog,Picoblaze,24816,5,2024-01-12 07:31:14+00:00,[],https://api.github.com/licenses/mit
93,https://github.com/BigNews/Tomasulo.git,2015-06-21 17:08:15+00:00,Verilog implemented CPU Tomasulo,6,BigNews/Tomasulo,37817627,Verilog,Tomasulo,911,5,2023-08-26 01:46:01+00:00,[],None
94,https://github.com/shallen320/Superscalar_Instruction_Dispatch_Unit.git,2015-04-02 04:21:58+00:00,a Superscalar Instruction Dispatch Unit using Tomasulo’s algorithm,2,shallen320/Superscalar_Instruction_Dispatch_Unit,33288974,Verilog,Superscalar_Instruction_Dispatch_Unit,132,4,2021-07-15 15:48:30+00:00,[],None
95,https://github.com/ericgineer/LPC_FPGA.git,2015-05-26 05:39:59+00:00,Linear prediction for FPGAs,0,ericgineer/LPC_FPGA,36274740,Verilog,LPC_FPGA,404036,4,2023-09-17 06:38:53+00:00,[],None
96,https://github.com/jayant-sharma/ft2232h-fifo.git,2015-06-20 05:44:00+00:00,FT2232H (FT245 Synchronous and Asynchronous modes) and Synchronous FIFO for high speed USB transfer,9,jayant-sharma/ft2232h-fifo,37759290,Verilog,ft2232h-fifo,146,4,2023-08-21 04:58:37+00:00,[],https://api.github.com/licenses/unlicense
97,https://github.com/TeravoxelTwoPhotonTomography/MicroscopeHardwarePlansAndParts.git,2015-04-16 14:26:33+00:00,,3,TeravoxelTwoPhotonTomography/MicroscopeHardwarePlansAndParts,34060524,Verilog,MicroscopeHardwarePlansAndParts,6808,4,2023-12-30 23:18:32+00:00,[],None
98,https://github.com/Elphel/gtxe2_gpl.git,2015-06-27 01:22:05+00:00,mirror of https://git.elphel.com/Elphel/gtxe2_gpl,3,Elphel/gtxe2_gpl,38141751,Verilog,gtxe2_gpl,97,4,2019-09-19 00:06:51+00:00,"['verilog', 'xilinx', 'xilinx-primitive-sub']",None
99,https://github.com/junrushao/Communal-Pocket-Universe.git,2015-06-04 13:21:37+00:00,A simple implementation of Tomasolu's Algorithm,2,junrushao/Communal-Pocket-Universe,36871510,Verilog,Communal-Pocket-Universe,2926,4,2016-10-25 20:26:43+00:00,[],None
100,https://github.com/zhiyb/Y2Labs.git,2015-07-05 03:07:45+00:00,Soton Electronic Engineering Year2 (2014-2015) Labs,1,zhiyb/Y2Labs,38554957,Verilog,Y2Labs,62357,4,2024-03-05 19:00:25+00:00,[],None
101,https://github.com/leizhengyu/HAC.git,2015-04-19 15:02:19+00:00,HAC subsystem,0,leizhengyu/HAC,34211072,Verilog,HAC,1296,4,2024-03-13 13:19:15+00:00,[],None
102,https://github.com/BigEd/m68k.git,2015-04-27 15:33:01+00:00,Automatically exported from code.google.com/p/m68k,2,BigEd/m68k,34674958,Verilog,m68k,176,4,2022-05-02 19:17:12+00:00,[],None
103,https://github.com/albert-magyar/vscale.git,2015-06-05 21:30:32+00:00,,2,albert-magyar/vscale,36956324,Verilog,vscale,356,4,2021-10-11 03:31:50+00:00,[],
104,https://github.com/ccckmit/nand2tetris_verilog.git,2015-06-01 08:24:23+00:00,rewrite my nand2tetris project (PartI - Hardware) into verilog,0,ccckmit/nand2tetris_verilog,36647484,Verilog,nand2tetris_verilog,144,4,2022-10-18 13:51:19+00:00,[],https://api.github.com/licenses/gpl-2.0
105,https://github.com/rbarzic/async_logic.git,2015-03-06 18:09:26+00:00,A collection of asynchronous logic circuits as found in the litterature,1,rbarzic/async_logic,31782145,Verilog,async_logic,129,4,2023-04-22 15:22:47+00:00,[],https://api.github.com/licenses/gpl-2.0
106,https://github.com/BU-EC551/Bitminers.git,2015-03-10 18:20:04+00:00,,4,BU-EC551/Bitminers,31974060,Verilog,Bitminers,2171,4,2021-05-16 23:45:30+00:00,[],None
107,https://github.com/fpgach/MyHDL-FFT.git,2015-05-19 06:45:03+00:00,,2,fpgach/MyHDL-FFT,35864204,Verilog,MyHDL-FFT,1556,4,2021-05-13 20:36:14+00:00,[],None
108,https://github.com/arktur04/SRAM.git,2015-03-14 00:17:02+00:00,The Verilog model for SRAM IS61WV102416 chip with timings,2,arktur04/SRAM,32188052,Verilog,SRAM,104,4,2024-03-12 07:58:16+00:00,[],None
109,https://github.com/V1rgul/TX5125.git,2015-04-09 12:03:23+00:00,Optical flow on FPGA,0,V1rgul/TX5125,33666570,Verilog,TX5125,11280,3,2021-12-14 02:45:33+00:00,[],None
110,https://github.com/speak48/dcmmb.git,2015-07-01 06:55:30+00:00,Automatically exported from code.google.com/p/dcmmb,1,speak48/dcmmb,38355050,Verilog,dcmmb,13308,3,2022-11-21 07:26:56+00:00,[],None
111,https://github.com/marknsikora/ov7670_i2c_controller.git,2015-04-09 21:01:30+00:00,IP to initialize an ov7670 camera over I2C,1,marknsikora/ov7670_i2c_controller,33692604,Verilog,ov7670_i2c_controller,108,3,2023-09-21 16:13:20+00:00,[],None
112,https://github.com/DaChuang294-295/Scaler.git,2015-05-16 02:58:04+00:00,Scaler,2,DaChuang294-295/Scaler,35707370,Verilog,Scaler,28140,3,2017-11-30 11:55:33+00:00,[],None
113,https://github.com/wmy367/DA_multiper.git,2015-05-18 05:48:49+00:00,multiper used add,0,wmy367/DA_multiper,35799219,Verilog,DA_multiper,136,3,2023-09-04 08:36:13+00:00,[],None
114,https://github.com/raunaqsawhney/mips-processor.git,2015-07-11 01:15:24+00:00,5 Cycle-accurate Implementation of a pipelined MIPS processor,2,raunaqsawhney/mips-processor,38908733,Verilog,mips-processor,5427,3,2023-12-28 09:18:43+00:00,[],None
115,https://github.com/martinayotte/MyOldLandCPUonMiniSpartan6.git,2015-05-28 18:29:56+00:00,My implementation of OldLandCPU on MiniSpartan6,0,martinayotte/MyOldLandCPUonMiniSpartan6,36457985,Verilog,MyOldLandCPUonMiniSpartan6,2144,3,2018-04-04 22:12:21+00:00,[],None
116,https://github.com/ManavA/s1_core.git,2015-04-08 23:01:14+00:00,S1 Core Based on OpenSparc,2,ManavA/s1_core,33636769,Verilog,s1_core,1208,3,2023-07-25 13:02:10+00:00,[],None
117,https://github.com/laoreja/MineSweeper.git,2015-04-02 13:14:21+00:00,on FPGA with VGA display,0,laoreja/MineSweeper,33309604,Verilog,MineSweeper,32,3,2020-04-21 21:23:18+00:00,[],https://api.github.com/licenses/gpl-3.0
118,https://github.com/zeldin/logic16_bitstream.git,2015-07-03 22:13:48+00:00,,5,zeldin/logic16_bitstream,38512507,Verilog,logic16_bitstream,34,3,2024-01-21 20:26:41+00:00,[],https://api.github.com/licenses/gpl-3.0
119,https://github.com/janosmurai/QAM.git,2015-03-24 22:17:10+00:00,4QAM modulator,0,janosmurai/QAM,32828399,Verilog,QAM,872,3,2024-02-23 01:47:19+00:00,[],None
120,https://github.com/Armour/Lou-CPU.git,2015-06-11 11:52:45+00:00,This is Lou Sir's CPU =w= ,5,Armour/Lou-CPU,37258169,Verilog,Lou-CPU,56,3,2020-05-19 03:46:08+00:00,"['cpu', 'clock', 'multi-clock-cpu', 'lou-cpu', 'register']",None
121,https://github.com/andykarpov/speccy-wxeda-sdcard-bridge.git,2015-03-07 16:26:28+00:00,,0,andykarpov/speccy-wxeda-sdcard-bridge,31818261,Verilog,speccy-wxeda-sdcard-bridge,104,3,2022-06-06 02:22:53+00:00,[],None
122,https://github.com/LaloHao/8bit-cpu.git,2015-04-20 22:38:07+00:00,Procesador de 8bits en verilog compilado con verilator,1,LaloHao/8bit-cpu,34290209,Verilog,8bit-cpu,1551,3,2022-11-22 09:40:22+00:00,[],None
123,https://github.com/barnex/coffee-cpu.git,2015-04-03 13:35:52+00:00,"After drinking too much coffee, we built a CPU.",1,barnex/coffee-cpu,33364672,Verilog,coffee-cpu,588,3,2020-07-02 17:23:07+00:00,[],None
124,https://github.com/michaelklachko/MLP_FPGA.git,2015-04-25 02:45:26+00:00,,0,michaelklachko/MLP_FPGA,34552308,Verilog,MLP_FPGA,196,3,2023-06-28 06:51:41+00:00,[],None
125,https://github.com/bwitherspoon/mips.git,2015-06-16 07:56:10+00:00,A synthesizable soft processor based upon the MIPS instruction set,1,bwitherspoon/mips,37516282,Verilog,mips,268,3,2023-12-17 22:19:31+00:00,[],None
126,https://github.com/hermixy/xilinx-vivado-tutorials.git,2015-05-29 13:33:48+00:00,Xilinx Vivado tutorials work repo. Following Xilinx user guides and tutorials,8,hermixy/xilinx-vivado-tutorials,36506230,Verilog,xilinx-vivado-tutorials,8884,3,2024-01-10 07:38:26+00:00,[],None
127,https://github.com/AppleSparkle/LI-Sensor.git,2015-05-22 12:28:19+00:00,Laser Interferometer Sensor (FPGA),0,AppleSparkle/LI-Sensor,36071152,Verilog,LI-Sensor,212,3,2024-03-25 09:04:59+00:00,[],None
128,https://github.com/kotarot/sqrt.git,2015-07-20 14:38:14+00:00,Circuit design calculating square root (sqrt) in Verilog HDL.,0,kotarot/sqrt,39389101,Verilog,sqrt,4,3,2023-04-11 17:15:07+00:00,[],None
129,https://github.com/artvvb/TicTacToe.git,2015-03-10 19:22:57+00:00,Verilog/Nexys4,1,artvvb/TicTacToe,31977081,Verilog,TicTacToe,41,3,2021-03-22 14:45:18+00:00,[],None
130,https://github.com/CST351/bitmapToArray.git,2015-05-26 18:21:52+00:00,C++ program that takes a bitmap RGB565 and converts it to an array in Verilog for graphics use,1,CST351/bitmapToArray,36315198,Verilog,bitmapToArray,5428,3,2023-08-22 07:31:07+00:00,[],None
131,https://github.com/KekaiHu/DE4-multicore-network-processor-with-multiple-hardware-monitors-.git,2015-06-15 20:32:42+00:00,This is a prototype system that includes 4 plasma cores working as a multicore network processor and 6 hardware monitors that protect the processor cores from buffer overflow attacks.,3,KekaiHu/DE4-multicore-network-processor-with-multiple-hardware-monitors-,37489744,Verilog,DE4-multicore-network-processor-with-multiple-hardware-monitors-,383332,3,2021-06-16 06:47:13+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/ljalves/m68k.git,2015-06-02 09:53:28+00:00,Automatically exported from code.google.com/p/m68k,1,ljalves/m68k,36724070,Verilog,m68k,176,3,2020-06-17 12:37:25+00:00,[],None
133,https://github.com/jrrk/verilog-parser-ocaml.git,2015-03-15 07:09:32+00:00,Automatically exported from code.google.com/p/verilog-parser-ocaml,1,jrrk/verilog-parser-ocaml,32249132,Verilog,verilog-parser-ocaml,1252,3,2020-06-24 13:34:21+00:00,[],None
134,https://github.com/ericgineer/LPC.git,2015-05-04 04:52:23+00:00,Linear Prediction,0,ericgineer/LPC,35014708,Verilog,LPC,1256,3,2024-03-25 06:47:13+00:00,[],None
135,https://github.com/C-L-G/matrix-multiper.git,2015-07-16 03:49:53+00:00,线性方程，就是一个3x3的矩阵乘以一个1x3的向量,1,C-L-G/matrix-multiper,39175267,Verilog,matrix-multiper,128,2,2017-10-31 11:47:47+00:00,[],None
136,https://github.com/jvm3487/or1200-superscalar.git,2015-04-03 19:23:18+00:00,The goal of this project is to make the existing or1200 core superscalar,4,jvm3487/or1200-superscalar,33378926,Verilog,or1200-superscalar,424,2,2021-07-15 15:47:46+00:00,[],None
137,https://github.com/kscz/veriblinky.git,2015-06-03 04:44:28+00:00,A driver for a hub75-based LED screen in verilog,1,kscz/veriblinky,36780454,Verilog,veriblinky,398,2,2018-03-21 19:01:57+00:00,[],None
138,https://github.com/dwaipayanBiswas/PhD-Feature_extraction-Classification-Verilog--CORDIC-.git,2015-07-20 13:49:17+00:00,CORDIC Verilo feature extractor and minimum distance classification,1,dwaipayanBiswas/PhD-Feature_extraction-Classification-Verilog--CORDIC-,39386507,Verilog,PhD-Feature_extraction-Classification-Verilog--CORDIC-,688,2,2021-05-13 21:55:01+00:00,[],None
139,https://github.com/csus-senior-design/frame_buf_alt.git,2015-04-01 19:36:01+00:00,Frame buffer implementation for the Altera Cyclone 5 GX starter board's LPDDR2 memory interface.,0,csus-senior-design/frame_buf_alt,33268373,Verilog,frame_buf_alt,276,2,2018-10-12 23:05:34+00:00,[],None
140,https://github.com/ClumsyLee/verilog-homework.git,2015-04-16 06:00:55+00:00,,1,ClumsyLee/verilog-homework,34037325,Verilog,verilog-homework,5636,2,2017-05-15 02:29:12+00:00,[],https://api.github.com/licenses/mit
141,https://github.com/marknsikora/vga_ip.git,2015-04-09 20:54:00+00:00,VGA IP for Nexys 4 DDR board,1,marknsikora/vga_ip,33692248,Verilog,vga_ip,104,2,2022-07-18 19:39:34+00:00,[],None
142,https://github.com/jesmith0/audio_recorder.git,2015-04-30 22:39:35+00:00,audio message recorder programmed in VERILOG and designed for the Xilinx Spartan-6 FPGA,0,jesmith0/audio_recorder,34880260,Verilog,audio_recorder,1924,2,2016-12-15 02:30:38+00:00,[],None
143,https://github.com/GLADICOS/CRCAHB.git,2015-03-09 15:12:19+00:00,,0,GLADICOS/CRCAHB,31905413,Verilog,CRCAHB,30,2,2022-05-02 18:49:06+00:00,[],https://api.github.com/licenses/gpl-3.0
144,https://github.com/amrmorsey/Digital-Design-Project.git,2015-05-20 10:57:44+00:00,DES encryption on FPGA,4,amrmorsey/Digital-Design-Project,35942632,Verilog,Digital-Design-Project,152,2,2024-01-12 03:46:53+00:00,[],https://api.github.com/licenses/gpl-2.0
145,https://github.com/Bobgy/PipelineCPU.git,2015-06-22 20:02:53+00:00,Basic MIPS pipeline CPU written in verilog,0,Bobgy/PipelineCPU,37877737,Verilog,PipelineCPU,176,2,2024-01-12 14:09:53+00:00,[],None
146,https://github.com/erhanemirhan/Design-of-Equal-Precision-Frequency-Meter-Based-on-FPGA.git,2015-04-03 09:37:00+00:00,,6,erhanemirhan/Design-of-Equal-Precision-Frequency-Meter-Based-on-FPGA,33356971,Verilog,Design-of-Equal-Precision-Frequency-Meter-Based-on-FPGA,15772,2,2023-08-30 06:03:35+00:00,[],None
147,https://github.com/vrishbhan/Trigonometric-Function.git,2015-06-09 04:34:40+00:00,Design for computing cos theta using Taylor series approximation,0,vrishbhan/Trigonometric-Function,37110407,Verilog,Trigonometric-Function,144,2,2024-03-27 03:46:06+00:00,[],None
148,https://github.com/Tinysymphony/Pipelined-Mips-Cpu.git,2015-05-26 07:15:53+00:00,Pipelined Mips Cpu | ZJU Computer Architecture 2015,4,Tinysymphony/Pipelined-Mips-Cpu,36278757,Verilog,Pipelined-Mips-Cpu,260,2,2022-07-31 11:30:23+00:00,[],None
149,https://github.com/merlionfire/Ping-pong-fpga.git,2015-04-06 17:58:43+00:00,Basic ping-pong game written in Verilog runs on Xilinx Spartan3AN starter kit ,0,merlionfire/Ping-pong-fpga,33496522,Verilog,Ping-pong-fpga,176,2,2023-01-04 17:14:59+00:00,[],None
150,https://github.com/csus-senior-design/adv7513.git,2015-04-15 19:06:11+00:00,,1,csus-senior-design/adv7513,34013055,Verilog,adv7513,180,2,2018-05-30 08:40:24+00:00,[],None
151,https://github.com/ivandavid14/Bitcoin.git,2015-03-16 08:18:16+00:00,Our bitcoin miner repository for EE454 at USC.,1,ivandavid14/Bitcoin,32310463,Verilog,Bitcoin,2197,2,2015-05-04 22:30:41+00:00,[],None
152,https://github.com/klyhthwy/Digilent-CoolRunnerII-display.git,2015-05-13 04:57:56+00:00,Digilent CoolRunner II CPLD board Verilog project using Xilinx tools.,0,klyhthwy/Digilent-CoolRunnerII-display,35529080,Verilog,Digilent-CoolRunnerII-display,260,2,2023-08-17 20:53:07+00:00,[],None
153,https://github.com/mastersim7/vhdl-hearing-aid.git,2015-06-30 21:33:34+00:00,Automatically exported from code.google.com/p/vhdl-hearing-aid,1,mastersim7/vhdl-hearing-aid,38334251,Verilog,vhdl-hearing-aid,16448,2,2022-06-07 05:06:54+00:00,[],None
154,https://github.com/skyfex/svo-raycaster.git,2015-04-04 13:52:14+00:00,A hardware raycaster written in Verilog,0,skyfex/svo-raycaster,33406999,Verilog,svo-raycaster,126,2,2023-04-05 15:24:01+00:00,[],https://api.github.com/licenses/mit
155,https://github.com/cyrozap/mimas_v2_hex_display.git,2015-04-05 21:52:34+00:00,A simple Verilog module that can output hexadecimal bytes to the Mimas V2's display,0,cyrozap/mimas_v2_hex_display,33456514,Verilog,mimas_v2_hex_display,124,2,2022-03-17 20:11:47+00:00,[],https://api.github.com/licenses/apache-2.0
156,https://github.com/dengjeffrey/BirthdayClockVerilog.git,2015-03-31 00:00:09+00:00,"Winter 2015, CSC258 project written in Verilog. This is a birthday clock that allows you to set a time in hours and minutes, and displays a ""Happy Birthday"" when the timer hits 0.  Uses the MAX7219 and an 8x8 LED Matrix",1,dengjeffrey/BirthdayClockVerilog,33154772,Verilog,BirthdayClockVerilog,11280,2,2020-03-23 03:02:37+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/fromGoogleCode/ajardsp.git,2015-03-24 01:22:56+00:00,Automatically exported from code.google.com/p/ajardsp,0,fromGoogleCode/ajardsp,32768500,Verilog,ajardsp,1212,2,2022-05-02 19:19:27+00:00,[],None
158,https://github.com/pwq309/mygithub.git,2015-07-21 14:12:54+00:00,,0,pwq309/mygithub,39449325,Verilog,mygithub,6152,2,2020-05-12 06:34:35+00:00,[],None
159,https://github.com/pbrit/hack-verilog.git,2015-06-19 05:33:16+00:00,Verilog implementation of Hack CPU from Nand2Tetris,1,pbrit/hack-verilog,37703568,Verilog,hack-verilog,152,2,2024-02-21 22:25:17+00:00,[],None
160,https://github.com/Noxet/mips.git,2015-07-11 11:56:40+00:00,A MIPS processor in VHDL for FPGA and ASIC,1,Noxet/mips,38924212,Verilog,mips,21140,2,2019-08-30 05:55:14+00:00,"['hardware-designs', 'hardware-architectures', 'vhdl']",None
161,https://github.com/kdgwill-zz/OR1K.git,2015-06-05 19:51:06+00:00,The OpenRisc architecture implemented on the DE0-nano running linux,2,kdgwill-zz/OR1K,36952318,Verilog,OR1K,43878,2,2019-04-12 12:04:19+00:00,[],None
162,https://github.com/sarchar/vga_de0_nano.git,2015-06-01 07:12:12+00:00,VGA adapter in Verilog for the DE0-Nano,0,sarchar/vga_de0_nano,36644019,Verilog,vga_de0_nano,204,2,2016-09-15 23:10:51+00:00,[],https://api.github.com/licenses/mit
163,https://github.com/LeftRadio/NS3_EPM570.git,2015-04-04 16:46:34+00:00,NeilScope3 CPLD project for Quartus 9.1SP2 web edition,1,LeftRadio/NS3_EPM570,33412503,Verilog,NS3_EPM570,12080,2,2019-11-29 21:26:29+00:00,[],None
164,https://github.com/tmatsuya/vc709pcie.git,2015-04-18 10:14:35+00:00,,1,tmatsuya/vc709pcie,34161390,Verilog,vc709pcie,2272,2,2024-03-23 14:41:59+00:00,[],None
165,https://github.com/BU-EC551/TheLastDrummer.git,2015-03-25 00:20:22+00:00,,3,BU-EC551/TheLastDrummer,32832901,Verilog,TheLastDrummer,1720,2,2023-08-04 17:13:43+00:00,[],None
166,https://github.com/mark-i-m/isb350c.git,2015-04-26 00:52:07+00:00,A toy implementation of the ISB in verilog for our toy processor.,4,mark-i-m/isb350c,34592315,Verilog,isb350c,268,2,2023-01-28 21:02:09+00:00,"['isb', 'prefetcher', 'verilog', 'processor']",None
167,https://github.com/ricnyc/Computer-Organization.git,2015-05-01 17:59:50+00:00,"Verilog, Assembly, C and FPGA(DE2)",1,ricnyc/Computer-Organization,34915986,Verilog,Computer-Organization,63832,2,2022-11-16 03:02:03+00:00,[],None
168,https://github.com/yin-pathfinder/DE2_OV7670_ImageProcessing.git,2015-05-14 08:39:48+00:00,Some of the source code from Terasic Technologies Inc. and some from CrazyBingo.,0,yin-pathfinder/DE2_OV7670_ImageProcessing,35600762,Verilog,DE2_OV7670_ImageProcessing,7684,2,2021-09-23 15:52:41+00:00,[],None
169,https://github.com/leaflabs/willow-hdl.git,2015-03-26 21:24:52+00:00,HDL for the Willow electrophysiology system.,1,leaflabs/willow-hdl,32952693,Verilog,willow-hdl,623,2,2016-04-27 23:21:52+00:00,[],
170,https://github.com/ameyjain/8-bit-Microprocessor.git,2015-05-30 22:38:52+00:00,8-bit microprocessor using Verilog,0,ameyjain/8-bit-Microprocessor,36578366,Verilog,8-bit-Microprocessor,1144,2,2024-01-14 14:29:47+00:00,[],None
171,https://github.com/kwtaylor/pockelizer.git,2015-05-14 03:53:24+00:00,A pocket logic analyzer using an FPGA and a touch screen,1,kwtaylor/pockelizer,35589623,Verilog,pockelizer,61,2,2023-08-05 10:00:23+00:00,[],None
172,https://github.com/britfernando/Altera-DE2-Labs.git,2015-04-29 13:22:31+00:00,A series of lab exercises designed by Altera for their DE2 FPGA. Lab exercises were completed in Verilog.,0,britfernando/Altera-DE2-Labs,34795038,Verilog,Altera-DE2-Labs,16196,2,2022-09-23 21:14:17+00:00,[],None
173,https://github.com/marknsikora/stereoscopic_comperator_ip.git,2015-04-09 21:15:56+00:00,IP to produce a depth field from two AXI streams,2,marknsikora/stereoscopic_comperator_ip,33693217,Verilog,stereoscopic_comperator_ip,148,2,2022-07-18 19:38:19+00:00,[],None
174,https://github.com/peteut/litepcie_phy_wrappers.git,2015-04-30 19:53:25+00:00,PHY wrappers for LitePCIe,1,peteut/litepcie_phy_wrappers,34873552,Verilog,litepcie_phy_wrappers,340,2,2020-10-20 15:48:05+00:00,[],None
175,https://github.com/stffrdhrn/digi-recorder.git,2015-06-22 21:42:05+00:00,"A digital recorder for fpga in verilog, tested on de0 nano.",0,stffrdhrn/digi-recorder,37882170,Verilog,digi-recorder,34,2,2022-01-29 23:50:26+00:00,[],None
176,https://github.com/ukorat/FixedPoint_Arithmetic.git,2015-07-06 16:48:27+00:00,,1,ukorat/FixedPoint_Arithmetic,38632525,Verilog,FixedPoint_Arithmetic,8,2,2024-01-16 14:37:09+00:00,[],None
177,https://github.com/oter/matrix_ops.git,2015-05-16 11:52:55+00:00,Matrix operations acceleration,0,oter/matrix_ops,35721802,Verilog,matrix_ops,204,2,2024-04-03 08:07:35+00:00,[],None
178,https://github.com/kvallecillog/estructuras2.git,2015-04-20 03:37:16+00:00,Proyecto en verilog,0,kvallecillog/estructuras2,34236075,Verilog,estructuras2,4500,1,2015-06-23 21:35:19+00:00,[],None
179,https://github.com/mballance/wb_dma.git,2015-04-28 16:40:55+00:00,,0,mballance/wb_dma,34743070,Verilog,wb_dma,264,1,2019-06-19 03:46:47+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/pierre-muth/dvi-el-display.git,2015-03-18 10:32:28+00:00,Automatically exported from code.google.com/p/dvi-el-display,0,pierre-muth/dvi-el-display,32452530,Verilog,dvi-el-display,1256,1,2021-06-21 13:57:37+00:00,[],None
181,https://github.com/fromGoogleCode/nes-on-chip.git,2015-03-24 01:17:51+00:00,Automatically exported from code.google.com/p/nes-on-chip,0,fromGoogleCode/nes-on-chip,32768262,Verilog,nes-on-chip,264,1,2022-05-02 19:19:33+00:00,[],None
182,https://github.com/4x7y/Mini-CPU.git,2015-07-12 03:05:31+00:00,,0,4x7y/Mini-CPU,38948358,Verilog,Mini-CPU,37,1,2022-10-11 10:13:25+00:00,"['verilog', 'fpga', 'cpu-model']",None
183,https://github.com/Lauszus/DigitalSystemsDesignENGR378.git,2015-04-02 15:59:31+00:00,Lab exercises for ENGR 378 at SFSU,0,Lauszus/DigitalSystemsDesignENGR378,33318157,Verilog,DigitalSystemsDesignENGR378,24928,1,2019-07-17 20:35:02+00:00,[],None
184,https://github.com/ECE492-W2015-Group7/LaserHarpFlashedBuild.git,2015-03-27 21:14:27+00:00,,0,ECE492-W2015-Group7/LaserHarpFlashedBuild,33009459,Verilog,LaserHarpFlashedBuild,56552,1,2023-12-17 12:42:38+00:00,[],None
185,https://github.com/Joshua-Stein/verilog.git,2015-06-21 17:47:20+00:00,verilog code,0,Joshua-Stein/verilog,37819060,Verilog,verilog,128,1,2019-03-11 18:16:47+00:00,[],None
186,https://github.com/C-L-G/linear-equation.git,2015-06-19 09:53:33+00:00,求解线性方程组,1,C-L-G/linear-equation,37714696,Verilog,linear-equation,140,1,2020-11-25 21:06:07+00:00,[],None
187,https://github.com/exyrion/verilog.git,2015-04-28 05:23:25+00:00,Various verilog programs,0,exyrion/verilog,34710240,Verilog,verilog,10228,1,2019-03-11 18:17:20+00:00,[],None
188,https://github.com/s72sue/Pipelined-MIPS-Processor.git,2015-05-18 01:00:47+00:00,A 5-stage pipelined MIPS processor developed using the synthesizable subset of Verilog and the Modelsim simulator. ,2,s72sue/Pipelined-MIPS-Processor,35789676,Verilog,Pipelined-MIPS-Processor,144,1,2018-04-05 16:43:19+00:00,[],None
189,https://github.com/filipecalasans/soc_picoblaze_based.git,2015-03-05 01:13:13+00:00,SoC based on Picoblaze implemented in Verilog,1,filipecalasans/soc_picoblaze_based,31688877,Verilog,soc_picoblaze_based,4668,1,2018-03-29 03:14:49+00:00,[],None
190,https://github.com/Neal-George/UT_Verilog_Labs.git,2015-04-11 04:04:47+00:00,,0,Neal-George/UT_Verilog_Labs,33761988,Verilog,UT_Verilog_Labs,1400,1,2020-11-03 17:33:28+00:00,[],None
191,https://github.com/fromGoogleCode/mips-processor-project4.git,2015-03-24 01:25:11+00:00,Automatically exported from code.google.com/p/mips-processor-project4,0,fromGoogleCode/mips-processor-project4,32768589,Verilog,mips-processor-project4,132,1,2022-05-02 19:19:17+00:00,[],None
192,https://github.com/fromGoogleCode/openmsp430-lattice-machxo2-picoboard.git,2015-03-25 15:38:26+00:00,Automatically exported from code.google.com/p/openmsp430-lattice-machxo2-picoboard,0,fromGoogleCode/openmsp430-lattice-machxo2-picoboard,32873935,Verilog,openmsp430-lattice-machxo2-picoboard,4692,1,2022-05-02 19:18:39+00:00,[],None
193,https://github.com/sarahemm/verilog-workshop.git,2015-04-14 16:16:15+00:00,Examples for my Verilog workshop/Lunch and Learn,0,sarahemm/verilog-workshop,33942844,Verilog,verilog-workshop,140,1,2021-09-30 08:40:48+00:00,[],None
194,https://github.com/michael-christen/ultrasonic-fountain.git,2015-03-25 03:03:23+00:00,An FPGA implemented sensory fountain,0,michael-christen/ultrasonic-fountain,32839344,Verilog,ultrasonic-fountain,3460,1,2019-04-27 05:32:02+00:00,[],https://api.github.com/licenses/gpl-3.0
195,https://github.com/Ailrun/Elevator2way7floor.git,2015-05-24 17:55:15+00:00,2 ways 7 floors elevator using Verilog,0,Ailrun/Elevator2way7floor,36185048,Verilog,Elevator2way7floor,240,1,2023-04-05 06:56:25+00:00,[],None
196,https://github.com/ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems.git,2015-06-10 01:48:37+00:00,A library of on-chip multi-port memory cores designed for FPGAs,1,ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems,37169223,Verilog,A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems,371,1,2016-01-20 22:37:00+00:00,[],https://api.github.com/licenses/apache-2.0
197,https://github.com/Nuullll/MIPS-interpreter.git,2015-07-07 14:52:26+00:00,interprete MIPS instructions to machine code,0,Nuullll/MIPS-interpreter,38694475,Verilog,MIPS-interpreter,216,1,2021-03-07 02:13:12+00:00,[],None
198,https://github.com/utkarshsharma/space_impact.git,2015-03-27 13:41:49+00:00,Digital Circuits Course Project: The mobile game Space Impact implemented on a 16 x 24 LED matrix using verilog to code a CPLD board,0,utkarshsharma/space_impact,32988208,Verilog,space_impact,6924,1,2022-04-26 20:11:04+00:00,[],None
199,https://github.com/lukyth/SingleCycle-MIPS-Processor.git,2015-05-10 20:01:53+00:00,"Single-Cycle MIPS CPU using verilog.  Computer Architecture's Final project. 2nd year, Computer Engineering.",4,lukyth/SingleCycle-MIPS-Processor,35385928,Verilog,SingleCycle-MIPS-Processor,461,1,2022-05-25 11:15:25+00:00,[],None
200,https://github.com/godvmxi/verilog.git,2015-05-20 16:29:48+00:00,some usefull verilog app,0,godvmxi/verilog,35960102,Verilog,verilog,6116,1,2022-05-12 03:01:43+00:00,[],None
201,https://github.com/zhangwengame/ComputerArc-PipelineCPU.git,2015-04-28 13:20:39+00:00,Pipelined CPU using stall,0,zhangwengame/ComputerArc-PipelineCPU,34731656,Verilog,ComputerArc-PipelineCPU,216,1,2019-11-26 12:07:06+00:00,[],None
202,https://github.com/goran-mahovlic/ac97_lab4.git,2015-07-10 08:04:58+00:00,,0,goran-mahovlic/ac97_lab4,38868843,Verilog,ac97_lab4,584,1,2022-07-17 21:32:16+00:00,[],None
203,https://github.com/yuri-panchul/2015-examples.git,2015-05-10 07:14:59+00:00,,6,yuri-panchul/2015-examples,35361156,Verilog,2015-examples,16202,1,2021-05-16 22:31:23+00:00,[],None
204,https://github.com/wkoszek/hardware.git,2015-04-27 06:47:59+00:00,Wojciech's hardware bits and Verilog snippets.,0,wkoszek/hardware,34650428,Verilog,hardware,7,1,2015-09-16 06:47:12+00:00,"['xilinx', 'hardware', 'verilog']",https://api.github.com/licenses/bsd-2-clause
205,https://github.com/jongtao/fast_multiplier.git,2015-05-26 20:21:30+00:00,,0,jongtao/fast_multiplier,36321499,Verilog,fast_multiplier,208,1,2018-11-15 00:46:06+00:00,[],None
206,https://github.com/nwpointer/collider.git,2015-06-04 21:05:46+00:00,topographical clustering algorithm designed to run on a FPGA for data generated by particle accelerators (ala CERN),1,nwpointer/collider,36895475,Verilog,collider,157,1,2020-11-23 19:00:24+00:00,[],None
207,https://github.com/fromGoogleCode/bk0010.git,2015-03-24 01:24:26+00:00,Automatically exported from code.google.com/p/bk0010,1,fromGoogleCode/bk0010,32768561,Verilog,bk0010,2660,1,2022-05-02 19:19:20+00:00,[],None
208,https://github.com/3TT/ARQ_TPF_MIPS-DLX.git,2015-03-30 19:19:18+00:00,"Implementación en verilog del procesador MIPS DLX como consigna del trabajo práctico final de la asignatura Arquitectura de Computadoras que se cursa en el último cuatrimestre de la carrera Ingeniería en Computación de la FCEFyN, UNC.",1,3TT/ARQ_TPF_MIPS-DLX,33142864,Verilog,ARQ_TPF_MIPS-DLX,316,1,2015-11-19 15:00:12+00:00,[],None
209,https://github.com/BU-EC551/3DmotionControl.git,2015-03-12 20:36:10+00:00,,0,BU-EC551/3DmotionControl,32101027,Verilog,3DmotionControl,6128,1,2021-05-16 23:45:54+00:00,[],None
210,https://github.com/julioamerico/OpenCRC.git,2015-05-07 23:29:42+00:00,,0,julioamerico/OpenCRC,35248552,Verilog,OpenCRC,14887,1,2021-08-26 14:22:14+00:00,[],https://api.github.com/licenses/gpl-3.0
211,https://github.com/codesurvivor/nes-on-chip.git,2015-07-09 04:21:32+00:00,Automatically exported from code.google.com/p/nes-on-chip,0,codesurvivor/nes-on-chip,38796830,Verilog,nes-on-chip,244,1,2015-07-09 04:27:51+00:00,[],None
212,https://github.com/fromGoogleCode/virtualdisplay.git,2015-03-24 01:25:39+00:00,Automatically exported from code.google.com/p/virtualdisplay,0,fromGoogleCode/virtualdisplay,32768611,Verilog,virtualdisplay,2784,1,2022-05-02 19:19:03+00:00,[],None
213,https://github.com/twighk/vgasync.git,2015-05-28 12:48:38+00:00,,0,twighk/vgasync,36437914,Verilog,vgasync,23364,1,2016-05-09 21:28:01+00:00,[],None
214,https://github.com/kumasento/AES_FPGA.git,2015-05-28 13:48:52+00:00,,0,kumasento/AES_FPGA,36441387,Verilog,AES_FPGA,3616,1,2019-08-18 16:45:29+00:00,[],None
215,https://github.com/BU-EC551/DiggerGame.git,2015-04-21 20:52:43+00:00,,0,BU-EC551/DiggerGame,34351603,Verilog,DiggerGame,18988,1,2021-05-16 23:44:24+00:00,[],None
216,https://github.com/yxw027/cu-hw-gps.git,2015-04-26 03:00:55+00:00,Automatically exported from code.google.com/p/cu-hw-gps,1,yxw027/cu-hw-gps,34595572,Verilog,cu-hw-gps,1256,1,2021-05-29 23:53:10+00:00,[],None
217,https://github.com/fromGoogleCode/mips16bits.git,2015-03-24 01:32:56+00:00,Automatically exported from code.google.com/p/mips16bits,0,fromGoogleCode/mips16bits,32768917,Verilog,mips16bits,5076,1,2022-05-02 19:18:55+00:00,[],None
218,https://github.com/roentgen/sdram_helio.git,2015-05-06 12:53:11+00:00,,0,roentgen/sdram_helio,35158277,Verilog,sdram_helio,120,1,2015-07-31 07:00:00+00:00,[],None
219,https://github.com/jzj1993/Frequency-Meter-Verilog.git,2015-05-03 03:51:17+00:00,使用Verilog实现的频率计，支持测频法和测周法切换。,2,jzj1993/Frequency-Meter-Verilog,34972916,Verilog,Frequency-Meter-Verilog,2020,1,2023-08-30 06:22:28+00:00,[],None
220,https://github.com/a7200123456/de5_PCIe.git,2015-05-02 06:01:25+00:00,,0,a7200123456/de5_PCIe,34937449,Verilog,de5_PCIe,17216,1,2020-05-17 13:13:36+00:00,[],None
221,https://github.com/exyrion/basic_undergrad_risc_processor.git,2015-04-28 05:26:19+00:00,RISC processor,0,exyrion/basic_undergrad_risc_processor,34710339,Verilog,basic_undergrad_risc_processor,11244,1,2019-03-11 20:43:11+00:00,[],None
222,https://github.com/fromGoogleCode/pipelined-mips-cpu.git,2015-03-25 15:41:12+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,fromGoogleCode/pipelined-mips-cpu,32874109,Verilog,pipelined-mips-cpu,164,1,2022-05-02 19:18:29+00:00,[],None
223,https://github.com/johnwoleary/firmware-uart.git,2015-05-02 12:03:29+00:00,,0,johnwoleary/firmware-uart,34946225,Verilog,firmware-uart,1052,1,2023-11-25 14:03:55+00:00,[],None
224,https://github.com/mrma95/Prime-Number-Detector.git,2015-05-23 11:40:39+00:00,8 bit prime number detector written in verilog and tested on EPM7032SLC CPLD.,0,mrma95/Prime-Number-Detector,36120649,Verilog,Prime-Number-Detector,280,1,2023-05-04 11:31:43+00:00,[],None
225,https://github.com/CARV-ICS-FORTH/formic.git,2015-06-16 11:46:31+00:00,The Formic Board is an FPGA-based hardware prototyping board developed by the Computer Architecture & VLSI Systems Laboratory,1,CARV-ICS-FORTH/formic,37526809,Verilog,formic,352,1,2023-04-14 08:52:48+00:00,[],
226,https://github.com/TheMadSocrates/vercpu-project.git,2015-05-07 15:42:20+00:00,HDL CPU with accumulator architecture and microcode implementation.,3,TheMadSocrates/vercpu-project,35228729,Verilog,vercpu-project,2785,1,2018-03-13 18:49:49+00:00,[],https://api.github.com/licenses/gpl-3.0
227,https://github.com/johnlaur/Angelia.git,2015-03-31 19:09:07+00:00,,0,johnlaur/Angelia,33204376,Verilog,Angelia,1044,1,2015-11-18 19:20:07+00:00,[],None
228,https://github.com/jakedye7/VerilogProject.git,2015-03-23 17:26:15+00:00,,0,jakedye7/VerilogProject,32747580,Verilog,VerilogProject,1644,1,2015-05-07 01:58:02+00:00,[],None
229,https://github.com/csus-senior-design/ram_int_4p.git,2015-03-18 21:54:12+00:00,4 port LPDDR2 memory interface for the Altera Cyclone 5 GX Starter Kit,0,csus-senior-design/ram_int_4p,32486437,Verilog,ram_int_4p,1052,1,2021-06-09 10:59:42+00:00,[],None
230,https://github.com/esihaj/MIPS-Single-Cycle.git,2015-04-04 17:02:34+00:00,Computer Assignment 2,0,esihaj/MIPS-Single-Cycle,33413054,Verilog,MIPS-Single-Cycle,415,1,2017-04-02 11:55:35+00:00,[],None
231,https://github.com/ali-abid/SystemVerilogVHDL.git,2015-03-10 10:10:08+00:00,All about System Verilog and VHDL ,0,ali-abid/SystemVerilogVHDL,31950672,Verilog,SystemVerilogVHDL,3020,1,2023-04-10 22:34:50+00:00,[],None
232,https://github.com/cathook/Simple-CPU.git,2015-04-21 08:23:47+00:00,[DEPRECATED] A simple pipeline cpu with L1 cache (yet another homework for computer arch course),1,cathook/Simple-CPU,34314080,Verilog,Simple-CPU,112,1,2019-02-03 04:20:29+00:00,[],None
233,https://github.com/thomasrussellmurphy/lcd_video_demonstration_skeleton.git,2015-03-12 17:02:16+00:00,"A simple screen demonstration for CWRU EECS 301 expansion board LCD video, requiring implementing the screen controller",0,thomasrussellmurphy/lcd_video_demonstration_skeleton,32089703,Verilog,lcd_video_demonstration_skeleton,167,1,2021-02-09 17:57:19+00:00,[],None
234,https://github.com/DarkTyr/uWaveMux-mlib-devel.git,2015-04-08 21:13:33+00:00,Quantum Sensors Project - Microwave Mux ROACH2 Firmware,1,DarkTyr/uWaveMux-mlib-devel,33632579,Verilog,uWaveMux-mlib-devel,13321,1,2016-02-13 03:34:03+00:00,[],None
235,https://github.com/csus-senior-design/videogen.git,2015-04-15 19:03:27+00:00,,1,csus-senior-design/videogen,34012909,Verilog,videogen,148,1,2021-01-26 03:17:04+00:00,[],None
236,https://github.com/grantae/uart.git,2015-06-12 00:57:00+00:00,A UART written in Verilog (115200/8N1),0,grantae/uart,37294249,Verilog,uart,104,1,2017-11-13 12:15:13+00:00,[],https://api.github.com/licenses/mit
237,https://github.com/dcrozz/MicroMachine.git,2015-06-02 13:00:50+00:00,"A single cycle CPU running on Xilinx Spartan 6 XC6LX16-CS324, supporting 31 MIPS instructions. ",1,dcrozz/MicroMachine,36733308,Verilog,MicroMachine,252,1,2022-12-01 14:30:29+00:00,[],None
238,https://github.com/samlnx03/ed2-ram00.git,2015-06-06 03:05:28+00:00,ram en verilog implementada en luts de una fpga,1,samlnx03/ed2-ram00,36965403,Verilog,ed2-ram00,116,1,2018-03-13 18:53:11+00:00,[],None
239,https://github.com/lostpfg/VGA_Controller.git,2015-05-14 11:37:46+00:00,,0,lostpfg/VGA_Controller,35607932,Verilog,VGA_Controller,696,1,2019-08-30 05:01:31+00:00,[],None
240,https://github.com/ominux/fpga-project.git,2015-03-15 02:43:33+00:00,Automatically exported from code.google.com/p/fpga-project,0,ominux/fpga-project,32242089,Verilog,fpga-project,2420,1,2017-12-10 13:27:20+00:00,[],None
241,https://github.com/vipinkmenon/dyract_x8_gen3.git,2015-07-18 20:11:12+00:00,,0,vipinkmenon/dyract_x8_gen3,39311288,Verilog,dyract_x8_gen3,940,1,2018-12-21 23:30:56+00:00,[],None
242,https://github.com/utkarshsharma/lc3b.git,2015-03-27 13:11:53+00:00,Course Project- LC3B Processor Design ,0,utkarshsharma/lc3b,32986678,Verilog,lc3b,1468,1,2022-04-26 20:11:18+00:00,[],None
243,https://github.com/BernardYuan/64bitsCLA.git,2015-03-31 11:55:26+00:00,simply a 64 bits carry look ahead adder,0,BernardYuan/64bitsCLA,33182728,Verilog,64bitsCLA,100,1,2023-03-21 16:51:30+00:00,[],None
244,https://github.com/ominux/odin-ii.git,2015-03-15 02:49:41+00:00,Automatically exported from code.google.com/p/odin-ii,1,ominux/odin-ii,32242272,Verilog,odin-ii,7932,1,2021-11-15 06:03:59+00:00,[],None
245,https://github.com/C-L-G/Documents.git,2015-06-15 10:43:08+00:00,组织文档,1,C-L-G/Documents,37459291,Verilog,Documents,652,1,2021-08-08 11:36:16+00:00,[],None
246,https://github.com/thotypous/rtai-irq-latency.git,2015-05-07 03:23:24+00:00,RTAI IRQ Latency Experiments,2,thotypous/rtai-irq-latency,35196521,Verilog,rtai-irq-latency,184,1,2017-02-19 15:54:16+00:00,"['rtai', 'latency', 'experiment']",https://api.github.com/licenses/mit
247,https://github.com/ouabache/tools.git,2015-03-27 19:34:09+00:00,Open Source Eda tools for the SOCGEN design environment (synced to opencore.org/socgen ,2,ouabache/tools,33005535,Verilog,tools,121949,1,2018-10-09 16:17:17+00:00,[],None
248,https://github.com/pat-processor/pat-32bit.git,2015-06-05 19:18:32+00:00,"32-bit version of the PAT processor, developed at the University of Bristol",0,pat-processor/pat-32bit,36950920,Verilog,pat-32bit,3980,1,2020-05-07 15:29:17+00:00,[],None
249,https://github.com/leardilap/DCC_V_33.git,2015-04-06 14:00:10+00:00,Adaptive LMS filter on DE2i-150 Development Board + DCC(AD/DA Data Conversion Card) Verilog,1,leardilap/DCC_V_33,33484788,Verilog,DCC_V_33,496,1,2023-05-14 15:14:17+00:00,[],None
250,https://github.com/ominux/vlsi3-functional-unit.git,2015-03-15 02:46:13+00:00,Automatically exported from code.google.com/p/vlsi3-functional-unit,0,ominux/vlsi3-functional-unit,32242176,Verilog,vlsi3-functional-unit,5128,1,2016-03-24 08:52:53+00:00,[],None
251,https://github.com/bmreynolds92/computerarchitecture.git,2015-04-16 20:49:01+00:00,project,0,bmreynolds92/computerarchitecture,34079809,Verilog,computerarchitecture,405,1,2020-03-14 04:00:09+00:00,[],None
252,https://github.com/amoudgl/singlecycle-processor.git,2015-04-30 08:55:39+00:00,16 bit single cycle processor in Verilog,0,amoudgl/singlecycle-processor,34844583,Verilog,singlecycle-processor,100,1,2022-04-09 22:33:35+00:00,[],None
253,https://github.com/lsnow/mips32.git,2015-05-22 02:36:25+00:00,mips32 instruction set CPU implemented by verilog ,0,lsnow/mips32,36048313,Verilog,mips32,156,1,2015-12-19 06:43:06+00:00,[],https://api.github.com/licenses/gpl-2.0
254,https://github.com/C-L-G/data_statistics.git,2015-07-01 09:54:08+00:00,数据统计直方图,0,C-L-G/data_statistics,38363500,Verilog,data_statistics,128,1,2016-01-06 06:58:37+00:00,[],None
255,https://github.com/C-L-G/RGB-YUV.git,2015-06-18 08:27:09+00:00, 视频RGB转YUV格式,1,C-L-G/RGB-YUV,37647282,Verilog,RGB-YUV,132,1,2016-06-04 03:12:09+00:00,[],None
256,https://github.com/BusoRN/ISA-projects.git,2015-05-08 14:11:42+00:00,"Here there are the laboratory project made by Angela Bernunzo, Fabio Busignani and Emanuele Gianoglio for the Integrated System Architecture course, Politecnico di Torino, Turin, Italy.",0,BusoRN/ISA-projects,35282933,Verilog,ISA-projects,20860,1,2020-03-29 09:40:03+00:00,[],None
257,https://github.com/omicronns/classes-sys-rek.git,2015-04-05 22:21:21+00:00,Projects developed during laboratories,1,omicronns/classes-sys-rek,33457221,Verilog,classes-sys-rek,1841,1,2017-07-27 16:19:10+00:00,[],https://api.github.com/licenses/mit
258,https://github.com/merckhung/zet.git,2015-04-09 08:13:12+00:00,ZET86,3,merckhung/zet,33656813,Verilog,zet,28728,1,2015-12-15 14:24:43+00:00,[],https://api.github.com/licenses/gpl-3.0
259,https://github.com/mars20/Bitminers.git,2015-03-09 18:26:25+00:00,,0,mars20/Bitminers,31915189,Verilog,Bitminers,395,1,2017-06-21 17:52:39+00:00,[],None
260,https://github.com/TomWoo/paint.git,2015-04-09 00:48:14+00:00,,0,TomWoo/paint,33640258,Verilog,paint,34112,1,2016-04-17 09:23:21+00:00,[],None
261,https://github.com/shallen320/Superscalar_Dispatch_Completion_File.git,2015-04-02 04:30:09+00:00,Superscalar Dispatch Unit with Completion File,0,shallen320/Superscalar_Dispatch_Completion_File,33289216,Verilog,Superscalar_Dispatch_Completion_File,132,1,2018-04-29 03:14:20+00:00,[],None
262,https://github.com/gustavoguz/proj-mips.git,2015-03-13 23:03:24+00:00,Automatically exported from code.google.com/p/proj-mips,0,gustavoguz/proj-mips,32185402,Verilog,proj-mips,5126,1,2022-04-28 03:36:23+00:00,[],None
263,https://github.com/drom/pulsar.git,2015-03-10 05:52:46+00:00,:speaker: Ultrasonic air speed sensor,2,drom/pulsar,31940765,Verilog,pulsar,268,1,2022-07-02 23:34:36+00:00,[],https://api.github.com/licenses/mit
264,https://github.com/mahalakshmi23/ElectronicLock.git,2015-06-29 03:09:12+00:00,Electronic lock which accepts a 4 digit pass code to unlock. Designed to work in Basys2 FPGA board.,0,mahalakshmi23/ElectronicLock,38225067,Verilog,ElectronicLock,127,1,2022-09-22 10:32:15+00:00,[],https://api.github.com/licenses/mit
265,https://github.com/farzonl/verilogpipelinedgpu.git,2015-05-12 19:05:10+00:00,Automatically exported from code.google.com/p/verilogpipelinedgpu,2,farzonl/verilogpipelinedgpu,35507283,Verilog,verilogpipelinedgpu,6109,1,2022-10-12 01:52:58+00:00,"['computer-architecture', 'computer-systems', 'gpu', 'rasterizer']",None
266,https://github.com/oceanborn-mx/sirius.git,2015-07-17 00:44:15+00:00,Parallel Matrix Algorithms,1,oceanborn-mx/sirius,39227357,Verilog,sirius,144,1,2023-08-08 03:50:06+00:00,[],https://api.github.com/licenses/gpl-2.0
267,https://github.com/eckucukoglu/basic-vending-machine.git,2015-04-21 13:12:04+00:00,Basic Vending Machine as a Verilog module.,0,eckucukoglu/basic-vending-machine,34327779,Verilog,basic-vending-machine,328,1,2018-06-09 06:53:19+00:00,[],https://api.github.com/licenses/gpl-2.0
268,https://github.com/FPGAHDL/vga_640x480.git,2015-06-27 23:10:19+00:00,,0,FPGAHDL/vga_640x480,38178704,Verilog,vga_640x480,120,1,2023-12-28 13:40:05+00:00,[],None
269,https://github.com/migajv/mips_pipeline.git,2015-03-20 15:48:11+00:00,,1,migajv/mips_pipeline,32592677,Verilog,mips_pipeline,325,1,2017-10-21 00:05:12+00:00,[],https://api.github.com/licenses/gpl-3.0
270,https://github.com/fromGoogleCode/mips-core-verilog.git,2015-03-24 01:34:29+00:00,Automatically exported from code.google.com/p/mips-core-verilog,0,fromGoogleCode/mips-core-verilog,32768974,Verilog,mips-core-verilog,476,1,2022-05-02 19:18:50+00:00,[],None
271,https://github.com/fromGoogleCode/my-verilig-code.git,2015-03-25 15:40:02+00:00,Automatically exported from code.google.com/p/my-verilig-code,0,fromGoogleCode/my-verilig-code,32874042,Verilog,my-verilig-code,4180,1,2022-05-02 19:18:36+00:00,[],None
272,https://github.com/OEA/VerySimpleCPU.git,2015-06-05 09:29:16+00:00,VerySimpleCPU implementation in Verilog,0,OEA/VerySimpleCPU,36924223,Verilog,VerySimpleCPU,251,1,2023-07-01 11:03:09+00:00,[],None
273,https://github.com/Klamath233/lianliankan-verilog.git,2015-05-28 18:28:13+00:00,152 Final Project,0,Klamath233/lianliankan-verilog,36457881,Verilog,lianliankan-verilog,260,1,2015-06-01 21:55:04+00:00,[],None
274,https://github.com/adeeshag/dram_model.git,2015-06-14 18:11:27+00:00,DRAM Memory modeling,0,adeeshag/dram_model,37423626,Verilog,dram_model,27572,1,2022-06-28 09:20:44+00:00,[],None
275,https://github.com/wonjsohn/nerf-verilog.git,2015-06-12 23:55:07+00:00,Automatically exported from code.google.com/p/nerf-verilog,2,wonjsohn/nerf-verilog,37350214,Verilog,nerf-verilog,225361,1,2015-06-17 23:53:46+00:00,[],None
276,https://github.com/goran-mahovlic/OLS-HDMI_Output.git,2015-06-13 12:56:34+00:00,HDMI output on Open Bench Logic Analyser,0,goran-mahovlic/OLS-HDMI_Output,37371426,Verilog,OLS-HDMI_Output,212,1,2022-07-17 21:32:19+00:00,[],None
277,https://github.com/nctu-homeworks/shlab-final.git,2015-07-08 08:34:20+00:00,軟硬體協同設計之Final project，此project獲得殷之同電子實驗獎學金,0,nctu-homeworks/shlab-final,38742088,Verilog,shlab-final,2163,1,2023-01-28 20:39:13+00:00,"['cortex-a9-board', 'fpga', 'codesign', 'nctu']",None
278,https://github.com/kazehikuno/Verilog.git,2015-05-31 05:59:23+00:00,Verilog projects completed in Fall 2014,0,kazehikuno/Verilog,36590204,Verilog,Verilog,1736,1,2016-11-02 23:08:08+00:00,[],None
279,https://github.com/secworks/keywrap.git,2015-04-29 08:14:15+00:00,RFC 3394 keywrap cipher mode implemented in Verilog 2001.,1,secworks/keywrap,34781123,Verilog,keywrap,14,1,2022-01-29 23:27:33+00:00,[],
280,https://github.com/kazehikuno/Embedded-Systems-using-Assembly-NIOS-II-CPU.git,2015-06-01 03:39:08+00:00,Assembly projects using Altera DE2 development board and NIOS II processor.  The YouTube link leads to a description and demo of my final project for the class.,0,kazehikuno/Embedded-Systems-using-Assembly-NIOS-II-CPU,36635981,Verilog,Embedded-Systems-using-Assembly-NIOS-II-CPU,41180,1,2016-11-02 23:07:47+00:00,[],None
281,https://github.com/gstark307/Pet2001_Nexys3.git,2015-06-09 00:38:28+00:00,A Commodore PET in an FPGA.,5,gstark307/Pet2001_Nexys3,37100855,Verilog,Pet2001_Nexys3,192,1,2022-08-26 22:52:24+00:00,[],None
282,https://github.com/wkoszek/drums.git,2015-04-27 07:05:27+00:00,My repository related to my snare drum and drumset interests,0,wkoszek/drums,34651149,Verilog,drums,37,1,2016-03-24 00:45:24+00:00,['drums'],https://api.github.com/licenses/bsd-2-clause
283,https://github.com/BU-EC551/jammaInterface.git,2015-03-12 20:24:37+00:00,,0,BU-EC551/jammaInterface,32100418,Verilog,jammaInterface,188,1,2021-05-16 23:46:32+00:00,[],None
284,https://github.com/one-melange/computer_processor.git,2015-03-30 00:05:15+00:00,,0,one-melange/computer_processor,33094718,Verilog,computer_processor,180,1,2023-03-08 04:55:52+00:00,[],https://api.github.com/licenses/mit
285,https://github.com/acapola/trng.git,2015-03-07 10:47:40+00:00,,1,acapola/trng,31809088,Verilog,trng,2344,1,2019-02-22 05:30:35+00:00,[],None
286,https://github.com/seanjensengrey/ajardsp.git,2015-05-12 05:33:22+00:00,Automatically exported from code.google.com/p/ajardsp,0,seanjensengrey/ajardsp,35468846,Verilog,ajardsp,1156,1,2022-12-13 16:29:32+00:00,[],None
287,https://github.com/LongJohnCoder/mist-board.git,2015-05-27 04:10:29+00:00,Automatically exported from code.google.com/p/mist-board,0,LongJohnCoder/mist-board,36342095,Verilog,mist-board,48680,1,2023-03-22 14:29:43+00:00,[],None
288,https://github.com/OC-sudo/testgit.git,2015-04-02 07:10:44+00:00,,0,OC-sudo/testgit,33294717,Verilog,testgit,36,1,2019-01-28 09:38:48+00:00,[],None
289,https://github.com/SongZhao/single-cycle-pipeline-processor.git,2015-04-02 23:11:45+00:00,,0,SongZhao/single-cycle-pipeline-processor,33336301,Verilog,single-cycle-pipeline-processor,71,1,2016-10-14 02:27:56+00:00,[],None
290,https://github.com/ophelimos/fpga2dsidescroller.git,2015-03-16 02:42:13+00:00,Automatically exported from code.google.com/p/fpga2dsidescroller,0,ophelimos/fpga2dsidescroller,32297225,Verilog,fpga2dsidescroller,8160,1,2017-04-24 10:17:01+00:00,[],None
291,https://github.com/amirhdrz/asteroids-verilog-project.git,2015-03-13 03:22:02+00:00,"asteroids game on vga (Verilog, Altera DE2)",1,amirhdrz/asteroids-verilog-project,32125007,Verilog,asteroids-verilog-project,2768,1,2018-12-27 07:35:14+00:00,[],None
292,https://github.com/fromGoogleCode/ece-uth-vlsi-group-3-2013.git,2015-03-24 01:32:16+00:00,Automatically exported from code.google.com/p/ece-uth-vlsi-group-3-2013,0,fromGoogleCode/ece-uth-vlsi-group-3-2013,32768876,Verilog,ece-uth-vlsi-group-3-2013,2512,1,2022-05-02 19:18:59+00:00,[],None
293,https://github.com/fromGoogleCode/rrisc8.git,2015-03-25 15:35:34+00:00,Automatically exported from code.google.com/p/rrisc8,0,fromGoogleCode/rrisc8,32873788,Verilog,rrisc8,2152,1,2022-05-02 19:18:47+00:00,[],None
294,https://github.com/germanfgv/ARCSoftcore.git,2015-07-06 14:49:35+00:00,,0,germanfgv/ARCSoftcore,38625480,Verilog,ARCSoftcore,30498,1,2019-01-29 15:30:46+00:00,[],None
295,https://github.com/adeeshag/project520.git,2015-03-25 03:32:00+00:00,,1,adeeshag/project520,32840547,Verilog,project520,610,0,2015-03-30 04:58:42+00:00,[],None
296,https://github.com/quangxdu/ece385.git,2015-04-21 23:43:23+00:00,,0,quangxdu/ece385,34358013,Verilog,ece385,91328,0,2015-10-27 07:03:34+00:00,[],None
297,https://github.com/janosmurai/rendszer-arch.git,2015-04-11 19:11:55+00:00,,0,janosmurai/rendszer-arch,33788639,Verilog,rendszer-arch,1112,0,2015-05-01 11:09:19+00:00,[],None
298,https://github.com/9tarz/mips-verilog.git,2015-05-20 10:58:36+00:00,MIPS Verilog Final Project for 01204225 Computer Architecture 2/2014,0,9tarz/mips-verilog,35942661,Verilog,mips-verilog,204,0,2015-05-20 11:04:28+00:00,[],None
299,https://github.com/hlemorvan/s370.git,2015-05-23 11:03:31+00:00,,0,hlemorvan/s370,36119435,Verilog,s370,136,0,2020-08-14 13:47:05+00:00,[],None
300,https://github.com/ShadyF/Mini-Game-Console.git,2015-05-20 16:09:26+00:00,A Verilog implementation of both Pong and Breakout,1,ShadyF/Mini-Game-Console,35959096,Verilog,Mini-Game-Console,35,0,2016-09-21 15:28:48+00:00,[],None
301,https://github.com/josepabloapu/araucaria.git,2015-05-22 21:39:20+00:00,procesador con pipeline de 5 etapas,1,josepabloapu/araucaria,36096415,Verilog,araucaria,3186,0,2015-05-25 16:00:26+00:00,[],None
302,https://github.com/bantmen/Basketball-Arcade-Game.git,2015-03-26 16:47:58+00:00,CSC258 Final Project,0,bantmen/Basketball-Arcade-Game,32939979,Verilog,Basketball-Arcade-Game,2461,0,2015-03-31 22:41:06+00:00,[],None
303,https://github.com/mwingerson/HDL_cores.git,2015-03-27 08:55:02+00:00,Collection of my the HDL cores that I have written.,1,mwingerson/HDL_cores,32976408,Verilog,HDL_cores,100,0,2015-03-27 09:05:16+00:00,[],None
304,https://github.com/alachins/simgenrtl.git,2015-06-20 19:52:14+00:00,FPGA accelerator generation software for chemical similarity assessment based on 2D fingerprints,1,alachins/simgenrtl,37783700,Verilog,simgenrtl,264,0,2015-06-20 20:07:56+00:00,[],None
305,https://github.com/HarshHarwani/Guessing-Game-Computer-Architecture.git,2015-06-24 05:13:52+00:00,A Simple number guessing game developed in Verilog and implemented on a FPGA.,0,HarshHarwani/Guessing-Game-Computer-Architecture,37963831,Verilog,Guessing-Game-Computer-Architecture,372,0,2015-06-25 04:30:10+00:00,[],None
306,https://github.com/AlexofNTU/single-cycle-mips-cpu.git,2015-04-24 01:31:58+00:00,Automatically exported from code.google.com/p/single-cycle-mips-cpu,0,AlexofNTU/single-cycle-mips-cpu,34491246,Verilog,single-cycle-mips-cpu,148,0,2015-04-24 01:32:39+00:00,[],None
307,https://github.com/gutterbowler/dsp-keto.git,2015-04-23 18:24:55+00:00,,0,gutterbowler/dsp-keto,34473888,Verilog,dsp-keto,616,0,2015-04-24 14:37:43+00:00,[],None
308,https://github.com/waaaaargh/firestarter.git,2015-04-16 02:30:04+00:00,It's all fun and games until someone starts building a CPU.,0,waaaaargh/firestarter,34030010,Verilog,firestarter,160,0,2015-04-18 00:49:49+00:00,[],
309,https://github.com/pduncan860/beeping-paddles.git,2015-04-27 15:31:55+00:00,Automatically exported from code.google.com/p/beeping-paddles,0,pduncan860/beeping-paddles,34674909,Verilog,beeping-paddles,380,0,2015-04-27 15:32:37+00:00,[],None
310,https://github.com/cjubb39/eecs4340.git,2015-04-24 03:53:35+00:00,Hardware Project,0,cjubb39/eecs4340,34496826,Verilog,eecs4340,105426,0,2017-03-16 04:35:08+00:00,[],None
311,https://github.com/aparnatarde/SSC.git,2015-04-27 02:15:42+00:00,,0,aparnatarde/SSC,34641244,Verilog,SSC,136,0,2015-04-27 02:28:02+00:00,[],None
312,https://github.com/wbteve/uart-rx.git,2015-04-28 02:41:01+00:00,Verilog module to receive data on UART,0,wbteve/uart-rx,34703955,Verilog,uart-rx,140,0,2017-11-13 12:15:07+00:00,[],https://api.github.com/licenses/agpl-3.0
313,https://github.com/Lothar-Lilge/fpga-mcml.git,2015-03-14 17:20:48+00:00,Automatically exported from code.google.com/p/fpga-mcml,0,Lothar-Lilge/fpga-mcml,32223290,Verilog,fpga-mcml,1916,0,2015-03-14 17:21:01+00:00,[],None
314,https://github.com/helloxzshan/fourth.git,2015-03-16 10:03:25+00:00,fourth try,0,helloxzshan/fourth,32316209,Verilog,fourth,132,0,2015-03-16 11:48:13+00:00,[],None
315,https://github.com/greyscaled/simple-alu.git,2015-03-07 01:49:27+00:00,,0,greyscaled/simple-alu,31797395,Verilog,simple-alu,7,0,2022-12-08 08:25:54+00:00,[],None
316,https://github.com/anishadatla/The-Last-Drummer.git,2015-03-21 22:08:48+00:00,,0,anishadatla/The-Last-Drummer,32652019,Verilog,The-Last-Drummer,132,0,2015-04-13 02:10:02+00:00,[],None
317,https://github.com/varun13169/FPGA_projects-IIITD_ELD_assignments.git,2015-03-23 23:02:55+00:00,,4,varun13169/FPGA_projects-IIITD_ELD_assignments,32763696,Verilog,FPGA_projects-IIITD_ELD_assignments,144,0,2015-03-23 23:11:35+00:00,[],https://api.github.com/licenses/gpl-2.0
318,https://github.com/tudps/netfpga-ps-tud.git,2015-07-14 12:16:07+00:00,PS's reference platform for the NetFPGA SUME,1,tudps/netfpga-ps-tud,39072963,Verilog,netfpga-ps-tud,124,0,2015-09-30 13:59:22+00:00,[],None
319,https://github.com/tombrunning/cirbm.git,2015-06-09 13:21:17+00:00,rbm with compressed inputs,0,tombrunning/cirbm,37133226,Verilog,cirbm,878644,0,2015-06-09 14:16:24+00:00,[],None
320,https://github.com/betaguy/diybus_b2s_verilog.git,2015-06-02 06:03:08+00:00,基于Verilog的原创单总线传输协议b2s,0,betaguy/diybus_b2s_verilog,36711680,Verilog,diybus_b2s_verilog,884,0,2015-06-02 06:27:46+00:00,[],None
321,https://github.com/Gregf36665/Conways-Game-Of-Life.git,2015-06-10 13:14:20+00:00,A verilog implementation of conway's game of life using tiled spacial processing,0,Gregf36665/Conways-Game-Of-Life,37197980,Verilog,Conways-Game-Of-Life,1816,0,2015-06-10 13:15:10+00:00,[],None
322,https://github.com/shallen320/Two_Level_Hierarchical_Cache.git,2015-04-02 03:58:37+00:00,an advance cache architecture consisting two levels of four way associative cache,0,shallen320/Two_Level_Hierarchical_Cache,33288250,Verilog,Two_Level_Hierarchical_Cache,148,0,2015-04-02 03:58:44+00:00,[],None
323,https://github.com/manchii/Proyecto1.git,2015-04-04 00:42:22+00:00,,0,manchii/Proyecto1,33389242,Verilog,Proyecto1,204,0,2015-05-08 02:36:37+00:00,[],None
324,https://github.com/troosh/ngs.git,2015-05-28 10:33:05+00:00,Automatically exported from code.google.com/p/ngs,0,troosh/ngs,36431484,Verilog,ngs,28088,0,2015-05-28 10:35:49+00:00,[],None
325,https://github.com/josvargas/procesador.git,2015-05-29 03:22:05+00:00,Proyecto final del curso de estructuras de computadoras digitales II,2,josvargas/procesador,36480293,Verilog,procesador,2241,0,2015-05-29 04:11:49+00:00,[],None
326,https://github.com/dpankova/pgen.git,2015-06-12 20:27:34+00:00,"""Pulse generator"" module. Creates a custom waveform from a clock signal.",0,dpankova/pgen,37342966,Verilog,pgen,608,0,2019-07-16 17:32:52+00:00,[],None
327,https://github.com/bheemarajulu/Verilog_code.git,2015-06-14 07:31:37+00:00,,0,bheemarajulu/Verilog_code,37403454,Verilog,Verilog_code,120,0,2015-06-14 07:56:38+00:00,[],None
328,https://github.com/Deykel/llProyectoServomotor.git,2015-06-16 15:05:49+00:00,Segundo Proyecto Largo del Curso Laboratorio de Diseño de Sistemas Digitales,0,Deykel/llProyectoServomotor,37537447,Verilog,llProyectoServomotor,104,0,2015-06-16 15:05:57+00:00,[],None
329,https://github.com/YuSabo90002/doremi.git,2015-07-01 15:30:11+00:00,,0,YuSabo90002/doremi,38378996,Verilog,doremi,100,0,2015-07-01 15:35:17+00:00,[],None
330,https://github.com/zangzh13/CPU.git,2015-07-11 08:13:17+00:00,~~~,1,zangzh13/CPU,38919000,Verilog,CPU,767,0,2015-07-11 08:42:10+00:00,[],None
331,https://github.com/trander1/Queues-and-Adders.git,2015-05-22 23:16:30+00:00,Verilog code for Queues and Adder digital logic,1,trander1/Queues-and-Adders,36099203,Verilog,Queues-and-Adders,1092,0,2015-05-23 00:02:04+00:00,[],https://api.github.com/licenses/gpl-2.0
332,https://github.com/ShadowPlayer/Final_Submission.git,2015-04-30 04:51:11+00:00,,0,ShadowPlayer/Final_Submission,34834799,Verilog,Final_Submission,136,0,2015-04-30 04:56:06+00:00,[],None
333,https://github.com/joLapss/HDL48.git,2015-05-19 22:42:23+00:00,,0,joLapss/HDL48,35912487,Verilog,HDL48,54104,0,2015-05-24 18:31:41+00:00,[],None
334,https://github.com/a7200123456/DE5_PCIe_avalon_rsa_sim.git,2015-05-16 08:31:10+00:00,,0,a7200123456/DE5_PCIe_avalon_rsa_sim,35715993,Verilog,DE5_PCIe_avalon_rsa_sim,144,0,2015-05-16 08:32:55+00:00,[],None
335,https://github.com/nipunagarwala/ee109.git,2015-05-17 05:20:33+00:00,Final Project,0,nipunagarwala/ee109,35753108,Verilog,ee109,48232,0,2015-05-17 05:41:53+00:00,[],None
336,https://github.com/Aaron-Zhao123/Online_adder_verilog.git,2015-07-02 09:25:22+00:00,,0,Aaron-Zhao123/Online_adder_verilog,38423535,Verilog,Online_adder_verilog,360,0,2015-07-02 16:35:32+00:00,[],None
337,https://github.com/CST351/Final-Project.git,2015-05-26 18:41:49+00:00,Final Project - A Game in Verilog,0,CST351/Final-Project,36316305,Verilog,Final-Project,132848,0,2015-05-26 20:55:44+00:00,[],None
338,https://github.com/andrewpeck/comptest-fw.git,2015-04-01 00:38:33+00:00,LCT Comparator Test Firmware,0,andrewpeck/comptest-fw,33217949,Verilog,comptest-fw,83,0,2016-11-30 02:37:27+00:00,[],None
339,https://github.com/dibrenes/ProyectoCorto2.git,2015-03-11 19:41:24+00:00,,0,dibrenes/ProyectoCorto2,32037481,Verilog,ProyectoCorto2,124,0,2015-03-17 19:14:22+00:00,[],None
340,https://github.com/csus-senior-design/LVDS_Implementation.git,2015-03-11 22:00:44+00:00,,0,csus-senior-design/LVDS_Implementation,32043503,Verilog,LVDS_Implementation,104,0,2015-03-11 22:12:42+00:00,[],None
341,https://github.com/Deykel/PrimerProyecto1.git,2015-03-11 01:57:13+00:00,Archivos del primer proyecto laboratorio de diseño digital,0,Deykel/PrimerProyecto1,31992642,Verilog,PrimerProyecto1,144,0,2015-03-11 02:17:03+00:00,[],None
342,https://github.com/annelai/dc_friends.git,2015-03-11 12:09:28+00:00,,1,annelai/dc_friends,32015622,Verilog,dc_friends,48094,0,2015-04-04 15:46:15+00:00,[],None
343,https://github.com/minhhuynh2812/siggen.git,2015-04-10 22:14:01+00:00,Signal Generator in Verilog for ECE 324.,0,minhhuynh2812/siggen,33753112,Verilog,siggen,57,0,2017-04-26 05:14:11+00:00,[],None
344,https://github.com/dcast55/single-cycle-mips-cpu.git,2015-03-26 09:27:39+00:00,Automatically exported from code.google.com/p/single-cycle-mips-cpu,0,dcast55/single-cycle-mips-cpu,32918233,Verilog,single-cycle-mips-cpu,148,0,2015-03-26 09:28:17+00:00,[],None
345,https://github.com/kumarrus/Processor.git,2015-03-23 20:25:41+00:00,,1,kumarrus/Processor,32756933,Verilog,Processor,156,0,2015-03-30 17:48:47+00:00,[],None
346,https://github.com/ish-kn/PICO16a_system.git,2015-03-25 03:13:06+00:00,16 bit processor and some assembly programs,0,ish-kn/PICO16a_system,32839783,Verilog,PICO16a_system,10812,0,2015-03-25 03:17:56+00:00,[],None
347,https://github.com/meyticom/test.git,2015-03-27 22:35:41+00:00,,0,meyticom/test,33012262,Verilog,test,116,0,2015-03-27 22:49:02+00:00,[],None
348,https://github.com/isaiMercado/Digital-Systems-Class-Projects.git,2015-03-17 00:49:26+00:00,BYU EC EN 220 Introduction to Digital Systems,0,isaiMercado/Digital-Systems-Class-Projects,32362271,Verilog,Digital-Systems-Class-Projects,4205,0,2016-01-19 13:28:12+00:00,[],None
349,https://github.com/behahaha/fpga-screen-by-screen.git,2015-03-16 22:54:29+00:00,Automatically exported from code.google.com/p/fpga-screen-by-screen,0,behahaha/fpga-screen-by-screen,32357870,Verilog,fpga-screen-by-screen,180,0,2015-03-16 22:55:10+00:00,[],None
350,https://github.com/ShadowPlayer/We_Feel_Tired.git,2015-04-22 04:50:10+00:00,Inner Peace,0,ShadowPlayer/We_Feel_Tired,34369316,Verilog,We_Feel_Tired,152,0,2015-04-30 05:00:32+00:00,[],None
351,https://github.com/jfzazo/msix-7series.git,2015-04-07 11:20:15+00:00,Implementation of the MSI-X structure (table and PBA) in a BRAM memory. This module also offers the necessary interconnection for interact with the Xilinx 7 Series Integrated block for PCIe.,2,jfzazo/msix-7series,33538764,Verilog,msix-7series,144,0,2015-04-07 13:07:05+00:00,[],https://api.github.com/licenses/gpl-2.0
352,https://github.com/csus-senior-design/frame_buf.git,2015-03-08 22:08:52+00:00,Frame buffer for the camera data.,0,csus-senior-design/frame_buf,31867686,Verilog,frame_buf,236,0,2015-04-01 21:33:32+00:00,[],None
353,https://github.com/estebandres/ARQ_TPF_ALU.git,2015-03-04 21:24:36+00:00,Implementación en verilog de la unidad aritmético lógica (ALU) para el trabajo práctico final de la asignatura Arquitectura de Computadoras.,0,estebandres/ARQ_TPF_ALU,31680635,Verilog,ARQ_TPF_ALU,136,0,2015-03-04 21:27:24+00:00,[],None
354,https://github.com/mitchwalker1979/tinytron.git,2015-03-06 01:46:13+00:00,"Verilog design of control circuit for AdRoll's ""tinytron"" LED panel.",0,mitchwalker1979/tinytron,31746906,Verilog,tinytron,212,0,2015-03-07 00:58:12+00:00,[],None
355,https://github.com/menotti/vhdl4fun.git,2015-03-19 19:48:16+00:00,Automatically exported from code.google.com/p/vhdl4fun,0,menotti/vhdl4fun,32542766,Verilog,vhdl4fun,13136,0,2015-03-19 19:49:15+00:00,[],None
356,https://github.com/naibafo/proyectos_estructuras.git,2015-05-08 01:51:56+00:00,Tareas de Estructuras de Computadores II,0,naibafo/proyectos_estructuras,35252969,Verilog,proyectos_estructuras,2156,0,2015-05-14 01:21:26+00:00,[],None
357,https://github.com/liqimai/Assignment1-Calculator.git,2015-04-07 08:12:21+00:00,This our assignment 1 for Computer Organization and Design class.,3,liqimai/Assignment1-Calculator,33530536,Verilog,Assignment1-Calculator,216,0,2015-04-12 15:20:22+00:00,[],https://api.github.com/licenses/gpl-2.0
358,https://github.com/sungngai/module-maintenance.git,2015-05-19 07:01:22+00:00,管理常用代码,0,sungngai/module-maintenance,35864988,Verilog,module-maintenance,564,0,2015-05-19 07:04:49+00:00,[],None
359,https://github.com/rathukugan/Brickbreaker.git,2015-05-18 16:34:12+00:00,"Brickbreaker game for use with Altera DE2 board & VGA, coded in Verilog.",0,rathukugan/Brickbreaker,35829461,Verilog,Brickbreaker,108,0,2015-05-18 16:34:14+00:00,[],None
360,https://github.com/JeanCarlosChavarriaHughes/MIPS_pipelined_project.git,2015-05-30 22:25:02+00:00,This repository contains code and a report of the last project in computer architecture: pipelined procesor.,0,JeanCarlosChavarriaHughes/MIPS_pipelined_project,36577977,Verilog,MIPS_pipelined_project,2334,0,2016-03-08 05:16:13+00:00,[],None
361,https://github.com/duyu80/hattrick.git,2015-05-22 13:54:22+00:00,,0,duyu80/hattrick,36074909,Verilog,hattrick,4338,0,2016-03-04 13:33:16+00:00,[],None
362,https://github.com/nicolasroy11/verilog_random.git,2015-06-20 06:35:09+00:00,Verilog archives,0,nicolasroy11/verilog_random,37760476,Verilog,verilog_random,100,0,2015-06-20 06:36:39+00:00,[],None
363,https://github.com/NoSuchProcess/verilog.git,2015-06-05 12:05:07+00:00,Miscellaneous verilog sources,0,NoSuchProcess/verilog,36930630,Verilog,verilog,180,0,2015-06-05 12:14:17+00:00,[],None
364,https://github.com/kaushikg94/2048-Using-Assembly.git,2015-03-16 02:33:32+00:00,Implementation of the popular game 2048 on the Altera DE2 board using a mix of Nios-2 assembler language and C.,0,kaushikg94/2048-Using-Assembly,32296874,Verilog,2048-Using-Assembly,5595,0,2018-12-22 10:00:44+00:00,[],None
365,https://github.com/lin-li/computer-architecture-lab.git,2015-05-04 05:03:40+00:00,mips cpu design,2,lin-li/computer-architecture-lab,35015035,Verilog,computer-architecture-lab,136,0,2015-05-04 05:45:46+00:00,[],None
366,https://github.com/ezecastellano/fpga-ke.git,2015-04-28 19:30:03+00:00,Automatically exported from code.google.com/p/fpga-ke,0,ezecastellano/fpga-ke,34751296,Verilog,fpga-ke,4012,0,2015-04-28 19:31:04+00:00,[],None
367,https://github.com/shuhart/calvin.git,2015-05-04 16:20:00+00:00,,0,shuhart/calvin,35045577,Verilog,calvin,1124,0,2015-10-03 18:13:38+00:00,[],None
368,https://github.com/BigdelleB/MicroProcessor.git,2015-04-29 03:28:39+00:00,"Single cycle microprocessor with halt and branching capabilities, written in Verilog.",0,BigdelleB/MicroProcessor,34770326,Verilog,MicroProcessor,11244,0,2015-05-19 17:44:58+00:00,[],None
369,https://github.com/LabSistemasDigitalesPinedaVindas/ProyectoCortoDos.git,2015-03-18 05:51:29+00:00,,0,LabSistemasDigitalesPinedaVindas/ProyectoCortoDos,32440568,Verilog,ProyectoCortoDos,136,0,2015-03-18 06:00:46+00:00,[],None
370,https://github.com/LabSistemasDigitalesPinedaVindas/ProyectoCortoUno.git,2015-03-18 05:56:21+00:00,,0,LabSistemasDigitalesPinedaVindas/ProyectoCortoUno,32440738,Verilog,ProyectoCortoUno,108,0,2015-03-18 05:56:53+00:00,[],None
371,https://github.com/py4/SCMIPS.git,2015-03-30 06:42:57+00:00,Single Cycle MIPS,0,py4/SCMIPS,33107443,Verilog,SCMIPS,224,0,2015-06-25 12:14:07+00:00,[],None
372,https://github.com/dani88cala/cu-hw-gps.git,2015-04-15 14:39:58+00:00,Automatically exported from code.google.com/p/cu-hw-gps,1,dani88cala/cu-hw-gps,33999394,Verilog,cu-hw-gps,1256,0,2015-04-15 14:41:39+00:00,[],None
373,https://github.com/xhongyi/470panda.git,2015-04-15 16:43:46+00:00,Automatically exported from code.google.com/p/470panda,1,xhongyi/470panda,34006336,Verilog,470panda,1100,0,2015-04-15 16:45:21+00:00,[],None
374,https://github.com/ShadowPlayer/Zheyu_Func_Rocks.git,2015-04-15 03:26:06+00:00,牛逼,1,ShadowPlayer/Zheyu_Func_Rocks,33970999,Verilog,Zheyu_Func_Rocks,2722,0,2015-04-21 08:29:44+00:00,[],None
375,https://github.com/hsuregan/stopwatch.git,2015-05-13 06:28:41+00:00,,0,hsuregan/stopwatch,35532126,Verilog,stopwatch,104,0,2015-05-13 06:28:54+00:00,[],None
376,https://github.com/Monash-2015-Ultrasonic/FPGA.git,2015-03-12 00:58:25+00:00,Verilog stuff done can go here,0,Monash-2015-Ultrasonic/FPGA,32049336,Verilog,FPGA,248588,0,2015-04-29 17:45:32+00:00,[],None
377,https://github.com/pavlik2/chess-counter-verilog.git,2015-04-20 20:23:50+00:00,Automatically exported from code.google.com/p/chess-counter-verilog,0,pavlik2/chess-counter-verilog,34284345,Verilog,chess-counter-verilog,2152,0,2015-04-20 20:24:27+00:00,[],None
378,https://github.com/amir-koosha/slv2010.git,2015-04-18 21:28:54+00:00,Automatically exported from code.google.com/p/slv2010,0,amir-koosha/slv2010,34183467,Verilog,slv2010,416,0,2015-04-18 21:29:37+00:00,[],None
379,https://github.com/ngulstone/alligator_mux.git,2015-04-18 15:20:06+00:00,First repository for initial code and testing infrastructure,1,ngulstone/alligator_mux,34170729,Verilog,alligator_mux,178,0,2015-05-03 21:13:43+00:00,[],None
380,https://github.com/Jesse-Bishop/L3C010.git,2015-04-06 21:10:37+00:00,"CSE 140L 3: Design, simulate, synthesize, program on  FPGA and test FSM(Finite State Machine) digital system using Altera Quartus II CAD SW and DE1  FPGA board.",0,Jesse-Bishop/L3C010,33506094,Verilog,L3C010,4864,0,2015-04-06 21:36:24+00:00,[],None
381,https://github.com/josh-xu/test-datascitoolbox.git,2015-07-16 06:51:53+00:00,test repository for coursea course - data scientist's tool box,0,josh-xu/test-datascitoolbox,39181596,Verilog,test-datascitoolbox,204,0,2015-07-16 14:28:38+00:00,[],None
382,https://github.com/Goshin/pipeline-cpu.git,2015-07-10 06:37:33+00:00,,0,Goshin/pipeline-cpu,38865229,Verilog,pipeline-cpu,132,0,2015-07-10 06:38:21+00:00,[],None
383,https://github.com/yaegashi/explogic.git,2015-03-17 02:11:36+00:00,,0,yaegashi/explogic,32365717,Verilog,explogic,172,0,2015-03-17 02:12:23+00:00,[],None
384,https://github.com/wolffzheng/fpga.git,2015-03-23 22:26:58+00:00,,0,wolffzheng/fpga,32762435,Verilog,fpga,14964,0,2015-04-28 07:27:27+00:00,[],None
385,https://github.com/alexanderkoumis/atlys-spi-pmod.git,2015-03-20 11:08:06+00:00,Digilent Atlys PMOD/SPI interface for Quad 7-segment LED's.,0,alexanderkoumis/atlys-spi-pmod,32579301,Verilog,atlys-spi-pmod,132,0,2015-03-20 11:12:48+00:00,[],None
386,https://github.com/anderson1008/MultiNoCRTL.git,2015-03-21 15:04:59+00:00,,1,anderson1008/MultiNoCRTL,32636523,Verilog,MultiNoCRTL,624,0,2015-03-26 17:30:10+00:00,[],None
387,https://github.com/meatybobby/HardwareFinal.git,2015-06-25 06:37:51+00:00,,0,meatybobby/HardwareFinal,38032482,Verilog,HardwareFinal,8808,0,2015-06-27 11:34:44+00:00,[],None
388,https://github.com/jnestor/L4_PCI_32x32.git,2015-06-30 18:57:35+00:00,L4 Maze Routing Accelerator,0,jnestor/L4_PCI_32x32,38327414,Verilog,L4_PCI_32x32,46,0,2017-05-16 02:17:29+00:00,[],None
389,https://github.com/momou1974/AD6646_dotrx.git,2015-05-18 09:10:33+00:00,adc 6646 for dotrx,0,momou1974/AD6646_dotrx,35808151,Verilog,AD6646_dotrx,3288,0,2015-05-18 09:13:15+00:00,[],
390,https://github.com/Skippy01/NeXtRAD-TCU.git,2015-07-14 16:12:04+00:00,TCU implementation for the NeXtRAD using VHDL on the Rhino,1,Skippy01/NeXtRAD-TCU,39085845,Verilog,NeXtRAD-TCU,11173,0,2016-02-08 05:57:13+00:00,[],None
391,https://github.com/ravitheja455/32bitmultiplier.git,2015-04-03 01:04:48+00:00,,0,ravitheja455/32bitmultiplier,33339489,Verilog,32bitmultiplier,100,0,2015-04-03 01:36:48+00:00,[],None
392,https://github.com/amohan95/ee254_final_project.git,2015-04-10 02:54:13+00:00,Final project for EE-254,0,amohan95/ee254_final_project,33705008,Verilog,ee254_final_project,344,0,2015-04-24 18:41:12+00:00,[],None
393,https://github.com/hsuregan/elfin.git,2015-04-12 09:52:00+00:00,,0,hsuregan/elfin,33811469,Verilog,elfin,364,0,2015-05-05 18:15:54+00:00,[],None
394,https://github.com/vmagro/fpga-invaders.git,2015-04-07 01:16:24+00:00,,0,vmagro/fpga-invaders,33514740,Verilog,fpga-invaders,1180,0,2015-04-26 04:46:45+00:00,[],None
395,https://github.com/demzx/Proyecto-de-Dise-o-1-.git,2015-04-04 04:51:50+00:00,,0,demzx/Proyecto-de-Dise-o-1-,33394673,Verilog,Proyecto-de-Dise-o-1-,140,0,2015-04-12 23:01:06+00:00,[],None
396,https://github.com/louieGonz/lab4.git,2015-03-06 06:09:25+00:00,cmpe125,0,louieGonz/lab4,31755223,Verilog,lab4,128,0,2015-03-06 07:07:19+00:00,[],None
397,https://github.com/sevennothing/frequencySampleAndContrl.git,2015-03-18 01:46:42+00:00,,0,sevennothing/frequencySampleAndContrl,32431432,Verilog,frequencySampleAndContrl,1664,0,2015-03-21 15:11:45+00:00,[],None
398,https://github.com/andresavilas/ECE337Project.git,2015-04-14 22:24:08+00:00,,0,andresavilas/ECE337Project,33960173,Verilog,ECE337Project,13772,0,2015-09-08 22:13:21+00:00,[],None
399,https://github.com/demzx/Proyecto-de-diseno-1-.git,2015-04-14 21:09:26+00:00,,0,demzx/Proyecto-de-diseno-1-,33957173,Verilog,Proyecto-de-diseno-1-,176,0,2015-05-02 02:08:13+00:00,[],None
400,https://github.com/DerekHXZ/PLazeR.git,2015-03-29 01:14:09+00:00,,0,DerekHXZ/PLazeR,33056814,Verilog,PLazeR,32700,0,2015-05-07 17:57:03+00:00,[],None
401,https://github.com/mikecat/verilog_serial2spi.git,2015-03-30 10:20:12+00:00,convert serial signal (something like RS232C) into SPI used in AVR programming,0,mikecat/verilog_serial2spi,33116440,Verilog,verilog_serial2spi,120,0,2015-03-30 10:47:15+00:00,[],https://api.github.com/licenses/mit
402,https://github.com/snidell/CSE2441Project.git,2015-03-08 06:22:35+00:00,,0,snidell/CSE2441Project,31840615,Verilog,CSE2441Project,31352,0,2015-03-08 06:27:30+00:00,[],None
403,https://github.com/UA3MQJ/fpga-smart-home.git,2015-03-12 21:35:10+00:00,FPGA base smart home,0,UA3MQJ/fpga-smart-home,32104002,Verilog,fpga-smart-home,264,0,2015-03-14 13:39:06+00:00,[],None
404,https://github.com/DanMaklen/CirBox.git,2015-03-04 19:38:32+00:00,Digital II Project 1.,0,DanMaklen/CirBox,31676043,Verilog,CirBox,684,0,2015-03-22 21:35:07+00:00,[],None
405,https://github.com/angelaCTO/8B_FMAT.git,2015-03-06 03:21:03+00:00,8-Bit Pipelined Processor ISA,0,angelaCTO/8B_FMAT,31750515,Verilog,8B_FMAT,3549,0,2018-08-21 02:18:17+00:00,[],None
406,https://github.com/lejaym/eece479.git,2015-03-24 16:46:05+00:00,,0,lejaym/eece479,32811695,Verilog,eece479,200,0,2015-04-02 05:06:11+00:00,[],None
407,https://github.com/impedimentToProgress/ProbableCause.git,2015-06-03 17:34:13+00:00,Artifacts relevant to the Probable Cause paper from ISCA 2015,1,impedimentToProgress/ProbableCause,36819587,Verilog,ProbableCause,63180,0,2015-06-03 17:46:31+00:00,[],https://api.github.com/licenses/mit
408,https://github.com/franzzzz/vivado_prepare_assignment1.git,2015-06-13 07:14:47+00:00,prepare assignment for vivado FPGA control,0,franzzzz/vivado_prepare_assignment1,37361941,Verilog,vivado_prepare_assignment1,136,0,2015-06-13 07:15:40+00:00,[],None
409,https://github.com/vilhelmgray/Monostable.git,2015-06-01 11:50:54+00:00,Monostable is a Verilog implementation of a monostable multivibrator.,4,vilhelmgray/Monostable,36657464,Verilog,Monostable,100,0,2015-06-01 11:51:55+00:00,[],https://api.github.com/licenses/bsd-2-clause
410,https://github.com/gillspice/808BD.git,2015-06-02 11:57:44+00:00,808 Bass Drum PCB,0,gillspice/808BD,36729951,Verilog,808BD,3110,0,2017-11-09 20:53:09+00:00,[],None
411,https://github.com/salpha2004/NetFPGA-SUME.git,2015-05-20 08:30:16+00:00,A development repository for NetFPGA-SUME,0,salpha2004/NetFPGA-SUME,35935755,Verilog,NetFPGA-SUME,3892,0,2016-12-13 19:52:36+00:00,[],None
412,https://github.com/ultracold273/bpuf-chip.git,2015-07-20 09:26:20+00:00,,0,ultracold273/bpuf-chip,39374887,Verilog,bpuf-chip,160,0,2015-07-20 09:30:07+00:00,[],None
413,https://github.com/luooove/FPGA_Serial_RX.git,2015-05-04 14:37:27+00:00,,0,luooove/FPGA_Serial_RX,35039968,Verilog,FPGA_Serial_RX,572,0,2015-05-04 14:37:48+00:00,[],None
414,https://github.com/osafune/peridot_gen1_peripherals.git,2015-05-26 05:23:48+00:00,,1,osafune/peridot_gen1_peripherals,36274029,Verilog,peridot_gen1_peripherals,492,0,2017-02-20 13:40:55+00:00,[],None
415,https://github.com/DigitalLogicSummerTerm2015/modelsim_right_cpu.git,2015-07-21 18:17:54+00:00,almost right,0,DigitalLogicSummerTerm2015/modelsim_right_cpu,39462211,Verilog,modelsim_right_cpu,180,0,2015-07-21 18:18:07+00:00,[],None
416,https://github.com/kyho4515/FinalProject.git,2015-07-20 07:35:07+00:00,,0,kyho4515/FinalProject,39369753,Verilog,FinalProject,18808,0,2015-07-20 07:50:49+00:00,[],None
417,https://github.com/akcorp2003/Whack-a-Mole.git,2015-05-12 01:05:14+00:00,Verilog game for Lab 4 in CS M152A,0,akcorp2003/Whack-a-Mole,35458718,Verilog,Whack-a-Mole,136,0,2015-05-12 01:05:22+00:00,[],None
418,https://github.com/JongSeob/VGA_PSDRAM-Verilog.git,2015-05-12 11:24:21+00:00,,0,JongSeob/VGA_PSDRAM-Verilog,35483985,Verilog,VGA_PSDRAM-Verilog,43896,0,2015-05-13 13:16:40+00:00,[],None
419,https://github.com/diqiuren/idlab-daq.git,2015-05-22 15:26:17+00:00,Automatically exported from code.google.com/p/idlab-daq,0,diqiuren/idlab-daq,36079594,Verilog,idlab-daq,70632,0,2015-05-22 15:31:20+00:00,[],None
420,https://github.com/digits21/CO-Lab5.git,2015-06-13 15:03:18+00:00,NCTUCS 2013-Fall Computer Organisation and Design Lab4 - Pipeline CPU (Prof. KC Wu) ,0,digits21/CO-Lab5,37375691,Verilog,CO-Lab5,488,0,2015-12-31 07:31:09+00:00,[],None
421,https://github.com/Jawanga/ece385lab7.git,2015-03-16 08:08:46+00:00,Automatically exported from code.google.com/p/ece385lab7,0,Jawanga/ece385lab7,32310021,Verilog,ece385lab7,25804,0,2015-10-27 07:03:26+00:00,[],None
422,https://github.com/jyst7275/Pipe_CPU.git,2015-03-17 17:42:04+00:00,Simple_Pipe_CPU,0,jyst7275/Pipe_CPU,32409858,Verilog,Pipe_CPU,124,0,2015-03-17 18:00:03+00:00,[],None
423,https://github.com/mksteve/numbotron.git,2015-04-11 08:18:42+00:00,numbotron,0,mksteve/numbotron,33768294,Verilog,numbotron,180,0,2015-05-05 19:38:39+00:00,[],None
424,https://github.com/botello/6205nes.git,2015-03-23 19:59:28+00:00,Automatically exported from code.google.com/p/6205nes,0,botello/6205nes,32755617,Verilog,6205nes,952,0,2015-03-23 20:00:48+00:00,[],None
425,https://github.com/HappyStorm/Hardware-Lab.git,2015-05-02 08:03:36+00:00,2014 Spring - Hardware Lab (Verilog),0,HappyStorm/Hardware-Lab,34940124,Verilog,Hardware-Lab,164,0,2016-03-29 11:29:21+00:00,[],None
426,https://github.com/prateekwisc/ECE551.git,2015-04-23 19:38:10+00:00,This is a ECE551 assignemnts and project repo,0,prateekwisc/ECE551,34477476,Verilog,ECE551,25168,0,2015-04-23 19:48:54+00:00,[],None
427,https://github.com/BackupGGCode/rrisc8.git,2015-04-29 08:31:41+00:00,Reduced 8-bit RISC Microcontroller implemented in FPGA,0,BackupGGCode/rrisc8,34782058,Verilog,rrisc8,2160,0,2015-04-29 10:48:01+00:00,[],None
428,https://github.com/cr6ghostop/babak-mips.git,2015-05-01 12:13:20+00:00,Automatically exported from code.google.com/p/babak-mips,0,cr6ghostop/babak-mips,34901365,Verilog,babak-mips,3472,0,2015-05-01 12:13:59+00:00,[],None
429,https://github.com/VWarlock/pentevo.git,2015-04-28 15:41:47+00:00,Automatically exported from code.google.com/p/pentevo,0,VWarlock/pentevo,34739687,Verilog,pentevo,86156,0,2015-04-28 15:46:45+00:00,[],None
430,https://github.com/huynhqb/RTL.git,2015-04-29 05:30:23+00:00,working copies,0,huynhqb/RTL,34774238,Verilog,RTL,116,0,2015-04-29 07:20:23+00:00,[],None
431,https://github.com/louieGonz/lab5.git,2015-03-11 23:18:52+00:00,,0,louieGonz/lab5,32046337,Verilog,lab5,116,0,2015-03-15 10:41:05+00:00,[],None
432,https://github.com/SergeyGerasimenko/myRepository.git,2015-05-06 22:25:31+00:00,,0,SergeyGerasimenko/myRepository,35185988,Verilog,myRepository,3216,0,2015-05-07 20:10:53+00:00,[],
433,https://github.com/varshateckchandani/CCSSI_codes.git,2015-05-08 03:29:34+00:00,Digital Signal Processing ,0,varshateckchandani/CCSSI_codes,35256649,Verilog,CCSSI_codes,128,0,2015-05-08 04:05:26+00:00,[],None
434,https://github.com/mrvidaal/ProcessorVerilog.git,2015-07-07 17:57:06+00:00,Processador multiciclo de 16 bits,0,mrvidaal/ProcessorVerilog,38705128,Verilog,ProcessorVerilog,396,0,2015-07-07 17:59:27+00:00,[],None
435,https://github.com/Joseph-Lin-163/Lab4.git,2015-05-13 17:16:45+00:00,,0,Joseph-Lin-163/Lab4,35562978,Verilog,Lab4,292,0,2015-05-13 17:41:16+00:00,[],None
436,https://github.com/electron1029/RISc-16.git,2015-05-24 16:20:36+00:00,,0,electron1029/RISc-16,36181034,Verilog,RISc-16,128,0,2015-05-24 16:24:12+00:00,[],None
437,https://github.com/FarK/TrabajoDAPA.git,2015-05-28 16:01:29+00:00,Diseño e implementación de un mircroprocesador RISC en Verilog,0,FarK/TrabajoDAPA,36449948,Verilog,TrabajoDAPA,144,0,2015-05-28 16:01:57+00:00,[],None
438,https://github.com/vemulaneelesh/Hardware_Software_Codesign.git,2015-03-07 04:15:45+00:00,,0,vemulaneelesh/Hardware_Software_Codesign,31800687,Verilog,Hardware_Software_Codesign,452,0,2015-03-07 04:15:58+00:00,[],None
439,https://github.com/trevordblack/NL16-BinaryCompression.git,2015-07-14 07:48:21+00:00,An attempt at creating a hardware compression/decompression scheme for reducing bits on the memory bus to a New Londo based CPU,0,trevordblack/NL16-BinaryCompression,39061445,Verilog,NL16-BinaryCompression,152,0,2015-07-28 14:10:27+00:00,[],https://api.github.com/licenses/apache-2.0
440,https://github.com/qinfengling/de0nano_musicbox.git,2015-04-06 09:17:02+00:00,Birthday gift,0,qinfengling/de0nano_musicbox,33474720,Verilog,de0nano_musicbox,148,0,2015-04-06 09:19:50+00:00,[],https://api.github.com/licenses/gpl-2.0
441,https://github.com/suntengkun/mytest_01.git,2015-04-02 03:18:38+00:00,without description,0,suntengkun/mytest_01,33286900,Verilog,mytest_01,100,0,2015-04-02 03:38:34+00:00,[],None
442,https://github.com/vkchettimada/aayudha.git,2015-03-20 04:24:27+00:00,,0,vkchettimada/aayudha,32562301,Verilog,aayudha,19,0,2016-03-16 04:10:42+00:00,[],https://api.github.com/licenses/mit
443,https://github.com/zhangboyu/synthboard.git,2015-03-18 14:40:49+00:00,Automatically exported from code.google.com/p/synthboard,0,zhangboyu/synthboard,32464414,Verilog,synthboard,18884,0,2015-03-18 14:41:59+00:00,[],None
444,https://github.com/DanielZU/Proyecto_ps2.git,2015-03-16 21:08:43+00:00,,0,DanielZU/Proyecto_ps2,32353113,Verilog,Proyecto_ps2,124,0,2015-03-16 21:55:18+00:00,[],None
445,https://github.com/sinaghaffari/VeriSnake.git,2015-03-16 23:57:50+00:00,,0,sinaghaffari/VeriSnake,32360300,Verilog,VeriSnake,156,0,2015-10-05 07:44:42+00:00,[],None
446,https://github.com/TechplexEngineer/ece473.git,2015-04-01 00:47:37+00:00,Automatically exported from code.google.com/p/ece473,0,TechplexEngineer/ece473,33218221,Verilog,ece473,176,0,2015-04-01 00:49:02+00:00,[],None
447,https://github.com/nacs-lab/molecube-hw.git,2015-04-08 17:53:36+00:00,,0,nacs-lab/molecube-hw,33622825,Verilog,molecube-hw,32272,0,2022-09-10 15:52:04+00:00,[],https://api.github.com/licenses/lgpl-3.0
448,https://github.com/Joseph-Lin-163/Lab3.git,2015-05-01 19:05:01+00:00,,0,Joseph-Lin-163/Lab3,34918934,Verilog,Lab3,248,0,2015-05-08 10:53:56+00:00,[],None
449,https://github.com/oloftangrot/verilog.trials.git,2015-05-02 18:25:18+00:00,Verilog trials,0,oloftangrot/verilog.trials,34958605,Verilog,verilog.trials,116,0,2015-05-02 18:38:00+00:00,[],None
450,https://github.com/debymf/alteraboardprojects.git,2015-04-24 16:42:26+00:00,Projetos desenvolvidos para a placa ALTERA utilizando Assembly NIOS.,0,debymf/alteraboardprojects,34530071,Verilog,alteraboardprojects,25408,0,2015-04-24 17:17:24+00:00,[],None
451,https://github.com/glennchid/font5-firmware.git,2015-04-27 15:39:59+00:00,HDL source code for the FONT5 digital signal processing board,0,glennchid/font5-firmware,34675340,Verilog,font5-firmware,4068,0,2017-04-07 21:01:38+00:00,[],https://api.github.com/licenses/gpl-3.0
452,https://github.com/jinz2014/VLSI.git,2015-05-01 01:27:26+00:00,,0,jinz2014/VLSI,34885034,Verilog,VLSI,14452,0,2015-06-23 15:58:10+00:00,[],None
453,https://github.com/LabSistemasDigitalesPinedaVindas/SegundoProyectoDelCurso.git,2015-06-16 04:11:07+00:00,Servomotor,0,LabSistemasDigitalesPinedaVindas/SegundoProyectoDelCurso,37507367,Verilog,SegundoProyectoDelCurso,108,0,2015-06-16 04:11:20+00:00,[],None
454,https://github.com/lx324310/rtl_test.git,2015-07-10 03:23:17+00:00,,0,lx324310/rtl_test,38858661,Verilog,rtl_test,444,0,2015-07-10 03:27:41+00:00,[],None
455,https://github.com/pat-processor/pat-8bit.git,2015-06-05 17:21:08+00:00,Repository for the PAT processor (8-bit version),0,pat-processor/pat-8bit,36945559,Verilog,pat-8bit,30220,0,2015-06-05 18:24:32+00:00,[],None
456,https://github.com/C-L-G/spi-phy.git,2015-07-03 08:54:48+00:00,SPI-PHY  RTL,0,C-L-G/spi-phy,38483029,Verilog,spi-phy,12,0,2016-02-03 07:56:53+00:00,[],None
457,https://github.com/deiden26/multiCycleProcessor.git,2015-03-04 17:27:01+00:00,,0,deiden26/multiCycleProcessor,31669969,Verilog,multiCycleProcessor,452,0,2015-03-15 03:25:29+00:00,[],None
458,https://github.com/Hybbon/OC1MIPS.git,2015-05-19 21:59:30+00:00,,1,Hybbon/OC1MIPS,35910822,Verilog,OC1MIPS,388,0,2015-06-08 23:04:37+00:00,[],None
459,https://github.com/rotsen91/Arqui.git,2015-05-24 16:50:20+00:00,MIPS processor ,0,rotsen91/Arqui,36182276,Verilog,Arqui,196,0,2015-05-24 16:53:05+00:00,[],None
460,https://github.com/HardwareStudio/FPGA.git,2015-05-21 08:10:20+00:00,FPGA verilog code,0,HardwareStudio/FPGA,35999865,Verilog,FPGA,140,0,2015-06-22 13:08:03+00:00,[],None
461,https://github.com/trander1/Generic-Cache-Block.git,2015-05-22 22:53:34+00:00,Verilog code for Multi-level Generic Cache Block,2,trander1/Generic-Cache-Block,36098605,Verilog,Generic-Cache-Block,2036,0,2022-01-13 21:31:28+00:00,[],https://api.github.com/licenses/gpl-2.0
462,https://github.com/Ailrun/LD_8bit_Microprocessor.git,2015-06-02 10:06:44+00:00,8bit microprocessor for LD final proj.,0,Ailrun/LD_8bit_Microprocessor,36724737,Verilog,LD_8bit_Microprocessor,156,0,2023-01-28 18:44:31+00:00,[],None
463,https://github.com/samlnx03/cpu.git,2015-05-28 17:28:25+00:00,cpu verilog,0,samlnx03/cpu,36454660,Verilog,cpu,120,0,2015-05-28 17:31:57+00:00,[],None
464,https://github.com/rveens/VLSI.git,2015-05-29 13:41:50+00:00,VLSI beun-werk,0,rveens/VLSI,36506627,Verilog,VLSI,27524,0,2023-01-28 18:41:23+00:00,[],None
465,https://github.com/lisafaller/ettus_fpga.git,2015-06-29 12:06:02+00:00,,0,lisafaller/ettus_fpga,38245617,Verilog,ettus_fpga,106308,0,2015-06-29 12:12:45+00:00,[],None
466,https://github.com/csus-senior-design/cam_test.git,2015-04-15 18:43:36+00:00,,0,csus-senior-design/cam_test,34012010,Verilog,cam_test,816,0,2015-06-21 22:46:13+00:00,[],None
467,https://github.com/ylm/odin-ii.git,2015-04-16 17:09:57+00:00,Automatically exported from code.google.com/p/odin-ii,0,ylm/odin-ii,34069192,Verilog,odin-ii,6796,0,2015-04-16 17:12:25+00:00,[],None
468,https://github.com/nikonikolov/gaze_catapult.git,2015-05-13 11:46:12+00:00,,0,nikonikolov/gaze_catapult,35545919,Verilog,gaze_catapult,130196,0,2015-05-13 12:09:57+00:00,[],None
469,https://github.com/DanMaklen/STA.git,2015-05-06 19:43:35+00:00,,0,DanMaklen/STA,35179260,Verilog,STA,1644,0,2015-05-25 20:14:33+00:00,[],None
470,https://github.com/davidtjones/proc_3pipe.git,2015-04-27 18:54:36+00:00,3 stage pipelined ISA implemented in verilog (WIP),0,davidtjones/proc_3pipe,34685043,Verilog,proc_3pipe,2420,0,2015-04-27 21:14:34+00:00,[],None
471,https://github.com/DanielZU/Proyecto3_Digitales.git,2015-04-28 06:57:53+00:00,,0,DanielZU/Proyecto3_Digitales,34714220,Verilog,Proyecto3_Digitales,152,0,2015-05-04 22:42:17+00:00,[],None
472,https://github.com/sivwizinbiznilva/arcade.git,2015-04-24 13:58:30+00:00,,0,sivwizinbiznilva/arcade,34521722,Verilog,arcade,100,0,2015-04-24 14:00:14+00:00,[],None
473,https://github.com/lisosia/vga.git,2015-05-19 09:20:27+00:00,calculate PI and output to VGA-display  on FPGA,0,lisosia/vga,35872141,Verilog,vga,160,0,2016-06-04 16:18:46+00:00,[],None
474,https://github.com/AlexofNTU/yepmips.git,2015-05-19 11:30:49+00:00,Automatically exported from code.google.com/p/yepmips,0,AlexofNTU/yepmips,35878151,Verilog,yepmips,3276,0,2015-05-19 11:33:23+00:00,[],None
475,https://github.com/psehgal/3220_proj_7_8.git,2015-04-04 19:38:01+00:00,,0,psehgal/3220_proj_7_8,33417596,Verilog,3220_proj_7_8,8216,0,2015-04-06 23:41:15+00:00,[],None
476,https://github.com/mashman22/cs3220benpaul.git,2015-03-16 13:23:06+00:00,Automatically exported from code.google.com/p/cs3220benpaul,0,mashman22/cs3220benpaul,32326326,Verilog,cs3220benpaul,416,0,2015-03-16 13:23:52+00:00,[],None
477,https://github.com/ominux/fpga-mcml.git,2015-03-15 02:51:03+00:00,Automatically exported from code.google.com/p/fpga-mcml,0,ominux/fpga-mcml,32242309,Verilog,fpga-mcml,1916,0,2015-03-15 02:51:49+00:00,[],None
478,https://github.com/whleung/ece111-final-project.git,2015-03-17 08:05:19+00:00,,0,whleung/ece111-final-project,32379553,Verilog,ece111-final-project,176,0,2017-04-24 08:15:06+00:00,[],None
479,https://github.com/sc420/EVS6-Verilog-Framework.git,2015-06-11 18:09:19+00:00,A Verilog framework on EVS6 board.,0,sc420/EVS6-Verilog-Framework,37277531,Verilog,EVS6-Verilog-Framework,3184,0,2023-01-28 18:01:26+00:00,[],None
480,https://github.com/athranzara/reg_if_prj.git,2015-06-22 12:26:40+00:00,,0,athranzara/reg_if_prj,37853916,Verilog,reg_if_prj,1020,0,2015-06-23 16:24:56+00:00,[],None
481,https://github.com/Diksha-Moolchandani/bram_multiplier.git,2015-06-13 10:11:47+00:00,,0,Diksha-Moolchandani/bram_multiplier,37366898,Verilog,bram_multiplier,132,0,2015-06-18 05:51:22+00:00,[],None
482,https://github.com/akhahaha/connect4-fpga.git,2015-06-13 10:33:57+00:00,UCLA CS M152A | Lab 4: Connect 4 implemented on a FPGA,1,akhahaha/connect4-fpga,37367522,Verilog,connect4-fpga,1620,0,2023-01-28 05:29:57+00:00,[],None
483,https://github.com/zapol/FPGA_AUD_interface.git,2015-06-17 16:40:32+00:00,FPGA implementation of AUD interface of 64F7055F40 microcontroller,0,zapol/FPGA_AUD_interface,37607471,Verilog,FPGA_AUD_interface,277,0,2017-06-18 17:45:27+00:00,[],None
484,https://github.com/yinlonghui/udt_verilog.git,2015-06-29 01:39:20+00:00,,1,yinlonghui/udt_verilog,38221693,Verilog,udt_verilog,1088,0,2015-07-07 09:04:03+00:00,[],None
485,https://github.com/Hybbon/OC1INST.git,2015-06-26 12:57:36+00:00,TP3 de OC1: Novas instruções,0,Hybbon/OC1INST,38111190,Verilog,OC1INST,308,0,2015-07-07 17:21:45+00:00,[],None
486,https://github.com/cahharmip/ProjectComarch2.git,2015-05-09 07:20:44+00:00,,0,cahharmip/ProjectComarch2,35319457,Verilog,ProjectComarch2,116,0,2015-05-09 07:24:50+00:00,[],None
487,https://github.com/lsc36/ca-14fall.git,2015-05-09 18:57:10+00:00,"NTU CSIE Computer Architecture, 2014 Fall",0,lsc36/ca-14fall,35341105,Verilog,ca-14fall,1932,0,2015-05-09 18:57:37+00:00,[],None
488,https://github.com/elsieyoung/Dodge-Game.git,2015-05-04 01:45:35+00:00,,0,elsieyoung/Dodge-Game,35008319,Verilog,Dodge-Game,3936,0,2015-05-04 01:47:46+00:00,[],None
489,https://github.com/Deykel/IproyectoEcualizador.git,2015-04-26 23:47:49+00:00,Ecualizador,0,Deykel/IproyectoEcualizador,34636715,Verilog,IproyectoEcualizador,140,0,2015-05-05 21:46:19+00:00,[],None
490,https://github.com/Sabriel567/Hardware-AES.git,2015-05-02 23:04:58+00:00,,0,Sabriel567/Hardware-AES,34966271,Verilog,Hardware-AES,156,0,2015-05-05 05:40:39+00:00,[],None
491,https://github.com/pwlong/closed.git,2015-04-27 18:27:36+00:00,,0,pwlong/closed,34683656,Verilog,closed,12627,0,2015-04-27 19:22:52+00:00,[],None
492,https://github.com/KarlTao/or1200_with_sb.git,2015-04-13 23:21:10+00:00,or1200 core with store buffer added before the data cache.,1,KarlTao/or1200_with_sb,33899319,Verilog,or1200_with_sb,312,0,2015-04-16 21:28:25+00:00,[],None
493,https://github.com/jayant-sharma/uart.git,2015-05-15 01:22:43+00:00,UART core and packet generation module.,0,jayant-sharma/uart,35646218,Verilog,uart,112,0,2015-05-15 01:39:41+00:00,[],https://api.github.com/licenses/unlicense
494,https://github.com/WallenHan/c-scale-piano.git,2015-04-10 05:36:37+00:00,Automatically exported from code.google.com/p/c-scale-piano,0,WallenHan/c-scale-piano,33710429,Verilog,c-scale-piano,204,0,2015-04-10 05:46:39+00:00,[],None
495,https://github.com/C-Elegans/mycpu.git,2015-04-09 16:56:39+00:00,,0,C-Elegans/mycpu,33681272,Verilog,mycpu,10704,0,2015-04-10 13:34:53+00:00,[],None
496,https://github.com/theanh0512/ce3001.git,2015-04-08 15:46:52+00:00,CE3001 verilog project,0,theanh0512/ce3001,33616466,Verilog,ce3001,156,0,2016-10-09 14:19:09+00:00,[],None
497,https://github.com/esihaj/Pipe-lined-MIPS-.git,2015-05-16 09:46:14+00:00,Pipelined Verilog MIPS Proccessor,0,esihaj/Pipe-lined-MIPS-,35718221,Verilog,Pipe-lined-MIPS-,460,0,2015-05-20 16:47:34+00:00,[],None
498,https://github.com/chunyou0830/EE2230_Final.git,2015-05-27 08:30:17+00:00,Logic Design Final Progect - Tetris Battle on FPGA Demo Board,0,chunyou0830/EE2230_Final,36353867,Verilog,EE2230_Final,31388,0,2019-02-12 03:58:04+00:00,[],None
499,https://github.com/hmdgharb/5-Staged-MIPS-Pipeline.git,2015-07-21 13:48:19+00:00,"this software is part of  main project  in Computer Architecture Laboratory which has been held in University of Tehran.  for developing this project, i have used verilog Language in modelsim software.  this project has been constructed, according to 5 staged MIPS pipeline (i.e. DesignSheet.jpg which included in the Design folder). the instruction set length of this project is 16 bit. the ALU of this Mips pipeline can do operation in Instruction Set of Type: R-Type Instruction set(register type: NOP, ADD, SUB, AND, OR, XOR, SL, SR, SRU, MUL) and I-Type Instruction set(Imediate Type: ADDI, LD, ST, BZ, JMP).",2,hmdgharb/5-Staged-MIPS-Pipeline,39447879,Verilog,5-Staged-MIPS-Pipeline,1488,0,2015-07-21 15:04:19+00:00,[],https://api.github.com/licenses/gpl-2.0
500,https://github.com/C-L-G/linear-transfomation.git,2015-07-16 03:32:53+00:00,"线性映射,线性函数拟合,verilog,",2,C-L-G/linear-transfomation,39174627,Verilog,linear-transfomation,152,0,2015-07-16 03:39:08+00:00,[],None
501,https://github.com/willk/CSc-137.git,2015-03-28 21:12:15+00:00,,0,willk/CSc-137,33050505,Verilog,CSc-137,124,0,2015-05-24 22:37:44+00:00,[],None
502,https://github.com/CmdrEdem/sixteenarc.git,2015-03-24 14:15:39+00:00,Automatically exported from code.google.com/p/sixteenarc,0,CmdrEdem/sixteenarc,32803025,Verilog,sixteenarc,12308,0,2015-03-24 14:16:33+00:00,[],None
503,https://github.com/g1-DT/381Car.git,2015-03-16 18:26:24+00:00,,0,g1-DT/381Car,32344631,Verilog,381Car,4788,0,2015-04-09 13:42:22+00:00,[],None
504,https://github.com/sajid-r/Computer-Architecture-Project.git,2015-03-13 16:06:05+00:00,Cache Memory HDL Implementation,1,sajid-r/Computer-Architecture-Project,32165822,Verilog,Computer-Architecture-Project,156,0,2015-03-13 16:07:16+00:00,[],None
505,https://github.com/Jawanga/ece385lab9.git,2015-04-01 04:02:53+00:00,,0,Jawanga/ece385lab9,33225761,Verilog,ece385lab9,69720,0,2015-10-27 07:03:28+00:00,[],https://api.github.com/licenses/apache-2.0
506,https://github.com/banothu2/Arcade-Game-on-FPGA.git,2015-04-22 19:19:30+00:00,Final project for ECE 385 ,0,banothu2/Arcade-Game-on-FPGA,34410722,Verilog,Arcade-Game-on-FPGA,55452,0,2015-04-25 03:07:37+00:00,[],None
507,https://github.com/adebiaan/ee180-lab3.git,2015-03-12 03:50:56+00:00,,0,adebiaan/ee180-lab3,32055811,Verilog,ee180-lab3,2004,0,2015-03-14 04:48:07+00:00,[],None
508,https://github.com/mahnet/single-cycle-mips-cpu.git,2015-04-12 22:12:35+00:00,Automatically exported from code.google.com/p/single-cycle-mips-cpu,0,mahnet/single-cycle-mips-cpu,33835935,Verilog,single-cycle-mips-cpu,148,0,2015-04-12 22:14:08+00:00,[],None
509,https://github.com/j0h4x0r/MipsU.git,2015-07-02 05:38:12+00:00,A MIPS CPU designed on FPGA,0,j0h4x0r/MipsU,38413504,Verilog,MipsU,20320,0,2015-07-03 03:56:49+00:00,[],None
510,https://github.com/mattmckillip/Cpre281.git,2015-06-24 03:54:00+00:00,Digital Logic - Fall 2013,0,mattmckillip/Cpre281,37961051,Verilog,Cpre281,144,0,2015-06-28 19:12:06+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/seepfrog/verilog.git,2015-06-30 18:31:23+00:00,FPGA experiment ,0,seepfrog/verilog,38326129,Verilog,verilog,116,0,2015-06-30 18:34:11+00:00,[],None
512,https://github.com/DigitalLogicSummerTerm2015/mips-cpu-single-cycle.git,2015-07-16 07:27:23+00:00,Homework for 2015 summer term,0,DigitalLogicSummerTerm2015/mips-cpu-single-cycle,39183029,Verilog,mips-cpu-single-cycle,164,0,2015-07-19 12:16:05+00:00,[],https://api.github.com/licenses/mit
513,https://github.com/pansygrass/openrisc.git,2015-05-27 11:45:26+00:00,Automatically exported from code.google.com/p/openrisc,1,pansygrass/openrisc,36363288,Verilog,openrisc,2156,0,2018-03-14 13:28:23+00:00,[],None
514,https://github.com/YuMeiLau/Computer_Organization.git,2015-05-26 15:43:08+00:00,NCTU Computer Organization,0,YuMeiLau/Computer_Organization,36306228,Verilog,Computer_Organization,172,0,2015-05-26 15:48:54+00:00,[],None
515,https://github.com/py4/MMIPS.git,2015-05-26 06:44:08+00:00,multi cycle implementation of MIPS CPU,0,py4/MMIPS,36277383,Verilog,MMIPS,132,0,2015-05-26 08:17:00+00:00,[],None
516,https://github.com/xiachaoabc/cu-hw-gps.git,2015-07-10 17:29:31+00:00,Automatically exported from code.google.com/p/cu-hw-gps,1,xiachaoabc/cu-hw-gps,38893211,Verilog,cu-hw-gps,1256,0,2015-07-10 17:33:11+00:00,[],None
517,https://github.com/darklord1310/PWM.git,2015-06-01 14:24:12+00:00,,0,darklord1310/PWM,36665800,Verilog,PWM,896,0,2015-06-01 14:25:42+00:00,[],None
518,https://github.com/FrancoLM/mips-core-verilog.git,2015-04-24 01:57:11+00:00,Automatically exported from code.google.com/p/mips-core-verilog,2,FrancoLM/mips-core-verilog,34492242,Verilog,mips-core-verilog,452,0,2015-04-24 01:57:56+00:00,[],None
519,https://github.com/ludisu13/Estructuras2.git,2015-05-08 14:05:26+00:00,,0,ludisu13/Estructuras2,35282613,Verilog,Estructuras2,569,0,2016-03-17 04:10:13+00:00,[],https://api.github.com/licenses/gpl-3.0
520,https://github.com/ecalfonso/ImageProcessingDemo.git,2015-05-14 04:14:46+00:00,Files pertaining to our final project demo,0,ecalfonso/ImageProcessingDemo,35590298,Verilog,ImageProcessingDemo,280,0,2015-05-14 04:14:55+00:00,[],None
521,https://github.com/cart587/EE254_Project.git,2015-04-17 23:49:18+00:00,Our version of the game bomberman,0,cart587/EE254_Project,34145352,Verilog,EE254_Project,1848,0,2015-05-01 10:05:36+00:00,[],None
522,https://github.com/ankurprasad90/ankur_ldpc.git,2015-04-12 19:35:16+00:00,,2,ankurprasad90/ankur_ldpc,33830714,Verilog,ankur_ldpc,903,0,2015-04-12 19:35:20+00:00,[],None
523,https://github.com/palapalaqoo/Arbitrary_Function_Generator.git,2015-05-08 04:43:55+00:00,Firmware of Spartan6 FPGA for Arbitrary Signal Function Generator(with DDR2),0,palapalaqoo/Arbitrary_Function_Generator,35258889,Verilog,Arbitrary_Function_Generator,16144,0,2016-09-12 08:51:23+00:00,[],None
524,https://github.com/py4/mips-pipeline.git,2015-05-15 13:41:21+00:00,pipeline implementation of mips cpu,0,py4/mips-pipeline,35676144,Verilog,mips-pipeline,944,0,2015-05-23 14:20:12+00:00,[],None
525,https://github.com/ericxyan/TicTacToe.git,2015-03-19 03:39:03+00:00,CSC258_Project,0,ericxyan/TicTacToe,32499090,Verilog,TicTacToe,176,0,2019-06-28 18:42:00+00:00,[],None
526,https://github.com/zhangwengame/ComputerArc-SingleCycleCPU.git,2015-03-19 06:12:06+00:00,Single Cycle CPU,0,zhangwengame/ComputerArc-SingleCycleCPU,32504204,Verilog,ComputerArc-SingleCycleCPU,180,0,2015-04-02 00:24:52+00:00,[],None
527,https://github.com/edwinbadillo/ICOM4215-SPARC-V8.git,2015-04-06 03:16:16+00:00,,1,edwinbadillo/ICOM4215-SPARC-V8,33464598,Verilog,ICOM4215-SPARC-V8,4404,0,2015-04-06 03:16:58+00:00,[],None
528,https://github.com/DanWu94/mydithering.git,2015-04-11 15:21:27+00:00,,0,DanWu94/mydithering,33780689,Verilog,mydithering,176,0,2015-05-05 15:12:20+00:00,[],None
529,https://github.com/indrajeet307/SingleCycle.git,2015-03-07 19:42:28+00:00,VerilogImplementation of Single Cycle,0,indrajeet307/SingleCycle,31824849,Verilog,SingleCycle,464,0,2015-03-07 19:42:52+00:00,[],None
530,https://github.com/Spartibartfast/4550-Project.git,2015-03-09 23:18:43+00:00,Real Time Systems Project,1,Spartibartfast/4550-Project,31927854,Verilog,4550-Project,11528,0,2015-03-10 02:23:23+00:00,[],None
531,https://github.com/justinmorrow/e100.git,2015-03-12 04:23:25+00:00,Code for the e100 board,0,justinmorrow/e100,32056796,Verilog,e100,60776,0,2015-03-12 04:30:00+00:00,[],None
532,https://github.com/tkp-archive/DeadDrop.git,2015-04-21 04:39:01+00:00,A unit for secure document decryption. ,1,tkp-archive/DeadDrop,34304487,Verilog,DeadDrop,104,0,2023-10-12 15:52:43+00:00,[],https://api.github.com/licenses/bsd-3-clause
533,https://github.com/nachitox348/Proyecto_2_PS2.git,2015-03-10 19:37:18+00:00,,0,nachitox348/Proyecto_2_PS2,31977740,Verilog,Proyecto_2_PS2,20,0,2017-06-08 23:18:12+00:00,[],None
534,https://github.com/Mahendrasiddappa/I2C-bus-implementation.git,2015-03-10 23:39:01+00:00,I2C bus implementation with flash memory,0,Mahendrasiddappa/I2C-bus-implementation,31987832,Verilog,I2C-bus-implementation,140,0,2015-03-10 23:50:56+00:00,[],None
535,https://github.com/kennedys/SPI_Interface.git,2015-03-19 20:53:18+00:00,,0,kennedys/SPI_Interface,32545611,Verilog,SPI_Interface,166,0,2015-04-02 21:51:21+00:00,[],None
536,https://github.com/Pylonight/MIPS-CPU.git,2015-03-15 14:08:31+00:00,A simplified design of MIPS CPU on Anvyl FPGA board,0,Pylonight/MIPS-CPU,32263627,Verilog,MIPS-CPU,21,0,2015-03-19 11:52:57+00:00,[],https://api.github.com/licenses/gpl-2.0
537,https://github.com/RussGlover/479Project.git,2015-03-19 23:38:59+00:00,Divider,0,RussGlover/479Project,32551957,Verilog,479Project,480,0,2015-03-28 00:52:16+00:00,[],None
538,https://github.com/rmui34/DDR.git,2015-03-21 23:11:45+00:00,My EE271 (Digital Circuits & Systems),0,rmui34/DDR,32653887,Verilog,DDR,160,0,2015-03-29 08:56:50+00:00,[],None
539,https://github.com/meta1360/MIG_TG_UART.git,2015-03-21 22:12:03+00:00,,0,meta1360/MIG_TG_UART,32652105,Verilog,MIG_TG_UART,552,0,2015-03-21 22:14:10+00:00,[],None
540,https://github.com/MWaug/e158proj2.git,2015-03-22 03:59:16+00:00,,0,MWaug/e158proj2,32661079,Verilog,e158proj2,556,0,2015-03-31 04:41:24+00:00,[],None
541,https://github.com/TheSlashEffect/lab05_starter.git,2015-04-03 19:41:43+00:00,,0,TheSlashEffect/lab05_starter,33379646,Verilog,lab05_starter,304,0,2016-02-02 08:45:00+00:00,[],None
542,https://github.com/Quenii/cu-hw-gps.git,2015-04-13 09:54:31+00:00,Automatically exported from code.google.com/p/cu-hw-gps,0,Quenii/cu-hw-gps,33860829,Verilog,cu-hw-gps,1260,0,2015-04-13 09:56:07+00:00,[],None
543,https://github.com/hotdp/work.git,2015-03-29 03:42:19+00:00,,0,hotdp/work,33060376,Verilog,work,132,0,2015-03-30 08:10:54+00:00,[],None
544,https://github.com/derouinw/conway_cube.git,2015-04-16 03:09:04+00:00,Electrical engineering project to build an 8x8x8 LED cube - this is the code to simulate Conway's Game of Life on it,0,derouinw/conway_cube,34031521,Verilog,conway_cube,1296,0,2015-07-01 02:16:01+00:00,[],None
545,https://github.com/Jawanga/ece385final.git,2015-04-19 22:01:18+00:00,,0,Jawanga/ece385final,34226198,Verilog,ece385final,222444,0,2015-10-27 07:03:27+00:00,[],https://api.github.com/licenses/apache-2.0
546,https://github.com/seanogden/avalon_sdram_control.git,2015-05-06 21:38:30+00:00,Controlling DE2-115 SDRAM with Avalon-MM bus,0,seanogden/avalon_sdram_control,35184252,Verilog,avalon_sdram_control,276,0,2015-05-08 05:36:30+00:00,[],None
547,https://github.com/gonmalo/RTL.git,2015-05-04 15:05:11+00:00,Verilog modules,0,gonmalo/RTL,35041496,Verilog,RTL,260,0,2015-05-19 21:22:21+00:00,[],None
548,https://github.com/luooove/FPGA_Serial_TX.git,2015-05-04 14:33:17+00:00,,0,luooove/FPGA_Serial_TX,35039758,Verilog,FPGA_Serial_TX,848,0,2016-03-04 00:06:28+00:00,[],None
549,https://github.com/mattaboutwhat/mandrew_425L.git,2015-05-25 21:02:45+00:00,,0,mattaboutwhat/mandrew_425L,36254345,Verilog,mandrew_425L,3496,0,2015-05-25 21:17:09+00:00,[],None
550,https://github.com/zalex11/cs220-galois-aig-rewriting.git,2015-05-17 03:48:45+00:00,Automatically exported from code.google.com/p/cs220-galois-aig-rewriting,0,zalex11/cs220-galois-aig-rewriting,35750849,Verilog,cs220-galois-aig-rewriting,15436,0,2015-05-17 03:49:53+00:00,[],None
551,https://github.com/jloloew/AudioEffects.git,2015-04-30 15:19:02+00:00,ECE 385 final project. By Justin Loew and Alberto Ayala.,0,jloloew/AudioEffects,34861386,Verilog,AudioEffects,350616,0,2015-05-07 15:46:11+00:00,[],None
552,https://github.com/zhaoyang10/mips-cpu.git,2015-04-23 07:12:55+00:00,mips-cpu in verilog,0,zhaoyang10/mips-cpu,34440002,Verilog,mips-cpu,144,0,2015-04-23 07:14:30+00:00,[],https://api.github.com/licenses/gpl-3.0
553,https://github.com/dibrenes/Primer-Proyecto-Dise-o.git,2015-04-25 15:17:11+00:00,,0,dibrenes/Primer-Proyecto-Dise-o,34573429,Verilog,Primer-Proyecto-Dise-o,128,0,2015-05-02 04:21:54+00:00,[],None
554,https://github.com/erickeduarte/labo_digitales.git,2015-03-11 17:38:50+00:00,,0,erickeduarte/labo_digitales,32031897,Verilog,labo_digitales,2892,0,2015-05-08 03:51:37+00:00,[],None
555,https://github.com/desirajusantosh/MISC.git,2015-03-11 16:52:32+00:00,,0,desirajusantosh/MISC,32029584,Verilog,MISC,132,0,2015-04-02 04:08:32+00:00,[],https://api.github.com/licenses/gpl-2.0
556,https://github.com/Serve0730/NFI.git,2015-03-15 16:32:16+00:00,,0,Serve0730/NFI,32271013,Verilog,NFI,120,0,2015-03-15 16:43:53+00:00,[],None
557,https://github.com/Serve0730/RTL.git,2015-03-15 16:35:57+00:00,,0,Serve0730/RTL,32271190,Verilog,RTL,120,0,2015-03-15 16:50:11+00:00,[],None
558,https://github.com/weety/sdio2uart_altera.git,2015-06-16 02:13:28+00:00,sdio bus analysis,0,weety/sdio2uart_altera,37502640,Verilog,sdio2uart_altera,1500,0,2015-06-16 02:21:58+00:00,[],None
559,https://github.com/szaffarano/softcores.git,2015-06-30 11:52:52+00:00,,0,szaffarano/softcores,38306468,Verilog,softcores,108,0,2015-06-30 11:53:15+00:00,[],None
560,https://github.com/dgwalder/SimpleDecoder.git,2015-07-09 17:45:06+00:00,This is a simple decoder for a Nexus 3 Spartan 6 board from Digilent Inc. The file lab1.v is the top module of this project and seven_seg.v is instantiated under it. ,0,dgwalder/SimpleDecoder,38835846,Verilog,SimpleDecoder,232,0,2015-07-09 18:09:58+00:00,[],None
561,https://github.com/subhendu-git/electronic-lock.git,2015-06-24 03:22:01+00:00,Implementation of electronic lock using Verilog,1,subhendu-git/electronic-lock,37959717,Verilog,electronic-lock,85,0,2015-06-24 05:44:05+00:00,[],None
562,https://github.com/UGent-HES/MiCAP.git,2015-07-15 08:55:57+00:00,A custom Reconfiguration Controller for Dynamic Circuit Specialization (DCS).,2,UGent-HES/MiCAP,39126688,Verilog,MiCAP,141,0,2016-02-03 10:44:01+00:00,[],None
563,https://github.com/DACHOPRA/EC551-spring15.git,2015-03-25 03:24:30+00:00,,0,DACHOPRA/EC551-spring15,32840240,Verilog,EC551-spring15,1287,0,2015-04-23 17:59:57+00:00,[],None
564,https://github.com/botello/cobaltmips.git,2015-03-23 20:00:08+00:00,Automatically exported from code.google.com/p/cobaltmips,0,botello/cobaltmips,32755653,Verilog,cobaltmips,3124,0,2015-09-09 15:09:20+00:00,[],None
565,https://github.com/lukewegryn/Single_Cycle_CPU.git,2015-03-23 23:50:29+00:00,A single cycle CPU using a MIPS ,0,lukewegryn/Single_Cycle_CPU,32765348,Verilog,Single_Cycle_CPU,108,0,2015-04-26 11:44:14+00:00,[],None
566,https://github.com/dcast55/pipelined-mips-cpu.git,2015-03-24 01:05:52+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,dcast55/pipelined-mips-cpu,32767829,Verilog,pipelined-mips-cpu,164,0,2015-03-24 01:06:36+00:00,[],None
567,https://github.com/NoSuchProcess/bk0010.git,2015-03-12 21:17:26+00:00,Automatically exported from code.google.com/p/bk0010,1,NoSuchProcess/bk0010,32103102,Verilog,bk0010,2457,0,2018-06-05 18:57:32+00:00,[],None
568,https://github.com/tba109/cmd_testing2.git,2015-03-10 13:42:48+00:00,,1,tba109/cmd_testing2,31959605,Verilog,cmd_testing2,326,0,2015-04-15 16:14:06+00:00,[],None
569,https://github.com/ominux/redhawkduals.git,2015-03-15 02:49:14+00:00,Automatically exported from code.google.com/p/redhawkduals,1,ominux/redhawkduals,32242255,Verilog,redhawkduals,71684,0,2015-03-15 02:50:33+00:00,[],None
570,https://github.com/tigerwang202/rrisc8.git,2015-03-15 07:46:36+00:00,Automatically exported from code.google.com/p/rrisc8,0,tigerwang202/rrisc8,32250104,Verilog,rrisc8,2160,0,2023-01-28 03:20:52+00:00,[],None
571,https://github.com/wloMIT/fpga-mcml.git,2015-03-16 19:12:03+00:00,Automatically exported from code.google.com/p/fpga-mcml,0,wloMIT/fpga-mcml,32346958,Verilog,fpga-mcml,1916,0,2015-03-16 19:12:52+00:00,[],None
572,https://github.com/AlexSeabloom/ECE552_Proj.git,2015-03-24 21:35:29+00:00,Base 552 Project,0,AlexSeabloom/ECE552_Proj,32826525,Verilog,ECE552_Proj,128,0,2016-10-03 19:59:30+00:00,[],None
573,https://github.com/siddharthmohta/ece585.git,2015-04-12 10:56:08+00:00,Automatically exported from code.google.com/p/ece585,0,siddharthmohta/ece585,33813295,Verilog,ece585,712,0,2015-04-12 10:56:58+00:00,[],None
574,https://github.com/siddharthmohta/ece485cachectrlerdesign.git,2015-04-12 10:56:34+00:00,Automatically exported from code.google.com/p/ece485cachectrlerdesign,0,siddharthmohta/ece485cachectrlerdesign,33813312,Verilog,ece485cachectrlerdesign,12220,0,2015-04-12 10:57:53+00:00,[],None
575,https://github.com/arvlos/verilog_pong.git,2015-04-16 03:35:16+00:00,This is a Pong game implemented in Verilog,0,arvlos/verilog_pong,34032549,Verilog,verilog_pong,144,0,2015-04-16 04:03:08+00:00,[],None
576,https://github.com/leetcode-1533/vga_basics.git,2015-04-01 16:49:56+00:00,This is my FPGA Project repo,0,leetcode-1533/vga_basics,33260034,Verilog,vga_basics,4047,0,2017-04-06 03:37:09+00:00,[],None
577,https://github.com/affanaslam/nand2tetrishw.git,2015-04-01 17:51:03+00:00,Automatically exported from code.google.com/p/nand2tetrishw,0,affanaslam/nand2tetrishw,33263112,Verilog,nand2tetrishw,316,0,2015-04-01 17:54:15+00:00,[],None
578,https://github.com/helen-fornazier/tp-system-verilog.git,2015-03-17 18:48:26+00:00,Automatically exported from code.google.com/p/tp-system-verilog,0,helen-fornazier/tp-system-verilog,32413324,Verilog,tp-system-verilog,1212,0,2015-03-17 19:49:35+00:00,[],None
579,https://github.com/darwinbeing/mac_virtex5_netfpga.git,2015-04-15 13:26:40+00:00,chipscope on mac interface port D NetFPGA-10G,2,darwinbeing/mac_virtex5_netfpga,33995304,Verilog,mac_virtex5_netfpga,4120,0,2016-02-21 20:13:59+00:00,[],None
580,https://github.com/pollow/mips_pipeline.git,2015-06-28 13:51:36+00:00,Five Computer Architecture Course Lab.,0,pollow/mips_pipeline,38200489,Verilog,mips_pipeline,156,0,2015-06-30 12:42:31+00:00,[],None
581,https://github.com/pablosistemas/ale.git,2015-07-01 20:02:29+00:00,Projeto de iniciação científica - DCC/UFMG,0,pablosistemas/ale,38392198,Verilog,ale,3128,0,2018-08-19 19:43:54+00:00,[],None
582,https://github.com/kdatsenko/Keypad-Puzzle.git,2015-07-12 16:53:44+00:00,Project written in Verilog for Altera DE2 FPGA.,0,kdatsenko/Keypad-Puzzle,38969679,Verilog,Keypad-Puzzle,2736,0,2015-07-12 18:21:00+00:00,[],None
583,https://github.com/juan199/digitales2.git,2015-07-12 23:11:47+00:00,Git para el proyecto 1 y 2 de ie0523: Circuitos digitales II,0,juan199/digitales2,38981616,Verilog,digitales2,38326,0,2017-06-09 19:27:00+00:00,[],https://api.github.com/licenses/gpl-3.0
584,https://github.com/Olifiers/mist-board.git,2015-05-10 11:32:06+00:00,Automatically exported from code.google.com/p/mist-board,0,Olifiers/mist-board,35368394,Verilog,mist-board,48444,0,2015-05-10 11:37:57+00:00,[],None
585,https://github.com/nachogoca/flappy_bird_verilog.git,2015-05-13 21:49:00+00:00,Flappy bird implemented in Verilog. Runs on BASYS 2 FPGA. Graphics displayed with VGA.,0,nachogoca/flappy_bird_verilog,35575893,Verilog,flappy_bird_verilog,860,0,2015-05-13 22:04:52+00:00,[],None
586,https://github.com/aminasfour/CoEmulationProj.git,2015-06-30 19:27:55+00:00,,0,aminasfour/CoEmulationProj,38328767,Verilog,CoEmulationProj,156,0,2015-06-30 19:29:24+00:00,[],None
587,https://github.com/benheck/chromaColor.git,2015-07-08 01:30:09+00:00,"Totally not pinball related, ignore!",0,benheck/chromaColor,38724513,Verilog,chromaColor,5452,0,2018-06-08 03:12:36+00:00,[],None
588,https://github.com/amandaliem/NESProject.git,2015-05-09 19:43:02+00:00,,0,amandaliem/NESProject,35342564,Verilog,NESProject,8109,0,2015-05-15 18:00:40+00:00,[],None
589,https://github.com/vienfuentes/MIPS_Pipelined.git,2015-05-12 08:59:16+00:00,"MIPS pipelined processor implemented in Verilog, without hazard detection.. yet",1,vienfuentes/MIPS_Pipelined,35477660,Verilog,MIPS_Pipelined,236,0,2015-05-12 10:07:45+00:00,[],None
590,https://github.com/james-tate/MIPS_RTL_Simulated_Processor.git,2015-06-12 01:27:20+00:00,MIPS16 Bit Verilog Simulated Processor,2,james-tate/MIPS_RTL_Simulated_Processor,37295310,Verilog,MIPS_RTL_Simulated_Processor,4112,0,2015-06-27 00:16:42+00:00,[],None
591,https://github.com/sheridp/OK_WB_Bridge.git,2015-06-18 01:16:16+00:00,A bridge between the OpalKelly Pipe and a Wishbone bus,1,sheridp/OK_WB_Bridge,37630055,Verilog,OK_WB_Bridge,136,0,2015-06-18 01:18:03+00:00,[],https://api.github.com/licenses/lgpl-3.0
592,https://github.com/calvin89029/Pipeline-MIPS-Design.git,2015-05-28 10:36:18+00:00,,0,calvin89029/Pipeline-MIPS-Design,36431648,Verilog,Pipeline-MIPS-Design,2712,0,2015-05-28 10:47:56+00:00,[],None
593,https://github.com/amk1971/cu-hw-gps.git,2015-05-28 13:40:07+00:00,Automatically exported from code.google.com/p/cu-hw-gps,1,amk1971/cu-hw-gps,36440880,Verilog,cu-hw-gps,1256,0,2015-07-07 12:33:16+00:00,[],None
594,https://github.com/cbatten/verilog-sl.git,2015-05-29 02:52:39+00:00,Switch-level modeling with Verilog,0,cbatten/verilog-sl,36479163,Verilog,verilog-sl,100,0,2015-05-29 02:55:33+00:00,[],None
595,https://github.com/lucaborghese/NIC_base.git,2015-05-29 14:06:06+00:00,,0,lucaborghese/NIC_base,36507937,Verilog,NIC_base,76,0,2015-06-05 15:28:35+00:00,[],None
596,https://github.com/lisosia/vga_noram_led.git,2015-05-19 09:47:48+00:00,calculate PI and output to led-panel on FPGA,0,lisosia/vga_noram_led,35873552,Verilog,vga_noram_led,124,0,2016-06-04 16:19:00+00:00,[],None
597,https://github.com/ShenghanGao/Lookup-Table.git,2015-05-23 22:40:40+00:00,"Lookup tables in Verilog for waveforms including sine, triangle, and sawtooth.",0,ShenghanGao/Lookup-Table,36145680,Verilog,Lookup-Table,104,0,2015-06-08 09:01:24+00:00,[],None
598,https://github.com/rmui34/PipelineCPU.git,2015-06-03 02:29:04+00:00,EE 471 Final Project : Single Cycle Pipeline CPU,0,rmui34/PipelineCPU,36775018,Verilog,PipelineCPU,953,0,2015-06-08 20:27:28+00:00,[],None
599,https://github.com/DanielZU/Proyecto4_digitales.git,2015-06-11 04:25:01+00:00,,1,DanielZU/Proyecto4_digitales,37239154,Verilog,Proyecto4_digitales,144,0,2015-06-11 04:45:52+00:00,[],None
600,https://github.com/Jesse-Bishop/L4C010.git,2015-04-07 05:59:58+00:00,"Design, implement, simulate, program and test a small computer system using  Altera Quartus II CAD SW and DE1 FPGA board.",0,Jesse-Bishop/L4C010,33525072,Verilog,L4C010,2152,0,2015-04-07 06:03:23+00:00,[],None
601,https://github.com/Maturuleco/fpga-2012-1c.git,2015-03-13 01:12:28+00:00,Automatically exported from code.google.com/p/fpga-2012-1c,0,Maturuleco/fpga-2012-1c,32113335,Verilog,fpga-2012-1c,35800,0,2015-03-13 01:19:55+00:00,[],None
602,https://github.com/chris-moreano/Verilog.git,2015-03-26 19:38:22+00:00,Verilog implementations,0,chris-moreano/Verilog,32948039,Verilog,Verilog,3388,0,2015-03-26 19:39:34+00:00,[],None
603,https://github.com/lupin87/paper.git,2015-04-15 09:28:01+00:00,,0,lupin87/paper,33985048,Verilog,paper,1076,0,2015-04-17 07:01:29+00:00,[],None
604,https://github.com/indrajeet307/MultiCycle.git,2015-03-19 15:07:27+00:00,MultiCycle implementation,0,indrajeet307/MultiCycle,32528548,Verilog,MultiCycle,148,0,2015-03-29 07:30:33+00:00,[],None
605,https://github.com/netbug105/ee-3613.git,2015-04-25 21:35:58+00:00,,3,netbug105/ee-3613,34587176,Verilog,ee-3613,208,0,2019-12-29 04:39:52+00:00,[],None
606,https://github.com/TasneemEdogawaConan/DigitalDesign2.git,2015-03-10 09:10:02+00:00,,1,TasneemEdogawaConan/DigitalDesign2,31947882,Verilog,DigitalDesign2,2708,0,2015-03-23 08:35:03+00:00,[],None
607,https://github.com/Hybbon/OC1REG.git,2015-04-12 19:23:12+00:00,Trabalho Prático 1 de OC1: Banco de Registradores,0,Hybbon/OC1REG,33830296,Verilog,OC1REG,109,0,2015-05-19 21:59:12+00:00,[],None
608,https://github.com/bowenfumin/fpga-classifiers.git,2015-05-04 15:42:15+00:00,,0,bowenfumin/fpga-classifiers,35043676,Verilog,fpga-classifiers,2424,0,2015-05-04 18:32:10+00:00,[],None
609,https://github.com/shallen320/Simple_cash.git,2015-04-02 03:42:27+00:00,a simple cache system with basic cache functionality,0,shallen320/Simple_cash,33287712,Verilog,Simple_cash,148,0,2015-04-02 03:42:33+00:00,[],None
610,https://github.com/Jesse-Bishop/L2C010.git,2015-04-06 20:56:29+00:00,"CSE 140L Lab 2: Learn how to design, simulate, synthesize, program on FPGA and test combinational & sequential digital components using Altera Quartus II CAD  SW and DE1 FPGA board. ",0,Jesse-Bishop/L2C010,33505476,Verilog,L2C010,2388,0,2015-04-07 05:52:24+00:00,[],None
611,https://github.com/simar7/mips-processor-design.git,2015-05-12 02:41:55+00:00,Partial coursework in ECE42X for a five stage MIPS processor.,0,simar7/mips-processor-design,35462743,Verilog,mips-processor-design,2995,0,2015-08-24 03:35:17+00:00,[],https://api.github.com/licenses/mit
612,https://github.com/beholla2/Connect_Four_FPGA.git,2015-05-07 18:37:51+00:00,Connect Four using SOC with USB and VGA Interface in SystemVerilog,1,beholla2/Connect_Four_FPGA,35236994,Verilog,Connect_Four_FPGA,24596,0,2015-05-07 18:57:14+00:00,[],None
613,https://github.com/AliaMYH/VGA.git,2015-05-10 16:11:25+00:00,"Verilog implementation of a VGA controller, with a hard coded game ",0,AliaMYH/VGA,35378052,Verilog,VGA,22732,0,2015-11-23 07:20:41+00:00,[],None
614,https://github.com/takkasila/MIPS-CPU.git,2015-05-11 05:49:12+00:00,"A MIPS CPU Verilog project for leaning purpose. KU, CPE, Year2, term2.",0,takkasila/MIPS-CPU,35404769,Verilog,MIPS-CPU,1196,0,2015-05-11 05:53:57+00:00,[],None
615,https://github.com/snichol88/asu-ser-232-7segment.git,2015-04-16 03:45:11+00:00,Submission for Project 2 of ASU SER-232 (Spring 15 - B),0,snichol88/asu-ser-232-7segment,34032914,Verilog,asu-ser-232-7segment,96,0,2015-05-09 20:51:38+00:00,[],None
616,https://github.com/anarkiwi/opensource-lsr.git,2015-06-16 04:32:12+00:00,Automatically exported from code.google.com/p/opensource-lsr,0,anarkiwi/opensource-lsr,37508076,Verilog,opensource-lsr,32384,0,2015-06-16 04:33:47+00:00,[],None
617,https://github.com/trander1/Dual-Core-Processor.git,2015-05-22 22:33:35+00:00,Design and development of a simple dual core environment,1,trander1/Dual-Core-Processor,36098075,Verilog,Dual-Core-Processor,4004,0,2015-05-22 22:47:43+00:00,[],https://api.github.com/licenses/gpl-2.0
618,https://github.com/ChenBoTang/verilogsample.git,2015-06-25 04:47:40+00:00,,0,ChenBoTang/verilogsample,38028422,Verilog,verilogsample,5760,0,2015-07-26 11:15:57+00:00,[],None
619,https://github.com/ErnestoARC/ALTERA_DE0-Nano.git,2015-06-19 23:50:59+00:00,Proyectos y ejemplos con FPGA Cyclone IV EP4CE22F17C6N de Altera ,1,ErnestoARC/ALTERA_DE0-Nano,37751222,Verilog,ALTERA_DE0-Nano,176,0,2015-06-20 01:46:39+00:00,[],https://api.github.com/licenses/gpl-3.0
620,https://github.com/Gabrola/AutoNaviCar.git,2015-05-24 04:37:51+00:00,A path saving FPGA RC Car for Digital Design I at the American University in Cairo.,0,Gabrola/AutoNaviCar,36156170,Verilog,AutoNaviCar,372,0,2015-05-24 04:40:44+00:00,[],None
621,https://github.com/bhb811340/SoCV_fp.git,2015-07-02 08:08:39+00:00,,0,bhb811340/SoCV_fp,38419627,Verilog,SoCV_fp,12052,0,2015-07-02 08:30:00+00:00,[],None
622,https://github.com/Madh93/scpu.git,2015-06-01 22:52:24+00:00,Simple 16-bit CPU written in Verilog.,0,Madh93/scpu,36693675,Verilog,scpu,26544,0,2015-06-01 23:18:25+00:00,"['verilog', 'cpu', 'datapath']",https://api.github.com/licenses/mit
623,https://github.com/hzfGuardian/Multiple-Cycle.git,2015-06-29 02:55:28+00:00,,0,hzfGuardian/Multiple-Cycle,38224566,Verilog,Multiple-Cycle,120,0,2015-07-11 02:14:12+00:00,[],None
624,https://github.com/hilikliming/beeping-paddles.git,2015-07-21 02:43:11+00:00,Automatically exported from code.google.com/p/beeping-paddles,0,hilikliming/beeping-paddles,39420146,Verilog,beeping-paddles,376,0,2015-07-21 02:43:59+00:00,[],None
625,https://github.com/wgml/sysrek.git,2015-03-13 21:04:01+00:00,Systemy rekonfigurowalne - FPGA + Verilog,1,wgml/sysrek,32180851,Verilog,sysrek,16084,0,2015-09-09 20:12:55+00:00,[],https://api.github.com/licenses/gpl-2.0
626,https://github.com/Adward-R/Computer-Architecture.git,2015-03-19 05:23:00+00:00,,0,Adward-R/Computer-Architecture,32502559,Verilog,Computer-Architecture,8920,0,2015-04-30 06:13:46+00:00,[],None
627,https://github.com/tzodrow/TheOtherTeam.git,2015-03-24 22:45:13+00:00,Our final project for ECE 554,2,tzodrow/TheOtherTeam,32829509,Verilog,TheOtherTeam,3336,0,2015-05-08 03:07:29+00:00,[],None
628,https://github.com/victordion/MCC.git,2015-04-21 01:55:09+00:00,,0,victordion/MCC,34297719,Verilog,MCC,1112,0,2015-04-28 03:08:05+00:00,[],None
629,https://github.com/osafune/custom_instr_rand.git,2015-05-13 20:09:14+00:00,,0,osafune/custom_instr_rand,35571776,Verilog,custom_instr_rand,116,0,2015-05-13 20:10:51+00:00,[],None
630,https://github.com/gelyfa1401/EcualizadorDeAudio.git,2015-05-03 06:34:21+00:00,,0,gelyfa1401/EcualizadorDeAudio,34976312,Verilog,EcualizadorDeAudio,132,0,2015-05-03 06:34:41+00:00,[],None
631,https://github.com/usc-ee454-final/work.git,2015-05-03 20:18:27+00:00,It's the thing.,0,usc-ee454-final/work,34999389,Verilog,work,772,0,2015-05-07 08:14:09+00:00,[],
632,https://github.com/cartercj/c-scale-piano.git,2015-05-06 20:18:51+00:00,Automatically exported from code.google.com/p/c-scale-piano,0,cartercj/c-scale-piano,35180811,Verilog,c-scale-piano,200,0,2015-05-06 20:19:38+00:00,[],None
633,https://github.com/csus-senior-design/img_cap_top.git,2015-04-22 01:02:10+00:00,The top level module for the stereoscopic image capture system on the Altera Cyclone 5 GX Starter Kit.,0,csus-senior-design/img_cap_top,34360545,Verilog,img_cap_top,2243,0,2015-04-29 17:52:15+00:00,[],None
634,https://github.com/Thomas-Kim/nes-papu.git,2015-04-26 20:16:55+00:00,,0,Thomas-Kim/nes-papu,34629497,Verilog,nes-papu,272,0,2015-05-10 08:01:31+00:00,[],None
635,https://github.com/hsuregan/twos_to_float.git,2015-04-26 21:01:06+00:00,,0,hsuregan/twos_to_float,34631238,Verilog,twos_to_float,120,0,2015-04-26 21:48:39+00:00,[],None
636,https://github.com/ljdeas/Final_Draft.git,2015-04-28 03:43:44+00:00,,0,ljdeas/Final_Draft,34706653,Verilog,Final_Draft,136,0,2015-04-29 20:57:13+00:00,[],None
637,https://github.com/davidjabon/Verilog.git,2015-04-22 18:20:50+00:00,Verilog library: A library of common constructs,0,davidjabon/Verilog,34407739,Verilog,Verilog,65,0,2017-10-05 19:31:13+00:00,[],https://api.github.com/licenses/gpl-2.0
638,https://github.com/laurogama/verilog_projects.git,2015-04-29 15:29:22+00:00,Projetos de verilog,0,laurogama/verilog_projects,34801992,Verilog,verilog_projects,132,0,2015-05-05 12:55:05+00:00,[],None
639,https://github.com/hsuregan/randomizer_hit_or_miss.git,2015-05-20 05:46:35+00:00,,0,hsuregan/randomizer_hit_or_miss,35928499,Verilog,randomizer_hit_or_miss,216,0,2015-05-20 05:52:03+00:00,[],None
640,https://github.com/li3939108/ADS.git,2015-05-19 17:39:40+00:00,Adaptive Circuit Control System,0,li3939108/ADS,35898143,Verilog,ADS,128422,0,2016-03-04 22:13:31+00:00,[],None
641,https://github.com/hellobyn/Altera-CPU-with-Nios2.git,2015-07-01 07:25:35+00:00,,1,hellobyn/Altera-CPU-with-Nios2,38356331,Verilog,Altera-CPU-with-Nios2,13200,0,2015-07-06 08:58:52+00:00,[],None
642,https://github.com/miyukki/atlys-hdmi-processor.git,2015-06-19 15:34:27+00:00,,0,miyukki/atlys-hdmi-processor,37730378,Verilog,atlys-hdmi-processor,844,0,2015-06-19 15:35:13+00:00,[],None
643,https://github.com/Aaron-Zhao123/Online_mult_verilog.git,2015-07-02 16:37:04+00:00,,0,Aaron-Zhao123/Online_mult_verilog,38444331,Verilog,Online_mult_verilog,152,0,2015-08-11 15:25:29+00:00,[],None
644,https://github.com/reshragh/Computer-Architecture.git,2015-07-11 07:31:38+00:00,Guessing Game Project on Basys 2,0,reshragh/Computer-Architecture,38917965,Verilog,Computer-Architecture,379,0,2017-05-29 15:52:29+00:00,[],None
645,https://github.com/RossMeikleham/Verilog_Examples.git,2015-07-11 17:06:03+00:00,Simple examples I've implemented while learning Verilog,0,RossMeikleham/Verilog_Examples,38933688,Verilog,Verilog_Examples,180,0,2015-07-11 17:06:33+00:00,[],https://api.github.com/licenses/mit
646,https://github.com/demzx/Proyecto_Numero_2_Servomotor.git,2015-05-24 02:11:47+00:00,,0,demzx/Proyecto_Numero_2_Servomotor,36151645,Verilog,Proyecto_Numero_2_Servomotor,152,0,2015-05-24 02:11:57+00:00,[],None
647,https://github.com/hsuregan/hit_seth.git,2015-06-02 11:21:46+00:00,guacamole ?,0,hsuregan/hit_seth,36728190,Verilog,hit_seth,116,0,2015-06-02 11:23:24+00:00,[],None
648,https://github.com/VincentCheungM/RiscCpu.git,2015-03-24 14:36:53+00:00,"a simple risc cpu for digital system design course in sun yet-sen university, smie",0,VincentCheungM/RiscCpu,32804256,Verilog,RiscCpu,136,0,2015-03-24 14:39:59+00:00,[],None
649,https://github.com/masson2013/adder_1bit.git,2015-03-20 23:11:59+00:00,Verilog implementation of a simple 1-bit adder.,0,masson2013/adder_1bit,32611795,Verilog,adder_1bit,132,0,2015-03-20 23:28:09+00:00,[],None
650,https://github.com/ansade/Laboratorio_Digitales.git,2015-03-25 13:58:36+00:00,,1,ansade/Laboratorio_Digitales,32867890,Verilog,Laboratorio_Digitales,465,0,2015-06-17 14:08:58+00:00,[],None
651,https://github.com/snichol88/asu.edu_ser232_project2.git,2015-04-12 05:17:46+00:00,,0,snichol88/asu.edu_ser232_project2,33804243,Verilog,asu.edu_ser232_project2,188,0,2015-04-25 19:37:56+00:00,[],None
652,https://github.com/GeorgeDatcu/Proiect-2.git,2015-04-19 23:35:39+00:00,,0,GeorgeDatcu/Proiect-2,34228570,Verilog,Proiect-2,152,0,2015-04-20 09:40:10+00:00,[],None
653,https://github.com/whitef0x0/EECE353-Lab4.git,2015-06-09 23:10:09+00:00,,0,whitef0x0/EECE353-Lab4,37163619,Verilog,EECE353-Lab4,205,0,2015-06-11 16:41:29+00:00,[],https://api.github.com/licenses/mit
654,https://github.com/ohohoohh/fpga-mastermind.git,2015-06-10 19:58:40+00:00,Automatically exported from code.google.com/p/fpga-mastermind,0,ohohoohh/fpga-mastermind,37219480,Verilog,fpga-mastermind,356,0,2015-06-10 19:59:28+00:00,[],None
655,https://github.com/handsoul/fpga-lcd.git,2015-06-10 16:58:10+00:00,demo test for mipi lcd,0,handsoul/fpga-lcd,37210256,Verilog,fpga-lcd,104,0,2015-06-10 17:00:04+00:00,[],None
656,https://github.com/DepthDeluxe/GeneticBrewRun.git,2015-04-07 05:40:13+00:00,Identifies the shortest path between breweries in PA.  Inspired by Randal Olson's article about road trips.,0,DepthDeluxe/GeneticBrewRun,33524353,Verilog,GeneticBrewRun,3740,0,2015-05-03 02:21:10+00:00,[],None
657,https://github.com/miya4649/fpga-projects.git,2015-04-01 10:57:26+00:00,Various FPGA Projects,0,miya4649/fpga-projects,33242722,Verilog,fpga-projects,1244,0,2022-12-17 10:55:52+00:00,['fpga'],None
658,https://github.com/scolburn54/basil_on_SEABAS.git,2015-04-07 22:12:17+00:00,,0,scolburn54/basil_on_SEABAS,33570952,Verilog,basil_on_SEABAS,20912,0,2015-04-28 03:15:22+00:00,[],None
659,https://github.com/UA3MQJ/fpga-async-cpu.git,2015-03-12 20:32:17+00:00,FPGA based async modules,0,UA3MQJ/fpga-async-cpu,32100821,Verilog,fpga-async-cpu,164,0,2015-03-12 21:21:58+00:00,[],None
660,https://github.com/rbarzic/dat0x5-thesis.git,2015-03-13 07:37:04+00:00,Automatically exported from code.google.com/p/dat0x5-thesis,0,rbarzic/dat0x5-thesis,32139553,Verilog,dat0x5-thesis,21832,0,2015-03-13 11:00:52+00:00,[],None
661,https://github.com/gelyfa1401/Proyecto2_Lab.Digitales.git,2015-03-17 00:47:22+00:00,,0,gelyfa1401/Proyecto2_Lab.Digitales,32362189,Verilog,Proyecto2_Lab.Digitales,136,0,2015-03-30 06:07:38+00:00,[],None
662,https://github.com/hoangt/multiported-ram.git,2015-03-30 04:34:43+00:00,Automatically exported from code.google.com/p/multiported-ram,0,hoangt/multiported-ram,33103353,Verilog,multiported-ram,192,0,2015-03-30 04:37:34+00:00,[],
663,https://github.com/hdchenwenhao/code.git,2015-03-20 08:27:14+00:00,,0,hdchenwenhao/code,32572001,Verilog,code,104,0,2015-03-20 08:30:13+00:00,[],None
664,https://github.com/qiuzou/1588.git,2015-04-03 03:00:09+00:00,,0,qiuzou/1588,33343368,Verilog,1588,6380,0,2015-04-03 03:03:17+00:00,[],None
665,https://github.com/Puvvada-Wristband-Club/Dronin.git,2015-04-14 23:11:58+00:00,,1,Puvvada-Wristband-Club/Dronin,33961781,Verilog,Dronin,62864,0,2015-05-07 17:08:49+00:00,[],None
666,https://github.com/ducminh296/Verilog-TugOrWar-Game.git,2015-04-03 18:23:31+00:00,,0,ducminh296/Verilog-TugOrWar-Game,33376551,Verilog,Verilog-TugOrWar-Game,196,0,2015-04-05 02:26:01+00:00,[],None
667,https://github.com/tabell/misc.git,2015-04-09 02:50:05+00:00,misc code snippets,0,tabell/misc,33644874,Verilog,misc,156,0,2015-05-09 05:06:25+00:00,[],None
668,https://github.com/HuaDeng/Computer-Architecture-Project.git,2015-04-05 18:29:56+00:00,A simple MIPS processor,0,HuaDeng/Computer-Architecture-Project,33450648,Verilog,Computer-Architecture-Project,243,0,2017-09-14 14:12:52+00:00,[],None
669,https://github.com/luoxufeiyan/CollegeHomework.git,2015-04-10 08:29:29+00:00,各类上机作业,0,luoxufeiyan/CollegeHomework,33717503,Verilog,CollegeHomework,30671,0,2016-05-10 15:16:53+00:00,[],None
670,https://github.com/csus-senior-design/ram_int.git,2015-03-11 04:15:12+00:00,Memory interface for the Altera UniPHY Hard Memory Controller on the Cyclone 5 GX FPGA.,0,csus-senior-design/ram_int,31997893,Verilog,ram_int,1016,0,2015-03-18 21:59:26+00:00,[],None
671,https://github.com/Laeveteinn/EECE-353.git,2015-03-16 22:31:55+00:00,,0,Laeveteinn/EECE-353,32356945,Verilog,EECE-353,17760,0,2015-04-07 02:05:11+00:00,[],None
672,https://github.com/voidconductor/S2015_practice.git,2015-03-17 08:44:31+00:00,"Весенняя практика в МАИ (2015 год, потоковое шифрование)",1,voidconductor/S2015_practice,32381403,Verilog,S2015_practice,484,0,2015-05-05 13:04:29+00:00,[],None
673,https://github.com/LabSistemasDigitalesPinedaVindas/PrimerProyectoDelCurso.git,2015-03-30 23:14:46+00:00,,0,LabSistemasDigitalesPinedaVindas/PrimerProyectoDelCurso,33153333,Verilog,PrimerProyectoDelCurso,184,0,2015-04-26 23:23:46+00:00,[],None
674,https://github.com/sturzl/sampleCode.git,2015-04-11 21:11:07+00:00,A repository of some sample programs that I have written,0,sturzl/sampleCode,33792672,Verilog,sampleCode,444,0,2018-04-09 02:29:38+00:00,[],https://api.github.com/licenses/gpl-3.0
675,https://github.com/medav/ledcube.git,2015-05-23 06:44:25+00:00,Project Repository for an 8x8x8 LED Cube,1,medav/ledcube,36110667,Verilog,ledcube,156,0,2019-05-26 19:12:24+00:00,[],None
676,https://github.com/gullz/GProject.git,2015-06-07 13:22:12+00:00,A verilog algorihm to simulate Caesar ciper/deciper.,0,gullz/GProject,37017376,Verilog,GProject,1256,0,2015-06-07 13:27:35+00:00,[],None
677,https://github.com/mahalakshmi23/BASYS2-Board-programmer.git,2015-06-29 03:14:02+00:00,Design a circuit on the BASYS 2 board that displays a binary number entered using the slider switches.,0,mahalakshmi23/BASYS2-Board-programmer,38225248,Verilog,BASYS2-Board-programmer,116,0,2015-06-29 03:15:57+00:00,[],https://api.github.com/licenses/mit
678,https://github.com/abdullahyildiz/cse224.git,2015-04-29 14:32:57+00:00,CSE 224 - Introduction to Digital Systems Course at Department of Computer Engineering at Yeditepe University - Lab Materials,0,abdullahyildiz/cse224,34798754,Verilog,cse224,33,0,2019-06-26 13:38:23+00:00,[],None
679,https://github.com/alexanderkoumis/mips-pipeline.git,2015-05-07 00:50:22+00:00,CMPE140 Pipelined MIPS,0,alexanderkoumis/mips-pipeline,35190679,Verilog,mips-pipeline,128,0,2018-05-06 01:41:45+00:00,[],None
680,https://github.com/hsuregan/hit_or_miss.git,2015-05-27 08:38:04+00:00,,0,hsuregan/hit_or_miss,36354253,Verilog,hit_or_miss,116,0,2015-05-27 08:40:34+00:00,[],None
681,https://github.com/vishnukijai/FPU-16-bit.git,2015-05-12 13:20:37+00:00,,0,vishnukijai/FPU-16-bit,35489058,Verilog,FPU-16-bit,132,0,2015-05-12 13:20:53+00:00,[],None
682,https://github.com/jinz2014/MIPS.git,2015-05-14 19:59:33+00:00,,2,jinz2014/MIPS,35633629,Verilog,MIPS,11172,0,2015-05-14 20:07:23+00:00,[],None
683,https://github.com/niletronics/SV.git,2015-05-13 00:59:58+00:00,,0,niletronics/SV,35520432,Verilog,SV,3456,0,2015-11-06 01:38:31+00:00,[],None
684,https://github.com/OzuYatamutsu/Niu32-multicycle.git,2015-06-01 23:30:23+00:00,"A Verilog implementation of the Niu32 ISA, targeted for the Altera Cyclone II FPGA.",1,OzuYatamutsu/Niu32-multicycle,36695204,Verilog,Niu32-multicycle,61612,0,2015-06-02 00:38:05+00:00,[],None
685,https://github.com/paramoecium/EDA_project.git,2015-05-09 15:10:25+00:00,,0,paramoecium/EDA_project,35333017,Verilog,EDA_project,30204,0,2015-05-10 17:19:00+00:00,[],None
686,https://github.com/esmarr58/WebbinarArduBasico.git,2015-05-12 02:58:38+00:00,,0,esmarr58/WebbinarArduBasico,35463474,Verilog,WebbinarArduBasico,160,0,2015-05-12 04:08:52+00:00,[],https://api.github.com/licenses/unlicense
687,https://github.com/ECE492-W2015-Group7/Synthesizer.git,2015-03-24 00:14:16+00:00,Synthesizer 0.1,0,ECE492-W2015-Group7/Synthesizer,32766122,Verilog,Synthesizer,111000,0,2015-04-06 00:27:48+00:00,[],None
688,https://github.com/helloxzshan/seventh.git,2015-03-16 12:41:17+00:00,,0,helloxzshan/seventh,32323999,Verilog,seventh,140,0,2015-03-16 14:48:46+00:00,[],https://api.github.com/licenses/apache-2.0
689,https://github.com/k-langer/HardwareMultipler.git,2015-07-19 23:47:59+00:00,Hardware multipler for other projects with a testbench. Both in Verilog. ,0,k-langer/HardwareMultipler,39353268,Verilog,HardwareMultipler,292,0,2015-07-19 23:49:24+00:00,[],None
690,https://github.com/n4ve/project-pon-vcentury.git,2015-04-22 17:40:57+00:00,2110265 Digital Design and Verification Laboratory I - Project - Project Pon: V Century,0,n4ve/project-pon-vcentury,34405760,Verilog,project-pon-vcentury,110,0,2019-01-08 14:52:32+00:00,[],None
691,https://github.com/matsalleh92/synth.git,2015-04-20 14:15:52+00:00,,0,matsalleh92/synth,34264579,Verilog,synth,3808,0,2015-05-06 18:32:53+00:00,[],None
692,https://github.com/julioamerico/prj_spi_i2s_ipi.git,2015-05-07 23:49:03+00:00,,1,julioamerico/prj_spi_i2s_ipi,35249106,Verilog,prj_spi_i2s_ipi,6132,0,2015-05-07 23:58:02+00:00,[],https://api.github.com/licenses/gpl-3.0
693,https://github.com/cmdli/gpu.git,2015-05-03 00:46:56+00:00,The General Processing Unit,1,cmdli/gpu,34968666,Verilog,gpu,144,0,2015-05-03 00:50:13+00:00,[],None
694,https://github.com/MobiusHorizons/CPU.git,2015-05-16 16:25:51+00:00,building a custom cpu in verilog,0,MobiusHorizons/CPU,35731026,Verilog,CPU,108,0,2015-05-16 16:26:05+00:00,[],None
695,https://github.com/taehwoi/logicdesign.git,2015-03-15 17:38:45+00:00,logicdesign,0,taehwoi/logicdesign,32274395,Verilog,logicdesign,16272,0,2015-05-04 15:48:48+00:00,[],None
696,https://github.com/sridharsrirangam/ece_520_project_jacobi.git,2015-04-15 22:36:29+00:00,,0,sridharsrirangam/ece_520_project_jacobi,34022029,Verilog,ece_520_project_jacobi,1716,0,2015-04-15 22:36:39+00:00,[],None
697,https://github.com/maelxd/phantomx-fpga.git,2015-04-19 08:51:37+00:00,Automatically exported from code.google.com/p/phantomx-fpga,0,maelxd/phantomx-fpga,34199749,Verilog,phantomx-fpga,308,0,2015-04-19 08:52:23+00:00,[],None
698,https://github.com/xiongzige/VNRE.git,2015-03-14 03:22:15+00:00,Virtual NRE Acceleration,0,xiongzige/VNRE,32193916,Verilog,VNRE,148,0,2015-03-22 21:06:22+00:00,[],None
699,https://github.com/menotti/nand2tetrishw.git,2015-03-19 20:53:57+00:00,Automatically exported from code.google.com/p/nand2tetrishw,0,menotti/nand2tetrishw,32545650,Verilog,nand2tetrishw,328,0,2015-03-19 20:54:49+00:00,[],None
700,https://github.com/Apocalyptica/lab_course.git,2015-03-21 14:03:53+00:00,VTIT,0,Apocalyptica/lab_course,32634259,Verilog,lab_course,184,0,2015-04-07 19:40:49+00:00,[],None
701,https://github.com/dibrenes/ProyectoCorto1.git,2015-03-11 19:35:09+00:00,,0,dibrenes/ProyectoCorto1,32037194,Verilog,ProyectoCorto1,104,0,2015-03-11 19:35:19+00:00,[],None
702,https://github.com/jendralhxr/blinkie-board.git,2015-03-24 05:06:33+00:00,sample program for altera DE0-Nano for high-speed LED manipulation,0,jendralhxr/blinkie-board,32777286,Verilog,blinkie-board,1527,0,2016-02-03 06:52:40+00:00,[],None
703,https://github.com/gaudetja/ece473.git,2015-04-02 18:34:57+00:00,Automatically exported from code.google.com/p/ece473,0,gaudetja/ece473,33325275,Verilog,ece473,176,0,2015-04-02 18:35:37+00:00,[],None
704,https://github.com/tigredonorte/aedstpsthom.git,2015-03-24 12:24:28+00:00,Automatically exported from code.google.com/p/aedstpsthom,0,tigredonorte/aedstpsthom,32796888,Verilog,aedstpsthom,8704,0,2015-03-24 12:31:36+00:00,[],None
705,https://github.com/yitongding/ABCD_Output_Git.git,2015-04-29 02:18:52+00:00,,0,yitongding/ABCD_Output_Git,34767528,Verilog,ABCD_Output_Git,120,0,2015-04-29 05:55:53+00:00,[],None
706,https://github.com/janosmurai/own_fusesoc-systems.git,2015-04-26 18:55:41+00:00,Fusesoc system for the Logsys Spartan 6 board,0,janosmurai/own_fusesoc-systems,34626209,Verilog,own_fusesoc-systems,1312,0,2015-04-26 19:05:28+00:00,[],None
707,https://github.com/amirhakh/odin-ii.git,2015-04-14 12:56:01+00:00,Automatically exported from code.google.com/p/odin-ii,0,amirhakh/odin-ii,33931620,Verilog,odin-ii,6800,0,2015-04-14 12:57:52+00:00,[],None
708,https://github.com/leix28/Digit-Recognize-FPGA.git,2015-05-12 02:56:21+00:00,digital circuit course project,0,leix28/Digit-Recognize-FPGA,35463387,Verilog,Digit-Recognize-FPGA,140,0,2015-05-25 14:21:30+00:00,[],https://api.github.com/licenses/mit
709,https://github.com/Data-Stream-Compression-Encryption/COMPRESSION_2.git,2015-05-12 16:21:46+00:00,,1,Data-Stream-Compression-Encryption/COMPRESSION_2,35499263,Verilog,COMPRESSION_2,244,0,2015-05-12 16:25:08+00:00,[],None
710,https://github.com/tema8/FlexISP.git,2015-05-20 06:12:56+00:00,,2,tema8/FlexISP,35929515,Verilog,FlexISP,3303,0,2020-06-19 22:49:03+00:00,[],None
711,https://github.com/fei960922/Project_Pipeline_CPU.git,2015-06-05 08:58:11+00:00,SJTU ACM13 Y2-S2 Computer System(1) Project,0,fei960922/Project_Pipeline_CPU,36922759,Verilog,Project_Pipeline_CPU,1548,0,2019-01-06 01:53:56+00:00,[],None
712,https://github.com/BernardYuan/SingleClockCPU.git,2015-05-28 15:41:29+00:00,Mr.Low's Home work,0,BernardYuan/SingleClockCPU,36448744,Verilog,SingleClockCPU,120,0,2015-05-28 15:42:35+00:00,[],None
713,https://github.com/lx324310/vga_ddr2.git,2015-05-29 06:35:48+00:00,,0,lx324310/vga_ddr2,36486240,Verilog,vga_ddr2,444,0,2015-06-15 12:41:23+00:00,[],None
714,https://github.com/DigitalLogicSummerTerm2015/mips-cpu-pipeline.git,2015-07-16 07:28:16+00:00,Homework for 2015 summer term,0,DigitalLogicSummerTerm2015/mips-cpu-pipeline,39183070,Verilog,mips-cpu-pipeline,18112,0,2015-07-17 07:32:19+00:00,[],https://api.github.com/licenses/mit
715,https://github.com/tjmiura/hdl-learn.git,2015-07-18 06:35:18+00:00,pile of small projects to learn HDLs,0,tjmiura/hdl-learn,39289261,Verilog,hdl-learn,11,0,2021-05-05 03:25:43+00:00,[],None
716,https://github.com/JobenNC/Deep-Packet-Inspector.git,2015-06-23 16:02:46+00:00,A deep packet inspector written in Verilog for ECE 310.,0,JobenNC/Deep-Packet-Inspector,37929497,Verilog,Deep-Packet-Inspector,100,0,2015-06-23 16:03:04+00:00,[],None
717,https://github.com/TinyRkings/MIPS-Assemble-Line.git,2015-05-25 07:07:29+00:00,simulate the process of MIPS Assemble Line,0,TinyRkings/MIPS-Assemble-Line,36215764,Verilog,MIPS-Assemble-Line,47716,0,2015-05-25 08:32:57+00:00,[],None
718,https://github.com/esihaj/MIPS-Multi-Cycle.git,2015-05-25 23:42:17+00:00,A simple verliog implemented multi cycle MIPS proccessor,0,esihaj/MIPS-Multi-Cycle,36260408,Verilog,MIPS-Multi-Cycle,248,0,2015-05-26 15:06:09+00:00,[],https://api.github.com/licenses/mit
719,https://github.com/saileechoudhary/Design-and-Implementation-of-Pipelined-Processor-Architecture-using-Verilog.git,2015-05-22 01:22:30+00:00,,0,saileechoudhary/Design-and-Implementation-of-Pipelined-Processor-Architecture-using-Verilog,36045502,Verilog,Design-and-Implementation-of-Pipelined-Processor-Architecture-using-Verilog,156,0,2016-02-06 10:27:25+00:00,[],None
720,https://github.com/amber951/URduino_hardware.git,2015-07-19 07:19:50+00:00,,0,amber951/URduino_hardware,39325905,Verilog,URduino_hardware,36452,0,2015-07-19 07:27:35+00:00,[],None
721,https://github.com/erdmannp/de2.git,2015-05-01 11:27:01+00:00,terasic de2 fusesoc configuration.,0,erdmannp/de2,34899934,Verilog,de2,208,0,2015-05-03 16:32:52+00:00,[],https://api.github.com/licenses/gpl-2.0
722,https://github.com/DanielCasner/i2c_softcore.git,2015-05-05 16:10:58+00:00,,1,DanielCasner/i2c_softcore,35110161,Verilog,i2c_softcore,168,0,2015-05-05 16:13:47+00:00,[],None
723,https://github.com/del14/MIPS.git,2015-05-05 19:18:21+00:00,MIPS 32-bit Processor,0,del14/MIPS,35119112,Verilog,MIPS,128,0,2015-05-05 19:30:01+00:00,[],None
724,https://github.com/camrodriguezram/Digital-II.git,2015-06-23 03:16:49+00:00,,1,camrodriguezram/Digital-II,37894523,Verilog,Digital-II,11048,0,2023-02-14 03:04:48+00:00,[],None
725,https://github.com/manchii/proyecto2.git,2015-06-17 05:00:15+00:00,,0,manchii/proyecto2,37573535,Verilog,proyecto2,124,0,2015-06-17 05:02:15+00:00,[],None
726,https://github.com/HeTpro/Verilog.git,2015-06-19 23:07:49+00:00,,0,HeTpro/Verilog,37750071,Verilog,Verilog,160,0,2015-06-19 23:10:16+00:00,[],https://api.github.com/licenses/unlicense
727,https://github.com/Joshua221/iic_wr_ip.git,2015-06-21 11:38:32+00:00,base of dissertation,0,Joshua221/iic_wr_ip,37806763,Verilog,iic_wr_ip,216,0,2015-06-21 12:29:43+00:00,[],None
728,https://github.com/farova/MIPS-Processor.git,2015-05-12 19:32:29+00:00,,0,farova/MIPS-Processor,35508498,Verilog,MIPS-Processor,1332,0,2015-09-07 18:29:54+00:00,[],None
729,https://github.com/maekos/pipeline-ac.git,2015-03-18 13:26:28+00:00,Automatically exported from code.google.com/p/pipeline-ac,0,maekos/pipeline-ac,32460200,Verilog,pipeline-ac,6892,0,2015-03-18 13:28:26+00:00,[],None
730,https://github.com/gumaas/general-cores.git,2015-03-19 11:03:54+00:00,,0,gumaas/general-cores,32516515,Verilog,general-cores,10212,0,2015-03-19 11:15:41+00:00,[],None
731,https://github.com/loveisbasa/CPU.git,2015-07-07 11:32:49+00:00,电子工程系暑假小学期之CPU,0,loveisbasa/CPU,38683598,Verilog,CPU,320,0,2015-07-09 05:01:00+00:00,[],None
732,https://github.com/BoolLi/Pollard-s-p-1-algorithm.git,2015-04-22 04:20:39+00:00,This project is a hardware implementation of Pollard's p-1 prime factorization algorithm,0,BoolLi/Pollard-s-p-1-algorithm,34368299,Verilog,Pollard-s-p-1-algorithm,160,0,2015-04-30 03:44:23+00:00,[],https://api.github.com/licenses/mit
733,https://github.com/wangjdb3/fifo.git,2015-06-11 13:05:13+00:00,,0,wangjdb3/fifo,37261459,Verilog,fifo,116,0,2015-06-11 13:15:15+00:00,[],None
734,https://github.com/ianfinley89/okstate-ecen4243-plp-spring-2012.git,2015-03-13 03:55:17+00:00,Automatically exported from code.google.com/p/okstate-ecen4243-plp-spring-2012,0,ianfinley89/okstate-ecen4243-plp-spring-2012,32126986,Verilog,okstate-ecen4243-plp-spring-2012,21384,0,2015-03-13 05:53:27+00:00,[],None
735,https://github.com/vancemiller/verilog-stopwatch.git,2015-03-27 15:26:24+00:00,,0,vancemiller/verilog-stopwatch,32993702,Verilog,verilog-stopwatch,136,0,2015-03-27 15:29:06+00:00,[],https://api.github.com/licenses/mit
736,https://github.com/bypeng/depp_verilog.git,2015-03-20 03:27:45+00:00,,0,bypeng/depp_verilog,32560324,Verilog,depp_verilog,5,0,2017-01-31 13:54:44+00:00,[],None
737,https://github.com/maggiewhite/5CPipelinedCPU.git,2015-04-03 18:22:51+00:00,5 stage pipelined processor written in SystemVerilog,0,maggiewhite/5CPipelinedCPU,33376523,Verilog,5CPipelinedCPU,256,0,2016-09-02 21:04:49+00:00,[],https://api.github.com/licenses/gpl-2.0
738,https://github.com/manfred-exz/pipelined-mips-cpu.git,2015-04-01 07:59:14+00:00,experimental cpu. wishbone and other devices to be added.,1,manfred-exz/pipelined-mips-cpu,33234432,Verilog,pipelined-mips-cpu,140,0,2015-04-21 07:43:30+00:00,[],None
739,https://github.com/liubingzsd/cu-hw-gps.git,2015-04-01 14:36:08+00:00,Automatically exported from code.google.com/p/cu-hw-gps,0,liubingzsd/cu-hw-gps,33252713,Verilog,cu-hw-gps,1256,0,2015-04-01 14:37:43+00:00,[],None
740,https://github.com/amuthabharathi/design_lab.git,2015-03-31 17:58:43+00:00,VLSI Design lab project,0,amuthabharathi/design_lab,33200935,Verilog,design_lab,308,0,2015-04-26 22:03:55+00:00,[],None
741,https://github.com/akiraaisha/NoC_Design_Trojan_Project.git,2015-04-02 16:37:55+00:00,Haseeb's Original Code for NoC and Power Management ,0,akiraaisha/NoC_Design_Trojan_Project,33319915,Verilog,NoC_Design_Trojan_Project,105,0,2015-04-03 09:48:11+00:00,[],None
742,https://github.com/chunyou0830/EE2230.git,2015-03-12 07:08:27+00:00,Logic Design Lab,0,chunyou0830/EE2230,32062458,Verilog,EE2230,20468,0,2017-02-21 02:26:11+00:00,[],None
743,https://github.com/aelhosiny/comm_prj.git,2015-03-12 15:26:07+00:00,,0,aelhosiny/comm_prj,32084468,Verilog,comm_prj,34312,0,2015-06-05 22:36:10+00:00,[],None
744,https://github.com/pbehnke/sdrjove.git,2015-03-08 18:13:21+00:00,Open source SDR receiver for analysis of RF emissions from Jupiter and the Sun. http://sdrjove.wikispaces.com/,0,pbehnke/sdrjove,31859889,Verilog,sdrjove,28872,0,2015-03-08 19:08:52+00:00,[],None
745,https://github.com/jiangxincode/HDLTest.git,2015-05-06 12:35:05+00:00,,0,jiangxincode/HDLTest,35157407,Verilog,HDLTest,100,0,2015-05-06 12:35:52+00:00,[],None
746,https://github.com/farzonl/verilog5stagepipeline.git,2015-05-12 19:04:56+00:00,Automatically exported from code.google.com/p/verilog5stagepipeline,0,farzonl/verilog5stagepipeline,35507269,Verilog,verilog5stagepipeline,78,0,2019-07-28 09:03:20+00:00,"['computer-architecture', 'pipeline-processor', 'pipelining', 'computer-systems']",None
747,https://github.com/andmaj/unrank-hw-accelerator.git,2015-04-24 00:42:48+00:00,Unrank hardware accelerator,0,andmaj/unrank-hw-accelerator,34489460,Verilog,unrank-hw-accelerator,264,0,2015-04-24 00:52:05+00:00,[],None
748,https://github.com/sungngai/mma.git,2015-05-18 15:09:24+00:00,,0,sungngai/mma,35824908,Verilog,mma,9704,0,2015-05-18 15:17:32+00:00,[],None
749,https://github.com/justinbrewer21/cu-hw-gps.git,2015-05-06 22:53:06+00:00,Automatically exported from code.google.com/p/cu-hw-gps,1,justinbrewer21/cu-hw-gps,35186900,Verilog,cu-hw-gps,1256,0,2015-05-06 22:54:51+00:00,[],None
750,https://github.com/hungkero/banner_hoc_git.git,2015-05-13 08:30:11+00:00,,0,hungkero/banner_hoc_git,35537319,Verilog,banner_hoc_git,160,0,2015-05-16 14:03:47+00:00,[],None
751,https://github.com/samlnx03/ed2.git,2015-05-21 17:55:36+00:00,electronica digital 2,0,samlnx03/ed2,36028694,Verilog,ed2,7,0,2018-08-30 02:07:41+00:00,[],None
752,https://github.com/delgado4/cube_solver.git,2015-05-23 23:47:34+00:00,,0,delgado4/cube_solver,36147617,Verilog,cube_solver,117340,0,2015-05-27 08:28:44+00:00,[],None
753,https://github.com/dibrenes/Segundo-Proyecto-de-diseno.git,2015-05-28 18:28:06+00:00,,0,dibrenes/Segundo-Proyecto-de-diseno,36457872,Verilog,Segundo-Proyecto-de-diseno,140,0,2015-05-28 18:28:16+00:00,[],None
754,https://github.com/seanDoJo/2350-Digital-Logic.git,2015-04-25 19:42:57+00:00,Digital Logic Verilog Projects,0,seanDoJo/2350-Digital-Logic,34583307,Verilog,2350-Digital-Logic,16080,0,2015-09-18 14:15:51+00:00,[],None
755,https://github.com/BernardYuan/RAM32with8bitsAddr.git,2015-05-24 13:19:01+00:00,A 32bits RAM with 8 bits address.,0,BernardYuan/RAM32with8bitsAddr,36173148,Verilog,RAM32with8bitsAddr,100,0,2015-05-24 13:21:07+00:00,[],None
756,https://github.com/kencodes/misc_work.git,2015-04-10 18:22:47+00:00,"Code snippets I've created during my career, that I've developed on my own and for which I have sole ownership",0,kencodes/misc_work,33743903,Verilog,misc_work,168,0,2015-04-10 19:36:39+00:00,[],https://api.github.com/licenses/mit
757,https://github.com/camouflage/Computer-Organization.git,2015-04-09 14:09:10+00:00,NCTU Computer Organization Lab,0,camouflage/Computer-Organization,33672576,Verilog,Computer-Organization,2768,0,2015-05-18 12:48:37+00:00,[],None
758,https://github.com/dethorpe/147.git,2015-04-07 00:13:45+00:00,,4,dethorpe/147,33512624,Verilog,147,44624,0,2019-01-29 22:26:27+00:00,[],None
759,https://github.com/syedaffanaslam/nand2tetrishw.git,2015-03-28 10:32:03+00:00,Automatically exported from code.google.com/p/nand2tetrishw,0,syedaffanaslam/nand2tetrishw,33029542,Verilog,nand2tetrishw,316,0,2015-03-28 10:32:46+00:00,[],None
760,https://github.com/SongZhao/digital-unit.git,2015-03-27 21:03:18+00:00,"digital unit that recieve data from acclerate sensor, processing the data to calculate the PWM ratio then feed back to motor",0,SongZhao/digital-unit,33009056,Verilog,digital-unit,120,0,2015-03-27 21:03:25+00:00,[],None
761,https://github.com/sridharsrirangam/ASIC_520.git,2015-03-30 02:02:26+00:00,,0,sridharsrirangam/ASIC_520,33098171,Verilog,ASIC_520,1220,0,2015-03-30 02:40:40+00:00,[],None
762,https://github.com/knlawler/CS3220-HW7.git,2015-04-06 20:37:42+00:00,,0,knlawler/CS3220-HW7,33504591,Verilog,CS3220-HW7,167,0,2015-04-24 16:48:15+00:00,[],None
763,https://github.com/tomaszKostur/magisterka.git,2015-06-18 06:33:58+00:00,,0,tomaszKostur/magisterka,37642025,Verilog,magisterka,1992,0,2023-01-28 20:01:06+00:00,[],None
764,https://github.com/gelyfa1401/Control-Servo-Motor.git,2015-06-09 22:52:20+00:00,,0,gelyfa1401/Control-Servo-Motor,37162878,Verilog,Control-Servo-Motor,128,0,2015-06-09 22:52:47+00:00,[],None
765,https://github.com/Diksha-Moolchandani/MIPS_Processor.git,2015-06-18 05:57:11+00:00,,1,Diksha-Moolchandani/MIPS_Processor,37640380,Verilog,MIPS_Processor,113,0,2015-06-18 05:57:19+00:00,[],None
766,https://github.com/stutiramola/project.git,2015-07-09 13:44:24+00:00,low power test pattern generator code in verilog,0,stutiramola/project,38822905,Verilog,project,124,0,2015-07-09 13:44:36+00:00,[],None
767,https://github.com/moshahmed/eda.git,2015-07-11 12:06:27+00:00,Verilog vhdl CAD,0,moshahmed/eda,38924432,Verilog,eda,116,0,2015-07-11 12:08:06+00:00,[],None
768,https://github.com/leeshirley2002/cse590.git,2015-07-01 19:37:45+00:00,,0,leeshirley2002/cse590,38391058,Verilog,cse590,812,0,2015-07-01 19:40:46+00:00,[],None
769,https://github.com/geekyenigma/ucb-sp08-eecs150-videoconference.git,2015-03-13 01:15:07+00:00,Automatically exported from code.google.com/p/ucb-sp08-eecs150-videoconference,0,geekyenigma/ucb-sp08-eecs150-videoconference,32113855,Verilog,ucb-sp08-eecs150-videoconference,476,0,2015-03-13 03:59:42+00:00,[],None
770,https://github.com/manchii/LabCorto2.git,2015-03-14 08:28:19+00:00,,0,manchii/LabCorto2,32202401,Verilog,LabCorto2,216,0,2015-03-26 17:25:48+00:00,[],None
771,https://github.com/vienfuentes/MIPS_Single_Cycle.git,2015-03-14 02:19:23+00:00,"MIPS single cycle processor implemented in Verilog, done in Xilinx.",1,vienfuentes/MIPS_Single_Cycle,32192029,Verilog,MIPS_Single_Cycle,132,0,2015-03-18 09:40:36+00:00,[],None
772,https://github.com/feiranchen/drumWSean.git,2015-03-12 19:35:14+00:00,Multiprocessor PDE realtime synthesis of a drum,0,feiranchen/drumWSean,32097931,Verilog,drumWSean,64336,0,2015-03-16 22:14:45+00:00,[],None
773,https://github.com/Deykel/SegundoProyecto.git,2015-03-14 01:47:58+00:00,Archivos del segundo proyecto Lab Digitales,1,Deykel/SegundoProyecto,32190970,Verilog,SegundoProyecto,148,0,2015-03-18 04:30:45+00:00,[],None
774,https://github.com/ominux/miami-verilog-designs.git,2015-03-15 02:49:32+00:00,Automatically exported from code.google.com/p/miami-verilog-designs,0,ominux/miami-verilog-designs,32242264,Verilog,miami-verilog-designs,48932,0,2015-03-15 02:50:51+00:00,[],None
775,https://github.com/Jawanga/ece385lab8.git,2015-03-17 23:02:45+00:00,,0,Jawanga/ece385lab8,32425449,Verilog,ece385lab8,48256,0,2015-10-27 07:03:28+00:00,[],https://api.github.com/licenses/apache-2.0
776,https://github.com/juan199/Lab_Digitales.git,2015-03-19 17:34:46+00:00,,0,juan199/Lab_Digitales,32536667,Verilog,Lab_Digitales,8412,0,2015-10-17 18:52:11+00:00,[],https://api.github.com/licenses/lgpl-3.0
777,https://github.com/masson2013/sfa_2x2.git,2015-03-21 20:22:53+00:00,SFA 2x2,0,masson2013/sfa_2x2,32648667,Verilog,sfa_2x2,132,0,2015-03-23 21:24:36+00:00,[],None
778,https://github.com/jaygreco/Peak-Current-Halfbridge.git,2015-03-22 17:48:16+00:00,An FPGA implementation of a digital peak-current controlled half bridge in Verilog.,0,jaygreco/Peak-Current-Halfbridge,32687305,Verilog,Peak-Current-Halfbridge,132,0,2015-03-22 18:14:13+00:00,[],https://api.github.com/licenses/mit
779,https://github.com/Manoj3050/capture_the_flag.git,2015-03-23 14:10:57+00:00,,0,Manoj3050/capture_the_flag,32736033,Verilog,capture_the_flag,124,0,2015-03-23 14:41:55+00:00,[],None
780,https://github.com/seanogden/JuliaSet.git,2015-03-23 23:49:55+00:00,,0,seanogden/JuliaSet,32765325,Verilog,JuliaSet,136423,0,2015-03-27 08:28:52+00:00,[],None
781,https://github.com/Temennigru/TPCOMP02.git,2015-05-31 20:38:49+00:00,TPCOMP02,0,Temennigru/TPCOMP02,36621101,Verilog,TPCOMP02,4096,0,2015-12-07 16:27:51+00:00,[],None
782,https://github.com/commend88/OpenSSD_projecct.git,2015-06-11 12:54:30+00:00,,0,commend88/OpenSSD_projecct,37260914,Verilog,OpenSSD_projecct,124,0,2015-06-11 12:57:27+00:00,[],None
783,https://github.com/acuerol/j1_soc_ModCom.git,2015-06-15 12:23:49+00:00,Código del Módulo de Comunicaciones para el proyecto de domótica del curso de Electrónica Digital I.,0,acuerol/j1_soc_ModCom,37463484,Verilog,j1_soc_ModCom,3368,0,2015-06-15 13:27:40+00:00,[],None
784,https://github.com/LogicDesign17/watch.git,2015-06-13 12:59:14+00:00,Logic design final project,0,LogicDesign17/watch,37371511,Verilog,watch,9558,0,2019-09-25 07:43:16+00:00,[],None
785,https://github.com/LogicDesign17/FinalProject.git,2015-06-13 13:31:28+00:00,,0,LogicDesign17/FinalProject,37372547,Verilog,FinalProject,9572,0,2015-06-13 13:38:41+00:00,[],None
