/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*163 cases */, 17|128,22/*2833*/, TARGET_VAL(ISD::LOAD),// ->2838
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 36|128,10/*1316*/, /*->1326*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_Scope, 66, /*->81*/ // 26 children in Scope
/*15*/            OPC_CheckPredicate, 1, // Predicate_load
/*17*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*19*/            OPC_CheckType, MVT::i32,
/*21*/            OPC_Scope, 38, /*->61*/ // 2 children in Scope
/*23*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25*/              OPC_Scope, 16, /*->43*/ // 2 children in Scope
/*27*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*30*/                OPC_EmitMergeInputChains1_0,
/*31*/                OPC_EmitInteger, MVT::i1, 0, 
/*34*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*43*/              /*Scope*/ 16, /*->60*/
/*44*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*47*/                OPC_EmitMergeInputChains1_0,
/*48*/                OPC_EmitInteger, MVT::i1, 0, 
/*51*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*60*/              0, /*End of Scope*/
/*61*/            /*Scope*/ 18, /*->80*/
/*62*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*64*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*67*/              OPC_EmitMergeInputChains1_0,
/*68*/              OPC_EmitInteger, MVT::i1, 0, 
/*71*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*80*/            0, /*End of Scope*/
/*81*/          /*Scope*/ 27, /*->109*/
/*82*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*84*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*86*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*88*/            OPC_CheckType, MVT::i32,
/*90*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*95*/            OPC_EmitMergeInputChains1_0,
/*96*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*109*/         /*Scope*/ 27, /*->137*/
/*110*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*112*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*114*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*116*/           OPC_CheckType, MVT::i32,
/*118*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*123*/           OPC_EmitMergeInputChains1_0,
/*124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*137*/         /*Scope*/ 27, /*->165*/
/*138*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*140*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*142*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*144*/           OPC_CheckType, MVT::i32,
/*146*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*165*/         /*Scope*/ 27, /*->193*/
/*166*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*168*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*170*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*172*/           OPC_CheckType, MVT::i32,
/*174*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*176*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*179*/           OPC_EmitMergeInputChains1_0,
/*180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*193*/         /*Scope*/ 48, /*->242*/
/*194*/           OPC_CheckPredicate, 1, // Predicate_load
/*196*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*198*/           OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->220
/*201*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*203*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*206*/             OPC_EmitMergeInputChains1_0,
/*207*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*220*/           /*SwitchType*/ 19, MVT::Untyped,// ->241
/*222*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*224*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*227*/             OPC_EmitMergeInputChains1_0,
/*228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:Untyped (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX3_ADDR64:Untyped i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*241*/           0, // EndSwitchType
/*242*/         /*Scope*/ 27, /*->270*/
/*243*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*245*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*247*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*249*/           OPC_CheckType, MVT::i32,
/*251*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 27, /*->298*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*275*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*277*/           OPC_CheckType, MVT::i32,
/*279*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/           OPC_EmitMergeInputChains1_0,
/*285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/         /*Scope*/ 27, /*->326*/
/*299*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*301*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*303*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*305*/           OPC_CheckType, MVT::i32,
/*307*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*309*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*312*/           OPC_EmitMergeInputChains1_0,
/*313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*326*/         /*Scope*/ 53, /*->380*/
/*327*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*329*/           OPC_CheckType, MVT::i32,
/*331*/           OPC_Scope, 23, /*->356*/ // 2 children in Scope
/*333*/             OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*335*/             OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*337*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*339*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*342*/             OPC_EmitMergeInputChains1_0,
/*343*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*356*/           /*Scope*/ 22, /*->379*/
/*357*/             OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*359*/             OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*361*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*363*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*366*/             OPC_EmitMergeInputChains1_0,
/*367*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*379*/           0, /*End of Scope*/
/*380*/         /*Scope*/ 26, /*->407*/
/*381*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*383*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*385*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*387*/           OPC_CheckType, MVT::i32,
/*389*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*391*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*394*/           OPC_EmitMergeInputChains1_0,
/*395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*407*/         /*Scope*/ 26, /*->434*/
/*408*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*410*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*412*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*414*/           OPC_CheckType, MVT::i32,
/*416*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*418*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*421*/           OPC_EmitMergeInputChains1_0,
/*422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*434*/         /*Scope*/ 26, /*->461*/
/*435*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*437*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*439*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*441*/           OPC_CheckType, MVT::i32,
/*443*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*445*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*448*/           OPC_EmitMergeInputChains1_0,
/*449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*461*/         /*Scope*/ 46, /*->508*/
/*462*/           OPC_CheckPredicate, 1, // Predicate_load
/*464*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*466*/           OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->487
/*469*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*471*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*474*/             OPC_EmitMergeInputChains1_0,
/*475*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*487*/           /*SwitchType*/ 18, MVT::Untyped,// ->507
/*489*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*491*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*494*/             OPC_EmitMergeInputChains1_0,
/*495*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:Untyped (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX3_OFFSET:Untyped v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*507*/           0, // EndSwitchType
/*508*/         /*Scope*/ 26, /*->535*/
/*509*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*511*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*513*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*515*/           OPC_CheckType, MVT::i16,
/*517*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*519*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*522*/           OPC_EmitMergeInputChains1_0,
/*523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*535*/         /*Scope*/ 26, /*->562*/
/*536*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*538*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*540*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*542*/           OPC_CheckType, MVT::i16,
/*544*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*546*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*549*/           OPC_EmitMergeInputChains1_0,
/*550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*562*/         /*Scope*/ 26, /*->589*/
/*563*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*565*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*567*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*569*/           OPC_CheckType, MVT::i16,
/*571*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*573*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*576*/           OPC_EmitMergeInputChains1_0,
/*577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*589*/         /*Scope*/ 26, /*->616*/
/*590*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*592*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*594*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*596*/           OPC_CheckType, MVT::i16,
/*598*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*600*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*603*/           OPC_EmitMergeInputChains1_0,
/*604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*616*/         /*Scope*/ 36, /*->653*/
/*617*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*619*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*621*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*623*/           OPC_CheckType, MVT::i32,
/*625*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*627*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*630*/           OPC_EmitMergeInputChains1_0,
/*631*/           OPC_EmitInteger, MVT::i1, 0, 
/*634*/           OPC_EmitInteger, MVT::i1, 0, 
/*637*/           OPC_EmitInteger, MVT::i1, 0, 
/*640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*653*/         /*Scope*/ 36, /*->690*/
/*654*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*656*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*658*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*660*/           OPC_CheckType, MVT::i32,
/*662*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*664*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*667*/           OPC_EmitMergeInputChains1_0,
/*668*/           OPC_EmitInteger, MVT::i1, 0, 
/*671*/           OPC_EmitInteger, MVT::i1, 0, 
/*674*/           OPC_EmitInteger, MVT::i1, 0, 
/*677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*690*/         /*Scope*/ 36, /*->727*/
/*691*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*693*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*695*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*697*/           OPC_CheckType, MVT::i16,
/*699*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*701*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*704*/           OPC_EmitMergeInputChains1_0,
/*705*/           OPC_EmitInteger, MVT::i1, 0, 
/*708*/           OPC_EmitInteger, MVT::i1, 0, 
/*711*/           OPC_EmitInteger, MVT::i1, 0, 
/*714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*727*/         /*Scope*/ 36, /*->764*/
/*728*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*730*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*732*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*734*/           OPC_CheckType, MVT::i16,
/*736*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*738*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*741*/           OPC_EmitMergeInputChains1_0,
/*742*/           OPC_EmitInteger, MVT::i1, 0, 
/*745*/           OPC_EmitInteger, MVT::i1, 0, 
/*748*/           OPC_EmitInteger, MVT::i1, 0, 
/*751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*764*/         /*Scope*/ 36, /*->801*/
/*765*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*767*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*769*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*771*/           OPC_CheckType, MVT::i32,
/*773*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*775*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*778*/           OPC_EmitMergeInputChains1_0,
/*779*/           OPC_EmitInteger, MVT::i1, 0, 
/*782*/           OPC_EmitInteger, MVT::i1, 0, 
/*785*/           OPC_EmitInteger, MVT::i1, 0, 
/*788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*801*/         /*Scope*/ 36, /*->838*/
/*802*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*804*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*806*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*808*/           OPC_CheckType, MVT::i32,
/*810*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*812*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*815*/           OPC_EmitMergeInputChains1_0,
/*816*/           OPC_EmitInteger, MVT::i1, 0, 
/*819*/           OPC_EmitInteger, MVT::i1, 0, 
/*822*/           OPC_EmitInteger, MVT::i1, 0, 
/*825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*838*/         /*Scope*/ 34, /*->873*/
/*839*/           OPC_CheckPredicate, 1, // Predicate_load
/*841*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*843*/           OPC_CheckType, MVT::i32,
/*845*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*847*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*850*/           OPC_EmitMergeInputChains1_0,
/*851*/           OPC_EmitInteger, MVT::i1, 0, 
/*854*/           OPC_EmitInteger, MVT::i1, 0, 
/*857*/           OPC_EmitInteger, MVT::i1, 0, 
/*860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*873*/         /*Scope*/ 66|128,3/*450*/, /*->1325*/
/*875*/           OPC_CheckChild1Type, MVT::i32,
/*877*/           OPC_CheckType, MVT::i32,
/*879*/           OPC_Scope, 50, /*->931*/ // 12 children in Scope
/*881*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*883*/             OPC_Scope, 22, /*->907*/ // 2 children in Scope
/*885*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*887*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*889*/               OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*891*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*894*/               OPC_EmitMergeInputChains1_0,
/*895*/               OPC_EmitInteger, MVT::i8, 3, 
/*898*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*907*/             /*Scope*/ 22, /*->930*/
/*908*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*910*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*912*/               OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*914*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*917*/               OPC_EmitMergeInputChains1_0,
/*918*/               OPC_EmitInteger, MVT::i8, 3, 
/*921*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*930*/             0, /*End of Scope*/
/*931*/           /*Scope*/ 22, /*->954*/
/*932*/             OPC_CheckPredicate, 1, // Predicate_load
/*934*/             OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*936*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*938*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*941*/             OPC_EmitMergeInputChains1_0,
/*942*/             OPC_EmitInteger, MVT::i8, 3, 
/*945*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*954*/           /*Scope*/ 50, /*->1005*/
/*955*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*957*/             OPC_Scope, 22, /*->981*/ // 2 children in Scope
/*959*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*961*/               OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*963*/               OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*965*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*968*/               OPC_EmitMergeInputChains1_0,
/*969*/               OPC_EmitInteger, MVT::i8, 2, 
/*972*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*981*/             /*Scope*/ 22, /*->1004*/
/*982*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*984*/               OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*986*/               OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*988*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*991*/               OPC_EmitMergeInputChains1_0,
/*992*/               OPC_EmitInteger, MVT::i8, 2, 
/*995*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1004*/            0, /*End of Scope*/
/*1005*/          /*Scope*/ 22, /*->1028*/
/*1006*/            OPC_CheckPredicate, 1, // Predicate_load
/*1008*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1010*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1012*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1015*/            OPC_EmitMergeInputChains1_0,
/*1016*/            OPC_EmitInteger, MVT::i8, 2, 
/*1019*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1028*/          /*Scope*/ 50, /*->1079*/
/*1029*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1031*/            OPC_Scope, 22, /*->1055*/ // 2 children in Scope
/*1033*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1035*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1037*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1039*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1042*/              OPC_EmitMergeInputChains1_0,
/*1043*/              OPC_EmitInteger, MVT::i8, 1, 
/*1046*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1055*/            /*Scope*/ 22, /*->1078*/
/*1056*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1058*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1060*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1062*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1065*/              OPC_EmitMergeInputChains1_0,
/*1066*/              OPC_EmitInteger, MVT::i8, 1, 
/*1069*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1078*/            0, /*End of Scope*/
/*1079*/          /*Scope*/ 22, /*->1102*/
/*1080*/            OPC_CheckPredicate, 1, // Predicate_load
/*1082*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1084*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1086*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1089*/            OPC_EmitMergeInputChains1_0,
/*1090*/            OPC_EmitInteger, MVT::i8, 1, 
/*1093*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1102*/          /*Scope*/ 50, /*->1153*/
/*1103*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1105*/            OPC_Scope, 22, /*->1129*/ // 2 children in Scope
/*1107*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1109*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1111*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1113*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1116*/              OPC_EmitMergeInputChains1_0,
/*1117*/              OPC_EmitInteger, MVT::i8, 3, 
/*1120*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1129*/            /*Scope*/ 22, /*->1152*/
/*1130*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1132*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1134*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1136*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1139*/              OPC_EmitMergeInputChains1_0,
/*1140*/              OPC_EmitInteger, MVT::i8, 3, 
/*1143*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1152*/            0, /*End of Scope*/
/*1153*/          /*Scope*/ 22, /*->1176*/
/*1154*/            OPC_CheckPredicate, 1, // Predicate_load
/*1156*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1158*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1160*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1163*/            OPC_EmitMergeInputChains1_0,
/*1164*/            OPC_EmitInteger, MVT::i8, 3, 
/*1167*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1176*/          /*Scope*/ 50, /*->1227*/
/*1177*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1179*/            OPC_Scope, 22, /*->1203*/ // 2 children in Scope
/*1181*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1183*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1185*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1187*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1190*/              OPC_EmitMergeInputChains1_0,
/*1191*/              OPC_EmitInteger, MVT::i8, 2, 
/*1194*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1203*/            /*Scope*/ 22, /*->1226*/
/*1204*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1206*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1208*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1210*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1213*/              OPC_EmitMergeInputChains1_0,
/*1214*/              OPC_EmitInteger, MVT::i8, 2, 
/*1217*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1226*/            0, /*End of Scope*/
/*1227*/          /*Scope*/ 22, /*->1250*/
/*1228*/            OPC_CheckPredicate, 1, // Predicate_load
/*1230*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1232*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1234*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1237*/            OPC_EmitMergeInputChains1_0,
/*1238*/            OPC_EmitInteger, MVT::i8, 2, 
/*1241*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1250*/          /*Scope*/ 50, /*->1301*/
/*1251*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1253*/            OPC_Scope, 22, /*->1277*/ // 2 children in Scope
/*1255*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1257*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1259*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1261*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1264*/              OPC_EmitMergeInputChains1_0,
/*1265*/              OPC_EmitInteger, MVT::i8, 1, 
/*1268*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1277*/            /*Scope*/ 22, /*->1300*/
/*1278*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1280*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1282*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1284*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1287*/              OPC_EmitMergeInputChains1_0,
/*1288*/              OPC_EmitInteger, MVT::i8, 1, 
/*1291*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1300*/            0, /*End of Scope*/
/*1301*/          /*Scope*/ 22, /*->1324*/
/*1302*/            OPC_CheckPredicate, 1, // Predicate_load
/*1304*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1306*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*1308*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1311*/            OPC_EmitMergeInputChains1_0,
/*1312*/            OPC_EmitInteger, MVT::i8, 1, 
/*1315*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1324*/          0, /*End of Scope*/
/*1325*/        0, /*End of Scope*/
/*1326*/      /*Scope*/ 97|128,1/*225*/, /*->1553*/
/*1328*/        OPC_CaptureGlueInput,
/*1329*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1330*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1332*/        OPC_Scope, 27, /*->1361*/ // 7 children in Scope
/*1334*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1336*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1338*/          OPC_CheckType, MVT::i32,
/*1340*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1342*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1345*/          OPC_EmitMergeInputChains1_0,
/*1346*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1349*/          OPC_EmitInteger, MVT::i1, 0, 
/*1352*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1361*/        /*Scope*/ 27, /*->1389*/
/*1362*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1364*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1366*/          OPC_CheckType, MVT::i32,
/*1368*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1370*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1373*/          OPC_EmitMergeInputChains1_0,
/*1374*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1377*/          OPC_EmitInteger, MVT::i1, 0, 
/*1380*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1389*/        /*Scope*/ 27, /*->1417*/
/*1390*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1392*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1394*/          OPC_CheckType, MVT::i16,
/*1396*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1398*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1401*/          OPC_EmitMergeInputChains1_0,
/*1402*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1405*/          OPC_EmitInteger, MVT::i1, 0, 
/*1408*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1417*/        /*Scope*/ 27, /*->1445*/
/*1418*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1420*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1422*/          OPC_CheckType, MVT::i16,
/*1424*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1426*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1429*/          OPC_EmitMergeInputChains1_0,
/*1430*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1433*/          OPC_EmitInteger, MVT::i1, 0, 
/*1436*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1445*/        /*Scope*/ 27, /*->1473*/
/*1446*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1448*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1450*/          OPC_CheckType, MVT::i32,
/*1452*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1454*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1457*/          OPC_EmitMergeInputChains1_0,
/*1458*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1461*/          OPC_EmitInteger, MVT::i1, 0, 
/*1464*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1473*/        /*Scope*/ 27, /*->1501*/
/*1474*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1476*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1478*/          OPC_CheckType, MVT::i32,
/*1480*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1482*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1485*/          OPC_EmitMergeInputChains1_0,
/*1486*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1489*/          OPC_EmitInteger, MVT::i1, 0, 
/*1492*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1501*/        /*Scope*/ 50, /*->1552*/
/*1502*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1504*/          OPC_SwitchType /*2 cases */, 21, MVT::i16,// ->1528
/*1507*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1509*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1512*/            OPC_EmitMergeInputChains1_0,
/*1513*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1516*/            OPC_EmitInteger, MVT::i1, 0, 
/*1519*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_U16:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1528*/          /*SwitchType*/ 21, MVT::i32,// ->1551
/*1530*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1532*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1535*/            OPC_EmitMergeInputChains1_0,
/*1536*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1539*/            OPC_EmitInteger, MVT::i1, 0, 
/*1542*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1551*/          0, // EndSwitchType
/*1552*/        0, /*End of Scope*/
/*1553*/      /*Scope*/ 77|128,5/*717*/, /*->2272*/
/*1555*/        OPC_RecordChild1, // #1 = $addr
/*1556*/        OPC_Scope, 88|128,1/*216*/, /*->1775*/ // 3 children in Scope
/*1559*/          OPC_CheckChild1Type, MVT::i64,
/*1561*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1563*/          OPC_SwitchType /*2 cases */, 17|128,1/*145*/, MVT::i32,// ->1712
/*1567*/            OPC_Scope, 28, /*->1597*/ // 5 children in Scope
/*1569*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1571*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1573*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1575*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1577*/              OPC_EmitMergeInputChains1_0,
/*1578*/              OPC_EmitInteger, MVT::i1, 0, 
/*1581*/              OPC_EmitInteger, MVT::i1, 0, 
/*1584*/              OPC_EmitInteger, MVT::i1, 0, 
/*1587*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1597*/            /*Scope*/ 28, /*->1626*/
/*1598*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1600*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1602*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1604*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1606*/              OPC_EmitMergeInputChains1_0,
/*1607*/              OPC_EmitInteger, MVT::i1, 0, 
/*1610*/              OPC_EmitInteger, MVT::i1, 0, 
/*1613*/              OPC_EmitInteger, MVT::i1, 0, 
/*1616*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1626*/            /*Scope*/ 28, /*->1655*/
/*1627*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1629*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1631*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi16
/*1633*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1635*/              OPC_EmitMergeInputChains1_0,
/*1636*/              OPC_EmitInteger, MVT::i1, 0, 
/*1639*/              OPC_EmitInteger, MVT::i1, 0, 
/*1642*/              OPC_EmitInteger, MVT::i1, 0, 
/*1645*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1655*/            /*Scope*/ 28, /*->1684*/
/*1656*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1658*/              OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1660*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi16
/*1662*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1664*/              OPC_EmitMergeInputChains1_0,
/*1665*/              OPC_EmitInteger, MVT::i1, 0, 
/*1668*/              OPC_EmitInteger, MVT::i1, 0, 
/*1671*/              OPC_EmitInteger, MVT::i1, 0, 
/*1674*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1684*/            /*Scope*/ 26, /*->1711*/
/*1685*/              OPC_CheckPredicate, 1, // Predicate_load
/*1687*/              OPC_CheckPredicate, 17, // Predicate_flat_load
/*1689*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1691*/              OPC_EmitMergeInputChains1_0,
/*1692*/              OPC_EmitInteger, MVT::i1, 0, 
/*1695*/              OPC_EmitInteger, MVT::i1, 0, 
/*1698*/              OPC_EmitInteger, MVT::i1, 0, 
/*1701*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1711*/            0, /*End of Scope*/
/*1712*/          /*SwitchType*/ 60, MVT::i16,// ->1774
/*1714*/            OPC_Scope, 28, /*->1744*/ // 2 children in Scope
/*1716*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1718*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1720*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1722*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1724*/              OPC_EmitMergeInputChains1_0,
/*1725*/              OPC_EmitInteger, MVT::i1, 0, 
/*1728*/              OPC_EmitInteger, MVT::i1, 0, 
/*1731*/              OPC_EmitInteger, MVT::i1, 0, 
/*1734*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1744*/            /*Scope*/ 28, /*->1773*/
/*1745*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1747*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1749*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1751*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1753*/              OPC_EmitMergeInputChains1_0,
/*1754*/              OPC_EmitInteger, MVT::i1, 0, 
/*1757*/              OPC_EmitInteger, MVT::i1, 0, 
/*1760*/              OPC_EmitInteger, MVT::i1, 0, 
/*1763*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1773*/            0, /*End of Scope*/
/*1774*/          0, // EndSwitchType
/*1775*/        /*Scope*/ 108|128,1/*236*/, /*->2013*/
/*1777*/          OPC_CheckChild1Type, MVT::i32,
/*1779*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1781*/          OPC_CheckType, MVT::i32,
/*1783*/          OPC_Scope, 43, /*->1828*/ // 5 children in Scope
/*1785*/            OPC_CheckPredicate, 1, // Predicate_load
/*1787*/            OPC_CheckPredicate, 18, // Predicate_local_load
/*1789*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1791*/            OPC_EmitMergeInputChains1_0,
/*1792*/            OPC_EmitInteger, MVT::i32, 0, 
/*1795*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1807*/            OPC_EmitInteger, MVT::i32, 1, 
/*1810*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1813*/            OPC_EmitInteger, MVT::i32, 0, 
/*1816*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1828*/          /*Scope*/ 45, /*->1874*/
/*1829*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1831*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1833*/            OPC_CheckPredicate, 18, // Predicate_sextloadi8_local
/*1835*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1837*/            OPC_EmitMergeInputChains1_0,
/*1838*/            OPC_EmitInteger, MVT::i32, 0, 
/*1841*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1853*/            OPC_EmitInteger, MVT::i32, 1, 
/*1856*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1859*/            OPC_EmitInteger, MVT::i32, 0, 
/*1862*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1874*/          /*Scope*/ 45, /*->1920*/
/*1875*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1877*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1879*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi8_local
/*1881*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1883*/            OPC_EmitMergeInputChains1_0,
/*1884*/            OPC_EmitInteger, MVT::i32, 0, 
/*1887*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1899*/            OPC_EmitInteger, MVT::i32, 1, 
/*1902*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1905*/            OPC_EmitInteger, MVT::i32, 0, 
/*1908*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1920*/          /*Scope*/ 45, /*->1966*/
/*1921*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1923*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1925*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16_local
/*1927*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1929*/            OPC_EmitMergeInputChains1_0,
/*1930*/            OPC_EmitInteger, MVT::i32, 0, 
/*1933*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1945*/            OPC_EmitInteger, MVT::i32, 1, 
/*1948*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1951*/            OPC_EmitInteger, MVT::i32, 0, 
/*1954*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*1966*/          /*Scope*/ 45, /*->2012*/
/*1967*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1969*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1971*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16_local
/*1973*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1975*/            OPC_EmitMergeInputChains1_0,
/*1976*/            OPC_EmitInteger, MVT::i32, 0, 
/*1979*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1991*/            OPC_EmitInteger, MVT::i32, 1, 
/*1994*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1997*/            OPC_EmitInteger, MVT::i32, 0, 
/*2000*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*2012*/          0, /*End of Scope*/
/*2013*/        /*Scope*/ 0|128,2/*256*/, /*->2271*/
/*2015*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2017*/          OPC_CheckPredicate, 1, // Predicate_load
/*2019*/          OPC_CheckPredicate, 2, // Predicate_smrd_load
/*2021*/          OPC_SwitchType /*4 cases */, 60, MVT::v2i32,// ->2084
/*2024*/            OPC_Scope, 38, /*->2064*/ // 2 children in Scope
/*2026*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2028*/              OPC_Scope, 16, /*->2046*/ // 2 children in Scope
/*2030*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2033*/                OPC_EmitMergeInputChains1_0,
/*2034*/                OPC_EmitInteger, MVT::i1, 0, 
/*2037*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2046*/              /*Scope*/ 16, /*->2063*/
/*2047*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2050*/                OPC_EmitMergeInputChains1_0,
/*2051*/                OPC_EmitInteger, MVT::i1, 0, 
/*2054*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2063*/              0, /*End of Scope*/
/*2064*/            /*Scope*/ 18, /*->2083*/
/*2065*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2067*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2070*/              OPC_EmitMergeInputChains1_0,
/*2071*/              OPC_EmitInteger, MVT::i1, 0, 
/*2074*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2083*/            0, /*End of Scope*/
/*2084*/          /*SwitchType*/ 60, MVT::v4i32,// ->2146
/*2086*/            OPC_Scope, 38, /*->2126*/ // 2 children in Scope
/*2088*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2090*/              OPC_Scope, 16, /*->2108*/ // 2 children in Scope
/*2092*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2095*/                OPC_EmitMergeInputChains1_0,
/*2096*/                OPC_EmitInteger, MVT::i1, 0, 
/*2099*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2108*/              /*Scope*/ 16, /*->2125*/
/*2109*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2112*/                OPC_EmitMergeInputChains1_0,
/*2113*/                OPC_EmitInteger, MVT::i1, 0, 
/*2116*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2125*/              0, /*End of Scope*/
/*2126*/            /*Scope*/ 18, /*->2145*/
/*2127*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2129*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2132*/              OPC_EmitMergeInputChains1_0,
/*2133*/              OPC_EmitInteger, MVT::i1, 0, 
/*2136*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2145*/            0, /*End of Scope*/
/*2146*/          /*SwitchType*/ 60, MVT::v8i32,// ->2208
/*2148*/            OPC_Scope, 38, /*->2188*/ // 2 children in Scope
/*2150*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2152*/              OPC_Scope, 16, /*->2170*/ // 2 children in Scope
/*2154*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2157*/                OPC_EmitMergeInputChains1_0,
/*2158*/                OPC_EmitInteger, MVT::i1, 0, 
/*2161*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2170*/              /*Scope*/ 16, /*->2187*/
/*2171*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2174*/                OPC_EmitMergeInputChains1_0,
/*2175*/                OPC_EmitInteger, MVT::i1, 0, 
/*2178*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2187*/              0, /*End of Scope*/
/*2188*/            /*Scope*/ 18, /*->2207*/
/*2189*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2191*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2194*/              OPC_EmitMergeInputChains1_0,
/*2195*/              OPC_EmitInteger, MVT::i1, 0, 
/*2198*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2207*/            0, /*End of Scope*/
/*2208*/          /*SwitchType*/ 60, MVT::v16i32,// ->2270
/*2210*/            OPC_Scope, 38, /*->2250*/ // 2 children in Scope
/*2212*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2214*/              OPC_Scope, 16, /*->2232*/ // 2 children in Scope
/*2216*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2219*/                OPC_EmitMergeInputChains1_0,
/*2220*/                OPC_EmitInteger, MVT::i1, 0, 
/*2223*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2232*/              /*Scope*/ 16, /*->2249*/
/*2233*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2236*/                OPC_EmitMergeInputChains1_0,
/*2237*/                OPC_EmitInteger, MVT::i1, 0, 
/*2240*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2249*/              0, /*End of Scope*/
/*2250*/            /*Scope*/ 18, /*->2269*/
/*2251*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2253*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2256*/              OPC_EmitMergeInputChains1_0,
/*2257*/              OPC_EmitInteger, MVT::i1, 0, 
/*2260*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2269*/            0, /*End of Scope*/
/*2270*/          0, // EndSwitchType
/*2271*/        0, /*End of Scope*/
/*2272*/      /*Scope*/ 31, /*->2304*/
/*2273*/        OPC_CaptureGlueInput,
/*2274*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*2275*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2277*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2279*/        OPC_CheckPredicate, 19, // Predicate_si_load_local_align8
/*2281*/        OPC_CheckType, MVT::v2i32,
/*2283*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2285*/        OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*2288*/        OPC_EmitMergeInputChains1_0,
/*2289*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*2292*/        OPC_EmitInteger, MVT::i1, 0, 
/*2295*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2304*/      /*Scope*/ 31|128,1/*159*/, /*->2465*/
/*2306*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2307*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2309*/        OPC_CheckPredicate, 1, // Predicate_load
/*2311*/        OPC_Scope, 86, /*->2399*/ // 2 children in Scope
/*2313*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2315*/          OPC_SwitchType /*2 cases */, 39, MVT::v2i32,// ->2357
/*2318*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2320*/            OPC_Scope, 17, /*->2339*/ // 2 children in Scope
/*2322*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2325*/              OPC_EmitMergeInputChains1_0,
/*2326*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2339*/            /*Scope*/ 16, /*->2356*/
/*2340*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2343*/              OPC_EmitMergeInputChains1_0,
/*2344*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2356*/            0, /*End of Scope*/
/*2357*/          /*SwitchType*/ 39, MVT::v4i32,// ->2398
/*2359*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2361*/            OPC_Scope, 17, /*->2380*/ // 2 children in Scope
/*2363*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2366*/              OPC_EmitMergeInputChains1_0,
/*2367*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2380*/            /*Scope*/ 16, /*->2397*/
/*2381*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2384*/              OPC_EmitMergeInputChains1_0,
/*2385*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2397*/            0, /*End of Scope*/
/*2398*/          0, // EndSwitchType
/*2399*/        /*Scope*/ 64, /*->2464*/
/*2400*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2402*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->2433
/*2405*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2407*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2410*/            OPC_EmitMergeInputChains1_0,
/*2411*/            OPC_EmitInteger, MVT::i1, 0, 
/*2414*/            OPC_EmitInteger, MVT::i1, 0, 
/*2417*/            OPC_EmitInteger, MVT::i1, 0, 
/*2420*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2433*/          /*SwitchType*/ 28, MVT::v4i32,// ->2463
/*2435*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2437*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2440*/            OPC_EmitMergeInputChains1_0,
/*2441*/            OPC_EmitInteger, MVT::i1, 0, 
/*2444*/            OPC_EmitInteger, MVT::i1, 0, 
/*2447*/            OPC_EmitInteger, MVT::i1, 0, 
/*2450*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2463*/          0, // EndSwitchType
/*2464*/        0, /*End of Scope*/
/*2465*/      /*Scope*/ 27, /*->2493*/
/*2466*/        OPC_CaptureGlueInput,
/*2467*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2468*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2470*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2472*/        OPC_CheckType, MVT::v2i32,
/*2474*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2476*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*2479*/        OPC_EmitMergeInputChains1_0,
/*2480*/        OPC_EmitInteger, MVT::i1, 0, 
/*2483*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2493*/      /*Scope*/ 86|128,2/*342*/, /*->2837*/
/*2495*/        OPC_RecordChild1, // #1 = $src_gpr
/*2496*/        OPC_Scope, 22|128,2/*278*/, /*->2777*/ // 2 children in Scope
/*2499*/          OPC_CheckChild1Type, MVT::i32,
/*2501*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2503*/          OPC_CheckPredicate, 1, // Predicate_load
/*2505*/          OPC_Scope, 44, /*->2551*/ // 6 children in Scope
/*2507*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2509*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2530
/*2512*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2514*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2517*/              OPC_EmitMergeInputChains1_0,
/*2518*/              OPC_EmitInteger, MVT::i8, 3, 
/*2521*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2530*/            /*SwitchType*/ 18, MVT::v4i32,// ->2550
/*2532*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2534*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2537*/              OPC_EmitMergeInputChains1_0,
/*2538*/              OPC_EmitInteger, MVT::i8, 3, 
/*2541*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2550*/            0, // EndSwitchType
/*2551*/          /*Scope*/ 44, /*->2596*/
/*2552*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2554*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2575
/*2557*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2559*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2562*/              OPC_EmitMergeInputChains1_0,
/*2563*/              OPC_EmitInteger, MVT::i8, 2, 
/*2566*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2575*/            /*SwitchType*/ 18, MVT::v4i32,// ->2595
/*2577*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2579*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2582*/              OPC_EmitMergeInputChains1_0,
/*2583*/              OPC_EmitInteger, MVT::i8, 2, 
/*2586*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2595*/            0, // EndSwitchType
/*2596*/          /*Scope*/ 44, /*->2641*/
/*2597*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2599*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2620
/*2602*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2604*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2607*/              OPC_EmitMergeInputChains1_0,
/*2608*/              OPC_EmitInteger, MVT::i8, 1, 
/*2611*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2620*/            /*SwitchType*/ 18, MVT::v4i32,// ->2640
/*2622*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2624*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2627*/              OPC_EmitMergeInputChains1_0,
/*2628*/              OPC_EmitInteger, MVT::i8, 1, 
/*2631*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2640*/            0, // EndSwitchType
/*2641*/          /*Scope*/ 44, /*->2686*/
/*2642*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2644*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2665
/*2647*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*2649*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2652*/              OPC_EmitMergeInputChains1_0,
/*2653*/              OPC_EmitInteger, MVT::i8, 3, 
/*2656*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2665*/            /*SwitchType*/ 18, MVT::v4i32,// ->2685
/*2667*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*2669*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2672*/              OPC_EmitMergeInputChains1_0,
/*2673*/              OPC_EmitInteger, MVT::i8, 3, 
/*2676*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2685*/            0, // EndSwitchType
/*2686*/          /*Scope*/ 44, /*->2731*/
/*2687*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2689*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2710
/*2692*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*2694*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2697*/              OPC_EmitMergeInputChains1_0,
/*2698*/              OPC_EmitInteger, MVT::i8, 2, 
/*2701*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2710*/            /*SwitchType*/ 18, MVT::v4i32,// ->2730
/*2712*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*2714*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2717*/              OPC_EmitMergeInputChains1_0,
/*2718*/              OPC_EmitInteger, MVT::i8, 2, 
/*2721*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2730*/            0, // EndSwitchType
/*2731*/          /*Scope*/ 44, /*->2776*/
/*2732*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2734*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2755
/*2737*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*2739*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2742*/              OPC_EmitMergeInputChains1_0,
/*2743*/              OPC_EmitInteger, MVT::i8, 1, 
/*2746*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2755*/            /*SwitchType*/ 18, MVT::v4i32,// ->2775
/*2757*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*2759*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2762*/              OPC_EmitMergeInputChains1_0,
/*2763*/              OPC_EmitInteger, MVT::i8, 1, 
/*2766*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2775*/            0, // EndSwitchType
/*2776*/          0, /*End of Scope*/
/*2777*/        /*Scope*/ 58, /*->2836*/
/*2778*/          OPC_CheckChild1Type, MVT::i64,
/*2780*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2782*/          OPC_CheckPredicate, 1, // Predicate_load
/*2784*/          OPC_CheckPredicate, 17, // Predicate_flat_load
/*2786*/          OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->2811
/*2789*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2791*/            OPC_EmitMergeInputChains1_0,
/*2792*/            OPC_EmitInteger, MVT::i1, 0, 
/*2795*/            OPC_EmitInteger, MVT::i1, 0, 
/*2798*/            OPC_EmitInteger, MVT::i1, 0, 
/*2801*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2811*/          /*SwitchType*/ 22, MVT::v4i32,// ->2835
/*2813*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2815*/            OPC_EmitMergeInputChains1_0,
/*2816*/            OPC_EmitInteger, MVT::i1, 0, 
/*2819*/            OPC_EmitInteger, MVT::i1, 0, 
/*2822*/            OPC_EmitInteger, MVT::i1, 0, 
/*2825*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2835*/          0, // EndSwitchType
/*2836*/        0, /*End of Scope*/
/*2837*/      0, /*End of Scope*/
/*2838*/    /*SwitchOpcode*/ 112|128,10/*1392*/, TARGET_VAL(ISD::STORE),// ->4234
/*2842*/      OPC_RecordMemRef,
/*2843*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*2844*/      OPC_Scope, 32, /*->2878*/ // 4 children in Scope
/*2846*/        OPC_CaptureGlueInput,
/*2847*/        OPC_RecordChild1, // #1 = $value
/*2848*/        OPC_CheckChild1Type, MVT::v2i32,
/*2850*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2851*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*2853*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*2855*/        OPC_CheckPredicate, 19, // Predicate_si_store_local_align8
/*2857*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2859*/        OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2862*/        OPC_EmitMergeInputChains1_0,
/*2863*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2866*/        OPC_EmitInteger, MVT::i1, 0, 
/*2869*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2878*/      /*Scope*/ 94|128,4/*606*/, /*->3486*/
/*2880*/        OPC_RecordChild1, // #1 = $vdata
/*2881*/        OPC_Scope, 6|128,2/*262*/, /*->3146*/ // 5 children in Scope
/*2884*/          OPC_CheckChild1Type, MVT::i32,
/*2886*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2887*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2889*/          OPC_Scope, 52, /*->2943*/ // 6 children in Scope
/*2891*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2893*/            OPC_Scope, 23, /*->2918*/ // 2 children in Scope
/*2895*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2897*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2899*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2901*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2904*/              OPC_EmitMergeInputChains1_0,
/*2905*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2918*/            /*Scope*/ 23, /*->2942*/
/*2919*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2921*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*2923*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2925*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2928*/              OPC_EmitMergeInputChains1_0,
/*2929*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2942*/            0, /*End of Scope*/
/*2943*/          /*Scope*/ 23, /*->2967*/
/*2944*/            OPC_CheckPredicate, 27, // Predicate_store
/*2946*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2948*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2950*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2953*/            OPC_EmitMergeInputChains1_0,
/*2954*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2967*/          /*Scope*/ 50, /*->3018*/
/*2968*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2970*/            OPC_Scope, 22, /*->2994*/ // 2 children in Scope
/*2972*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2974*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2976*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2978*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2981*/              OPC_EmitMergeInputChains1_0,
/*2982*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2994*/            /*Scope*/ 22, /*->3017*/
/*2995*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2997*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*2999*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3001*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3004*/              OPC_EmitMergeInputChains1_0,
/*3005*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3017*/            0, /*End of Scope*/
/*3018*/          /*Scope*/ 22, /*->3041*/
/*3019*/            OPC_CheckPredicate, 27, // Predicate_store
/*3021*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3023*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3025*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3028*/            OPC_EmitMergeInputChains1_0,
/*3029*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3041*/          /*Scope*/ 70, /*->3112*/
/*3042*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3044*/            OPC_Scope, 32, /*->3078*/ // 2 children in Scope
/*3046*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3048*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3050*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3052*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3055*/              OPC_EmitMergeInputChains1_0,
/*3056*/              OPC_EmitInteger, MVT::i1, 0, 
/*3059*/              OPC_EmitInteger, MVT::i1, 0, 
/*3062*/              OPC_EmitInteger, MVT::i1, 0, 
/*3065*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3078*/            /*Scope*/ 32, /*->3111*/
/*3079*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3081*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3083*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3085*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3088*/              OPC_EmitMergeInputChains1_0,
/*3089*/              OPC_EmitInteger, MVT::i1, 0, 
/*3092*/              OPC_EmitInteger, MVT::i1, 0, 
/*3095*/              OPC_EmitInteger, MVT::i1, 0, 
/*3098*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3111*/            0, /*End of Scope*/
/*3112*/          /*Scope*/ 32, /*->3145*/
/*3113*/            OPC_CheckPredicate, 27, // Predicate_store
/*3115*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3117*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3119*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3122*/            OPC_EmitMergeInputChains1_0,
/*3123*/            OPC_EmitInteger, MVT::i1, 0, 
/*3126*/            OPC_EmitInteger, MVT::i1, 0, 
/*3129*/            OPC_EmitInteger, MVT::i1, 0, 
/*3132*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3145*/          0, /*End of Scope*/
/*3146*/        /*Scope*/ 82, /*->3229*/
/*3147*/          OPC_CheckChild1Type, MVT::v2i32,
/*3149*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3150*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3152*/          OPC_CheckPredicate, 27, // Predicate_store
/*3154*/          OPC_Scope, 41, /*->3197*/ // 2 children in Scope
/*3156*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3158*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3160*/            OPC_Scope, 17, /*->3179*/ // 2 children in Scope
/*3162*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3165*/              OPC_EmitMergeInputChains1_0,
/*3166*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3179*/            /*Scope*/ 16, /*->3196*/
/*3180*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3183*/              OPC_EmitMergeInputChains1_0,
/*3184*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3196*/            0, /*End of Scope*/
/*3197*/          /*Scope*/ 30, /*->3228*/
/*3198*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3200*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3202*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3205*/            OPC_EmitMergeInputChains1_0,
/*3206*/            OPC_EmitInteger, MVT::i1, 0, 
/*3209*/            OPC_EmitInteger, MVT::i1, 0, 
/*3212*/            OPC_EmitInteger, MVT::i1, 0, 
/*3215*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3228*/          0, /*End of Scope*/
/*3229*/        /*Scope*/ 48, /*->3278*/
/*3230*/          OPC_CheckChild1Type, MVT::Untyped,
/*3232*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3233*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3235*/          OPC_CheckPredicate, 27, // Predicate_store
/*3237*/          OPC_CheckPredicate, 25, // Predicate_global_store
/*3239*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3241*/          OPC_Scope, 17, /*->3260*/ // 2 children in Scope
/*3243*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3246*/            OPC_EmitMergeInputChains1_0,
/*3247*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX3_ADDR64 untyped:Untyped:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3260*/          /*Scope*/ 16, /*->3277*/
/*3261*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3264*/            OPC_EmitMergeInputChains1_0,
/*3265*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX3_OFFSET untyped:Untyped:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3277*/          0, /*End of Scope*/
/*3278*/        /*Scope*/ 82, /*->3361*/
/*3279*/          OPC_CheckChild1Type, MVT::v4i32,
/*3281*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3282*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3284*/          OPC_CheckPredicate, 27, // Predicate_store
/*3286*/          OPC_Scope, 41, /*->3329*/ // 2 children in Scope
/*3288*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3290*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3292*/            OPC_Scope, 17, /*->3311*/ // 2 children in Scope
/*3294*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3297*/              OPC_EmitMergeInputChains1_0,
/*3298*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3311*/            /*Scope*/ 16, /*->3328*/
/*3312*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3315*/              OPC_EmitMergeInputChains1_0,
/*3316*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3328*/            0, /*End of Scope*/
/*3329*/          /*Scope*/ 30, /*->3360*/
/*3330*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3332*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3334*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3337*/            OPC_EmitMergeInputChains1_0,
/*3338*/            OPC_EmitInteger, MVT::i1, 0, 
/*3341*/            OPC_EmitInteger, MVT::i1, 0, 
/*3344*/            OPC_EmitInteger, MVT::i1, 0, 
/*3347*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3360*/          0, /*End of Scope*/
/*3361*/        /*Scope*/ 123, /*->3485*/
/*3362*/          OPC_CheckChild1Type, MVT::i16,
/*3364*/          OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*3365*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3367*/          OPC_Scope, 24, /*->3393*/ // 4 children in Scope
/*3369*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3371*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3373*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3375*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3377*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3380*/            OPC_EmitMergeInputChains1_0,
/*3381*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3393*/          /*Scope*/ 22, /*->3416*/
/*3394*/            OPC_CheckPredicate, 27, // Predicate_store
/*3396*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3398*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3400*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3403*/            OPC_EmitMergeInputChains1_0,
/*3404*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3416*/          /*Scope*/ 34, /*->3451*/
/*3417*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3419*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3421*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3423*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3425*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3428*/            OPC_EmitMergeInputChains1_0,
/*3429*/            OPC_EmitInteger, MVT::i1, 0, 
/*3432*/            OPC_EmitInteger, MVT::i1, 0, 
/*3435*/            OPC_EmitInteger, MVT::i1, 0, 
/*3438*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3451*/          /*Scope*/ 32, /*->3484*/
/*3452*/            OPC_CheckPredicate, 27, // Predicate_store
/*3454*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3456*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3458*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3461*/            OPC_EmitMergeInputChains1_0,
/*3462*/            OPC_EmitInteger, MVT::i1, 0, 
/*3465*/            OPC_EmitInteger, MVT::i1, 0, 
/*3468*/            OPC_EmitInteger, MVT::i1, 0, 
/*3471*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3484*/          0, /*End of Scope*/
/*3485*/        0, /*End of Scope*/
/*3486*/      /*Scope*/ 69|128,1/*197*/, /*->3685*/
/*3488*/        OPC_CaptureGlueInput,
/*3489*/        OPC_RecordChild1, // #1 = $value
/*3490*/        OPC_Scope, 49, /*->3541*/ // 3 children in Scope
/*3492*/          OPC_CheckChild1Type, MVT::v2i32,
/*3494*/          OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*3495*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3497*/          OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3499*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3501*/          OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*3504*/          OPC_EmitMergeInputChains1_0,
/*3505*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3508*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*3516*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*3519*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*3527*/          OPC_EmitInteger, MVT::i1, 0, 
/*3530*/          OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                  // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*3541*/        /*Scope*/ 84, /*->3626*/
/*3542*/          OPC_CheckChild1Type, MVT::i32,
/*3544*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3545*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3547*/          OPC_Scope, 52, /*->3601*/ // 2 children in Scope
/*3549*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3551*/            OPC_Scope, 23, /*->3576*/ // 2 children in Scope
/*3553*/              OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3555*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3557*/              OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3560*/              OPC_EmitMergeInputChains1_0,
/*3561*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3564*/              OPC_EmitInteger, MVT::i1, 0, 
/*3567*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3576*/            /*Scope*/ 23, /*->3600*/
/*3577*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*3579*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3581*/              OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3584*/              OPC_EmitMergeInputChains1_0,
/*3585*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3588*/              OPC_EmitInteger, MVT::i1, 0, 
/*3591*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3600*/            0, /*End of Scope*/
/*3601*/          /*Scope*/ 23, /*->3625*/
/*3602*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3604*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3606*/            OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3609*/            OPC_EmitMergeInputChains1_0,
/*3610*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3613*/            OPC_EmitInteger, MVT::i1, 0, 
/*3616*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3625*/          0, /*End of Scope*/
/*3626*/        /*Scope*/ 57, /*->3684*/
/*3627*/          OPC_CheckChild1Type, MVT::i16,
/*3629*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3630*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3632*/          OPC_Scope, 25, /*->3659*/ // 2 children in Scope
/*3634*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3636*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3638*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3640*/            OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3643*/            OPC_EmitMergeInputChains1_0,
/*3644*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3647*/            OPC_EmitInteger, MVT::i1, 0, 
/*3650*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3659*/          /*Scope*/ 23, /*->3683*/
/*3660*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3662*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3664*/            OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3667*/            OPC_EmitMergeInputChains1_0,
/*3668*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3671*/            OPC_EmitInteger, MVT::i1, 0, 
/*3674*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3683*/          0, /*End of Scope*/
/*3684*/        0, /*End of Scope*/
/*3685*/      /*Scope*/ 34|128,4/*546*/, /*->4233*/
/*3687*/        OPC_RecordChild1, // #1 = $src1
/*3688*/        OPC_Scope, 71|128,2/*327*/, /*->4018*/ // 4 children in Scope
/*3691*/          OPC_CheckChild1Type, MVT::i32,
/*3693*/          OPC_RecordChild2, // #2 = $src0
/*3694*/          OPC_Scope, 99|128,1/*227*/, /*->3924*/ // 2 children in Scope
/*3697*/            OPC_CheckChild2Type, MVT::i32,
/*3699*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3701*/            OPC_Scope, 60, /*->3763*/ // 3 children in Scope
/*3703*/              OPC_CheckPredicate, 27, // Predicate_store
/*3705*/              OPC_CheckPredicate, 18, // Predicate_local_store
/*3707*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3709*/              OPC_EmitMergeInputChains1_0,
/*3710*/              OPC_EmitInteger, MVT::i32, 0, 
/*3713*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3725*/              OPC_EmitInteger, MVT::i32, 0, 
/*3728*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3740*/              OPC_EmitInteger, MVT::i32, 1, 
/*3743*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3746*/              OPC_EmitInteger, MVT::i32, 0, 
/*3749*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*3763*/            /*Scope*/ 126, /*->3890*/
/*3764*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3766*/              OPC_Scope, 60, /*->3828*/ // 2 children in Scope
/*3768*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3770*/                OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*3772*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3774*/                OPC_EmitMergeInputChains1_0,
/*3775*/                OPC_EmitInteger, MVT::i32, 0, 
/*3778*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3790*/                OPC_EmitInteger, MVT::i32, 0, 
/*3793*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3805*/                OPC_EmitInteger, MVT::i32, 1, 
/*3808*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3811*/                OPC_EmitInteger, MVT::i32, 0, 
/*3814*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*3828*/              /*Scope*/ 60, /*->3889*/
/*3829*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3831*/                OPC_CheckPredicate, 18, // Predicate_truncstorei16_local
/*3833*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3835*/                OPC_EmitMergeInputChains1_0,
/*3836*/                OPC_EmitInteger, MVT::i32, 0, 
/*3839*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3851*/                OPC_EmitInteger, MVT::i32, 0, 
/*3854*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3866*/                OPC_EmitInteger, MVT::i32, 1, 
/*3869*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3872*/                OPC_EmitInteger, MVT::i32, 0, 
/*3875*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*3889*/              0, /*End of Scope*/
/*3890*/            /*Scope*/ 32, /*->3923*/
/*3891*/              OPC_CheckPredicate, 27, // Predicate_store
/*3893*/              OPC_CheckPredicate, 25, // Predicate_global_store
/*3895*/              OPC_Scope, 10, /*->3907*/ // 2 children in Scope
/*3897*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*3899*/                OPC_EmitMergeInputChains1_0,
/*3900*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3907*/              /*Scope*/ 14, /*->3922*/
/*3908*/                OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3910*/                OPC_EmitMergeInputChains1_0,
/*3911*/                OPC_EmitInteger, MVT::i32, 0, 
/*3914*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3922*/              0, /*End of Scope*/
/*3923*/            0, /*End of Scope*/
/*3924*/          /*Scope*/ 92, /*->4017*/
/*3925*/            OPC_CheckChild2Type, MVT::i64,
/*3927*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3929*/            OPC_Scope, 58, /*->3989*/ // 2 children in Scope
/*3931*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3933*/              OPC_Scope, 26, /*->3961*/ // 2 children in Scope
/*3935*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3937*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*3939*/                OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3941*/                OPC_EmitMergeInputChains1_0,
/*3942*/                OPC_EmitInteger, MVT::i1, 0, 
/*3945*/                OPC_EmitInteger, MVT::i1, 0, 
/*3948*/                OPC_EmitInteger, MVT::i1, 0, 
/*3951*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*3961*/              /*Scope*/ 26, /*->3988*/
/*3962*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3964*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*3966*/                OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3968*/                OPC_EmitMergeInputChains1_0,
/*3969*/                OPC_EmitInteger, MVT::i1, 0, 
/*3972*/                OPC_EmitInteger, MVT::i1, 0, 
/*3975*/                OPC_EmitInteger, MVT::i1, 0, 
/*3978*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*3988*/              0, /*End of Scope*/
/*3989*/            /*Scope*/ 26, /*->4016*/
/*3990*/              OPC_CheckPredicate, 27, // Predicate_store
/*3992*/              OPC_CheckPredicate, 28, // Predicate_flat_store
/*3994*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3996*/              OPC_EmitMergeInputChains1_0,
/*3997*/              OPC_EmitInteger, MVT::i1, 0, 
/*4000*/              OPC_EmitInteger, MVT::i1, 0, 
/*4003*/              OPC_EmitInteger, MVT::i1, 0, 
/*4006*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 2, 1, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4016*/            0, /*End of Scope*/
/*4017*/          0, /*End of Scope*/
/*4018*/        /*Scope*/ 73, /*->4092*/
/*4019*/          OPC_CheckChild1Type, MVT::v2i32,
/*4021*/          OPC_RecordChild2, // #2 = $index_gpr
/*4022*/          OPC_Scope, 36, /*->4060*/ // 2 children in Scope
/*4024*/            OPC_CheckChild2Type, MVT::i32,
/*4026*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4028*/            OPC_CheckPredicate, 27, // Predicate_store
/*4030*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4032*/            OPC_Scope, 10, /*->4044*/ // 2 children in Scope
/*4034*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*4036*/              OPC_EmitMergeInputChains1_0,
/*4037*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4044*/            /*Scope*/ 14, /*->4059*/
/*4045*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4047*/              OPC_EmitMergeInputChains1_0,
/*4048*/              OPC_EmitInteger, MVT::i32, 0, 
/*4051*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4059*/            0, /*End of Scope*/
/*4060*/          /*Scope*/ 30, /*->4091*/
/*4061*/            OPC_CheckChild2Type, MVT::i64,
/*4063*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4065*/            OPC_CheckPredicate, 27, // Predicate_store
/*4067*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4069*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4071*/            OPC_EmitMergeInputChains1_0,
/*4072*/            OPC_EmitInteger, MVT::i1, 0, 
/*4075*/            OPC_EmitInteger, MVT::i1, 0, 
/*4078*/            OPC_EmitInteger, MVT::i1, 0, 
/*4081*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1, 0:i1)
/*4091*/          0, /*End of Scope*/
/*4092*/        /*Scope*/ 73, /*->4166*/
/*4093*/          OPC_CheckChild1Type, MVT::v4i32,
/*4095*/          OPC_RecordChild2, // #2 = $index_gpr
/*4096*/          OPC_Scope, 36, /*->4134*/ // 2 children in Scope
/*4098*/            OPC_CheckChild2Type, MVT::i32,
/*4100*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4102*/            OPC_CheckPredicate, 27, // Predicate_store
/*4104*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4106*/            OPC_Scope, 10, /*->4118*/ // 2 children in Scope
/*4108*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*4110*/              OPC_EmitMergeInputChains1_0,
/*4111*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4118*/            /*Scope*/ 14, /*->4133*/
/*4119*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4121*/              OPC_EmitMergeInputChains1_0,
/*4122*/              OPC_EmitInteger, MVT::i32, 0, 
/*4125*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4133*/            0, /*End of Scope*/
/*4134*/          /*Scope*/ 30, /*->4165*/
/*4135*/            OPC_CheckChild2Type, MVT::i64,
/*4137*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4139*/            OPC_CheckPredicate, 27, // Predicate_store
/*4141*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4143*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4145*/            OPC_EmitMergeInputChains1_0,
/*4146*/            OPC_EmitInteger, MVT::i1, 0, 
/*4149*/            OPC_EmitInteger, MVT::i1, 0, 
/*4152*/            OPC_EmitInteger, MVT::i1, 0, 
/*4155*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$addr, ?:v4i32:$data, 0:i1, 0:i1, 0:i1)
/*4165*/          0, /*End of Scope*/
/*4166*/        /*Scope*/ 65, /*->4232*/
/*4167*/          OPC_CheckChild1Type, MVT::i16,
/*4169*/          OPC_RecordChild2, // #2 = $addr
/*4170*/          OPC_CheckChild2Type, MVT::i64,
/*4172*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4174*/          OPC_Scope, 28, /*->4204*/ // 2 children in Scope
/*4176*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*4178*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4180*/            OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4182*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4184*/            OPC_EmitMergeInputChains1_0,
/*4185*/            OPC_EmitInteger, MVT::i1, 0, 
/*4188*/            OPC_EmitInteger, MVT::i1, 0, 
/*4191*/            OPC_EmitInteger, MVT::i1, 0, 
/*4194*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                    // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4204*/          /*Scope*/ 26, /*->4231*/
/*4205*/            OPC_CheckPredicate, 27, // Predicate_store
/*4207*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4209*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4211*/            OPC_EmitMergeInputChains1_0,
/*4212*/            OPC_EmitInteger, MVT::i1, 0, 
/*4215*/            OPC_EmitInteger, MVT::i1, 0, 
/*4218*/            OPC_EmitInteger, MVT::i1, 0, 
/*4221*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4231*/          0, /*End of Scope*/
/*4232*/        0, /*End of Scope*/
/*4233*/      0, /*End of Scope*/
/*4234*/    /*SwitchOpcode*/ 55|128,78|128,3/*59191*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->63430
/*4239*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*4240*/      OPC_Scope, 53|128,5/*693*/, /*->4936*/ // 100 children in Scope
/*4243*/        OPC_CheckChild1Integer, 21|128,47/*6037*/, 
/*4246*/        OPC_RecordChild2, // #1 = $rsrc
/*4247*/        OPC_CheckChild2Type, MVT::v4i32,
/*4249*/        OPC_Scope, 72, /*->4323*/ // 4 children in Scope
/*4251*/          OPC_MoveChild3,
/*4252*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4255*/          OPC_CheckType, MVT::i32,
/*4257*/          OPC_MoveParent,
/*4258*/          OPC_RecordChild4, // #2 = $soffset
/*4259*/          OPC_RecordChild5, // #3 = $offset
/*4260*/          OPC_MoveChild5,
/*4261*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4264*/          OPC_MoveParent,
/*4265*/          OPC_MoveChild6,
/*4266*/          OPC_CheckInteger, 0, 
/*4268*/          OPC_MoveParent,
/*4269*/          OPC_MoveChild7,
/*4270*/          OPC_CheckInteger, 0, 
/*4272*/          OPC_MoveParent,
/*4273*/          OPC_MoveChild, 8,
/*4275*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4278*/          OPC_RecordNode, // #4 = $glc
/*4279*/          OPC_MoveParent,
/*4280*/          OPC_MoveChild, 9,
/*4282*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4285*/          OPC_RecordNode, // #5 = $slc
/*4286*/          OPC_MoveParent,
/*4287*/          OPC_MoveChild, 10,
/*4289*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4292*/          OPC_RecordNode, // #6 = $tfe
/*4293*/          OPC_MoveParent,
/*4294*/          OPC_CheckType, MVT::i32,
/*4296*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4298*/          OPC_EmitMergeInputChains1_0,
/*4299*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4302*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4305*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4308*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4311*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6037:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4323*/        /*Scope*/ 76|128,1/*204*/, /*->4529*/
/*4325*/          OPC_RecordChild3, // #2 = $vaddr
/*4326*/          OPC_Scope, 2|128,1/*130*/, /*->4459*/ // 2 children in Scope
/*4329*/            OPC_CheckChild3Type, MVT::i32,
/*4331*/            OPC_RecordChild4, // #3 = $soffset
/*4332*/            OPC_RecordChild5, // #4 = $offset
/*4333*/            OPC_MoveChild5,
/*4334*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4337*/            OPC_MoveParent,
/*4338*/            OPC_MoveChild6,
/*4339*/            OPC_Scope, 58, /*->4399*/ // 2 children in Scope
/*4341*/              OPC_CheckInteger, 1, 
/*4343*/              OPC_MoveParent,
/*4344*/              OPC_MoveChild7,
/*4345*/              OPC_CheckInteger, 0, 
/*4347*/              OPC_MoveParent,
/*4348*/              OPC_MoveChild, 8,
/*4350*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4353*/              OPC_RecordNode, // #5 = $glc
/*4354*/              OPC_MoveParent,
/*4355*/              OPC_MoveChild, 9,
/*4357*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4360*/              OPC_RecordNode, // #6 = $slc
/*4361*/              OPC_MoveParent,
/*4362*/              OPC_MoveChild, 10,
/*4364*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4367*/              OPC_RecordNode, // #7 = $tfe
/*4368*/              OPC_MoveParent,
/*4369*/              OPC_CheckType, MVT::i32,
/*4371*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4373*/              OPC_EmitMergeInputChains1_0,
/*4374*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4377*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4380*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4383*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4386*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6037:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4399*/            /*Scope*/ 58, /*->4458*/
/*4400*/              OPC_CheckInteger, 0, 
/*4402*/              OPC_MoveParent,
/*4403*/              OPC_MoveChild7,
/*4404*/              OPC_CheckInteger, 1, 
/*4406*/              OPC_MoveParent,
/*4407*/              OPC_MoveChild, 8,
/*4409*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4412*/              OPC_RecordNode, // #5 = $glc
/*4413*/              OPC_MoveParent,
/*4414*/              OPC_MoveChild, 9,
/*4416*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4419*/              OPC_RecordNode, // #6 = $slc
/*4420*/              OPC_MoveParent,
/*4421*/              OPC_MoveChild, 10,
/*4423*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4426*/              OPC_RecordNode, // #7 = $tfe
/*4427*/              OPC_MoveParent,
/*4428*/              OPC_CheckType, MVT::i32,
/*4430*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4432*/              OPC_EmitMergeInputChains1_0,
/*4433*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4436*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4439*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4442*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4445*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6037:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4458*/            0, /*End of Scope*/
/*4459*/          /*Scope*/ 68, /*->4528*/
/*4460*/            OPC_CheckChild3Type, MVT::v2i32,
/*4462*/            OPC_RecordChild4, // #3 = $soffset
/*4463*/            OPC_RecordChild5, // #4 = $offset
/*4464*/            OPC_MoveChild5,
/*4465*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveChild6,
/*4470*/            OPC_CheckInteger, 1, 
/*4472*/            OPC_MoveParent,
/*4473*/            OPC_MoveChild7,
/*4474*/            OPC_CheckInteger, 1, 
/*4476*/            OPC_MoveParent,
/*4477*/            OPC_MoveChild, 8,
/*4479*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4482*/            OPC_RecordNode, // #5 = $glc
/*4483*/            OPC_MoveParent,
/*4484*/            OPC_MoveChild, 9,
/*4486*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4489*/            OPC_RecordNode, // #6 = $slc
/*4490*/            OPC_MoveParent,
/*4491*/            OPC_MoveChild, 10,
/*4493*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4496*/            OPC_RecordNode, // #7 = $tfe
/*4497*/            OPC_MoveParent,
/*4498*/            OPC_CheckType, MVT::i32,
/*4500*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4502*/            OPC_EmitMergeInputChains1_0,
/*4503*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4506*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4509*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4512*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4515*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6037:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4528*/          0, /*End of Scope*/
/*4529*/        /*Scope*/ 103, /*->4633*/
/*4530*/          OPC_MoveChild3,
/*4531*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4534*/          OPC_CheckType, MVT::i32,
/*4536*/          OPC_MoveParent,
/*4537*/          OPC_RecordChild4, // #2 = $soffset
/*4538*/          OPC_RecordChild5, // #3 = $offset
/*4539*/          OPC_MoveChild5,
/*4540*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4543*/          OPC_MoveParent,
/*4544*/          OPC_MoveChild6,
/*4545*/          OPC_CheckInteger, 0, 
/*4547*/          OPC_MoveParent,
/*4548*/          OPC_MoveChild7,
/*4549*/          OPC_CheckInteger, 0, 
/*4551*/          OPC_MoveParent,
/*4552*/          OPC_MoveChild, 8,
/*4554*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4557*/          OPC_RecordNode, // #4 = $glc
/*4558*/          OPC_MoveParent,
/*4559*/          OPC_MoveChild, 9,
/*4561*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4564*/          OPC_RecordNode, // #5 = $slc
/*4565*/          OPC_MoveParent,
/*4566*/          OPC_MoveChild, 10,
/*4568*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4571*/          OPC_RecordNode, // #6 = $tfe
/*4572*/          OPC_MoveParent,
/*4573*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->4603
/*4576*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4578*/            OPC_EmitMergeInputChains1_0,
/*4579*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4582*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4585*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4588*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4591*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6037:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4603*/          /*SwitchType*/ 27, MVT::v4i32,// ->4632
/*4605*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4607*/            OPC_EmitMergeInputChains1_0,
/*4608*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4611*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4614*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4617*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4620*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6037:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4632*/          0, // EndSwitchType
/*4633*/        /*Scope*/ 44|128,2/*300*/, /*->4935*/
/*4635*/          OPC_RecordChild3, // #2 = $vaddr
/*4636*/          OPC_Scope, 66|128,1/*194*/, /*->4833*/ // 2 children in Scope
/*4639*/            OPC_CheckChild3Type, MVT::i32,
/*4641*/            OPC_RecordChild4, // #3 = $soffset
/*4642*/            OPC_RecordChild5, // #4 = $offset
/*4643*/            OPC_MoveChild5,
/*4644*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4647*/            OPC_MoveParent,
/*4648*/            OPC_MoveChild6,
/*4649*/            OPC_Scope, 90, /*->4741*/ // 2 children in Scope
/*4651*/              OPC_CheckInteger, 1, 
/*4653*/              OPC_MoveParent,
/*4654*/              OPC_MoveChild7,
/*4655*/              OPC_CheckInteger, 0, 
/*4657*/              OPC_MoveParent,
/*4658*/              OPC_MoveChild, 8,
/*4660*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4663*/              OPC_RecordNode, // #5 = $glc
/*4664*/              OPC_MoveParent,
/*4665*/              OPC_MoveChild, 9,
/*4667*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4670*/              OPC_RecordNode, // #6 = $slc
/*4671*/              OPC_MoveParent,
/*4672*/              OPC_MoveChild, 10,
/*4674*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4677*/              OPC_RecordNode, // #7 = $tfe
/*4678*/              OPC_MoveParent,
/*4679*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4710
/*4682*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4684*/                OPC_EmitMergeInputChains1_0,
/*4685*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4688*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4691*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4694*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4697*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6037:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4710*/              /*SwitchType*/ 28, MVT::v4i32,// ->4740
/*4712*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4714*/                OPC_EmitMergeInputChains1_0,
/*4715*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4718*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4721*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4724*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4727*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6037:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4740*/              0, // EndSwitchType
/*4741*/            /*Scope*/ 90, /*->4832*/
/*4742*/              OPC_CheckInteger, 0, 
/*4744*/              OPC_MoveParent,
/*4745*/              OPC_MoveChild7,
/*4746*/              OPC_CheckInteger, 1, 
/*4748*/              OPC_MoveParent,
/*4749*/              OPC_MoveChild, 8,
/*4751*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4754*/              OPC_RecordNode, // #5 = $glc
/*4755*/              OPC_MoveParent,
/*4756*/              OPC_MoveChild, 9,
/*4758*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4761*/              OPC_RecordNode, // #6 = $slc
/*4762*/              OPC_MoveParent,
/*4763*/              OPC_MoveChild, 10,
/*4765*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4768*/              OPC_RecordNode, // #7 = $tfe
/*4769*/              OPC_MoveParent,
/*4770*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4801
/*4773*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4775*/                OPC_EmitMergeInputChains1_0,
/*4776*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4779*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4782*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4785*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4788*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6037:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4801*/              /*SwitchType*/ 28, MVT::v4i32,// ->4831
/*4803*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4805*/                OPC_EmitMergeInputChains1_0,
/*4806*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4809*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4812*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4815*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4818*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6037:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4831*/              0, // EndSwitchType
/*4832*/            0, /*End of Scope*/
/*4833*/          /*Scope*/ 100, /*->4934*/
/*4834*/            OPC_CheckChild3Type, MVT::v2i32,
/*4836*/            OPC_RecordChild4, // #3 = $soffset
/*4837*/            OPC_RecordChild5, // #4 = $offset
/*4838*/            OPC_MoveChild5,
/*4839*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4842*/            OPC_MoveParent,
/*4843*/            OPC_MoveChild6,
/*4844*/            OPC_CheckInteger, 1, 
/*4846*/            OPC_MoveParent,
/*4847*/            OPC_MoveChild7,
/*4848*/            OPC_CheckInteger, 1, 
/*4850*/            OPC_MoveParent,
/*4851*/            OPC_MoveChild, 8,
/*4853*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4856*/            OPC_RecordNode, // #5 = $glc
/*4857*/            OPC_MoveParent,
/*4858*/            OPC_MoveChild, 9,
/*4860*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4863*/            OPC_RecordNode, // #6 = $slc
/*4864*/            OPC_MoveParent,
/*4865*/            OPC_MoveChild, 10,
/*4867*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4870*/            OPC_RecordNode, // #7 = $tfe
/*4871*/            OPC_MoveParent,
/*4872*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4903
/*4875*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4877*/              OPC_EmitMergeInputChains1_0,
/*4878*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4881*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4884*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4887*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4890*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6037:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4903*/            /*SwitchType*/ 28, MVT::v4i32,// ->4933
/*4905*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4907*/              OPC_EmitMergeInputChains1_0,
/*4908*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4911*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4914*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4917*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4920*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6037:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4933*/            0, // EndSwitchType
/*4934*/          0, /*End of Scope*/
/*4935*/        0, /*End of Scope*/
/*4936*/      /*Scope*/ 17|128,1/*145*/, /*->5083*/
/*4938*/        OPC_CheckChild1Integer, 87|128,2/*343*/, 
/*4941*/        OPC_RecordChild2, // #1 = $vdata_in
/*4942*/        OPC_RecordChild3, // #2 = $rsrc
/*4943*/        OPC_Scope, 58, /*->5003*/ // 2 children in Scope
/*4945*/          OPC_CheckChild4Integer, 0, 
/*4947*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4948*/          OPC_RecordChild6, // #4 = $slc
/*4949*/          OPC_MoveChild6,
/*4950*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4953*/          OPC_MoveParent,
/*4954*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4956*/          OPC_Scope, 22, /*->4980*/ // 2 children in Scope
/*4958*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4961*/            OPC_EmitMergeInputChains1_0,
/*4962*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4965*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4968*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4980*/          /*Scope*/ 21, /*->5002*/
/*4981*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4984*/            OPC_EmitMergeInputChains1_0,
/*4985*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4988*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4991*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5002*/          0, /*End of Scope*/
/*5003*/        /*Scope*/ 78, /*->5082*/
/*5004*/          OPC_RecordChild4, // #3 = $vindex
/*5005*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5006*/          OPC_RecordChild6, // #5 = $slc
/*5007*/          OPC_MoveChild6,
/*5008*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5011*/          OPC_MoveParent,
/*5012*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5014*/          OPC_Scope, 42, /*->5058*/ // 2 children in Scope
/*5016*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5019*/            OPC_EmitMergeInputChains1_0,
/*5020*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5023*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5026*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5029*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5040*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5043*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5046*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5058*/          /*Scope*/ 22, /*->5081*/
/*5059*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5062*/            OPC_EmitMergeInputChains1_0,
/*5063*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5066*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5069*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5081*/          0, /*End of Scope*/
/*5082*/        0, /*End of Scope*/
/*5083*/      /*Scope*/ 17|128,1/*145*/, /*->5230*/
/*5085*/        OPC_CheckChild1Integer, 80|128,2/*336*/, 
/*5088*/        OPC_RecordChild2, // #1 = $vdata_in
/*5089*/        OPC_RecordChild3, // #2 = $rsrc
/*5090*/        OPC_Scope, 58, /*->5150*/ // 2 children in Scope
/*5092*/          OPC_CheckChild4Integer, 0, 
/*5094*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5095*/          OPC_RecordChild6, // #4 = $slc
/*5096*/          OPC_MoveChild6,
/*5097*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5100*/          OPC_MoveParent,
/*5101*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5103*/          OPC_Scope, 22, /*->5127*/ // 2 children in Scope
/*5105*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5108*/            OPC_EmitMergeInputChains1_0,
/*5109*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5112*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5115*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5127*/          /*Scope*/ 21, /*->5149*/
/*5128*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5131*/            OPC_EmitMergeInputChains1_0,
/*5132*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5135*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5138*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5149*/          0, /*End of Scope*/
/*5150*/        /*Scope*/ 78, /*->5229*/
/*5151*/          OPC_RecordChild4, // #3 = $vindex
/*5152*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5153*/          OPC_RecordChild6, // #5 = $slc
/*5154*/          OPC_MoveChild6,
/*5155*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5158*/          OPC_MoveParent,
/*5159*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5161*/          OPC_Scope, 42, /*->5205*/ // 2 children in Scope
/*5163*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5166*/            OPC_EmitMergeInputChains1_0,
/*5167*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5170*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5173*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5176*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5187*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5190*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5193*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5205*/          /*Scope*/ 22, /*->5228*/
/*5206*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5209*/            OPC_EmitMergeInputChains1_0,
/*5210*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5213*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5216*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5228*/          0, /*End of Scope*/
/*5229*/        0, /*End of Scope*/
/*5230*/      /*Scope*/ 17|128,1/*145*/, /*->5377*/
/*5232*/        OPC_CheckChild1Integer, 86|128,2/*342*/, 
/*5235*/        OPC_RecordChild2, // #1 = $vdata_in
/*5236*/        OPC_RecordChild3, // #2 = $rsrc
/*5237*/        OPC_Scope, 58, /*->5297*/ // 2 children in Scope
/*5239*/          OPC_CheckChild4Integer, 0, 
/*5241*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5242*/          OPC_RecordChild6, // #4 = $slc
/*5243*/          OPC_MoveChild6,
/*5244*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5247*/          OPC_MoveParent,
/*5248*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5250*/          OPC_Scope, 22, /*->5274*/ // 2 children in Scope
/*5252*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5255*/            OPC_EmitMergeInputChains1_0,
/*5256*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5259*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5262*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5274*/          /*Scope*/ 21, /*->5296*/
/*5275*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5278*/            OPC_EmitMergeInputChains1_0,
/*5279*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5282*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5285*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5296*/          0, /*End of Scope*/
/*5297*/        /*Scope*/ 78, /*->5376*/
/*5298*/          OPC_RecordChild4, // #3 = $vindex
/*5299*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5300*/          OPC_RecordChild6, // #5 = $slc
/*5301*/          OPC_MoveChild6,
/*5302*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5305*/          OPC_MoveParent,
/*5306*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5308*/          OPC_Scope, 42, /*->5352*/ // 2 children in Scope
/*5310*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5313*/            OPC_EmitMergeInputChains1_0,
/*5314*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5317*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5320*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5323*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5334*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5337*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5340*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5352*/          /*Scope*/ 22, /*->5375*/
/*5353*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5356*/            OPC_EmitMergeInputChains1_0,
/*5357*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5360*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5363*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5375*/          0, /*End of Scope*/
/*5376*/        0, /*End of Scope*/
/*5377*/      /*Scope*/ 17|128,1/*145*/, /*->5524*/
/*5379*/        OPC_CheckChild1Integer, 85|128,2/*341*/, 
/*5382*/        OPC_RecordChild2, // #1 = $vdata_in
/*5383*/        OPC_RecordChild3, // #2 = $rsrc
/*5384*/        OPC_Scope, 58, /*->5444*/ // 2 children in Scope
/*5386*/          OPC_CheckChild4Integer, 0, 
/*5388*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5389*/          OPC_RecordChild6, // #4 = $slc
/*5390*/          OPC_MoveChild6,
/*5391*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5394*/          OPC_MoveParent,
/*5395*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5397*/          OPC_Scope, 22, /*->5421*/ // 2 children in Scope
/*5399*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5402*/            OPC_EmitMergeInputChains1_0,
/*5403*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5406*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5409*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5421*/          /*Scope*/ 21, /*->5443*/
/*5422*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5425*/            OPC_EmitMergeInputChains1_0,
/*5426*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5429*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5432*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5443*/          0, /*End of Scope*/
/*5444*/        /*Scope*/ 78, /*->5523*/
/*5445*/          OPC_RecordChild4, // #3 = $vindex
/*5446*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5447*/          OPC_RecordChild6, // #5 = $slc
/*5448*/          OPC_MoveChild6,
/*5449*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5452*/          OPC_MoveParent,
/*5453*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5455*/          OPC_Scope, 42, /*->5499*/ // 2 children in Scope
/*5457*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5460*/            OPC_EmitMergeInputChains1_0,
/*5461*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5464*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5467*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5470*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5481*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5484*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5487*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5499*/          /*Scope*/ 22, /*->5522*/
/*5500*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5503*/            OPC_EmitMergeInputChains1_0,
/*5504*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5507*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5510*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5522*/          0, /*End of Scope*/
/*5523*/        0, /*End of Scope*/
/*5524*/      /*Scope*/ 17|128,1/*145*/, /*->5671*/
/*5526*/        OPC_CheckChild1Integer, 89|128,2/*345*/, 
/*5529*/        OPC_RecordChild2, // #1 = $vdata_in
/*5530*/        OPC_RecordChild3, // #2 = $rsrc
/*5531*/        OPC_Scope, 58, /*->5591*/ // 2 children in Scope
/*5533*/          OPC_CheckChild4Integer, 0, 
/*5535*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5536*/          OPC_RecordChild6, // #4 = $slc
/*5537*/          OPC_MoveChild6,
/*5538*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5541*/          OPC_MoveParent,
/*5542*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5544*/          OPC_Scope, 22, /*->5568*/ // 2 children in Scope
/*5546*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5549*/            OPC_EmitMergeInputChains1_0,
/*5550*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5553*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5556*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 345:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5568*/          /*Scope*/ 21, /*->5590*/
/*5569*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5572*/            OPC_EmitMergeInputChains1_0,
/*5573*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5576*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5579*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 345:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5590*/          0, /*End of Scope*/
/*5591*/        /*Scope*/ 78, /*->5670*/
/*5592*/          OPC_RecordChild4, // #3 = $vindex
/*5593*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5594*/          OPC_RecordChild6, // #5 = $slc
/*5595*/          OPC_MoveChild6,
/*5596*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5599*/          OPC_MoveParent,
/*5600*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5602*/          OPC_Scope, 42, /*->5646*/ // 2 children in Scope
/*5604*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5607*/            OPC_EmitMergeInputChains1_0,
/*5608*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5611*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5614*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5617*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5628*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5631*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5634*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 345:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5646*/          /*Scope*/ 22, /*->5669*/
/*5647*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5650*/            OPC_EmitMergeInputChains1_0,
/*5651*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5654*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5657*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 345:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5669*/          0, /*End of Scope*/
/*5670*/        0, /*End of Scope*/
/*5671*/      /*Scope*/ 17|128,1/*145*/, /*->5818*/
/*5673*/        OPC_CheckChild1Integer, 84|128,2/*340*/, 
/*5676*/        OPC_RecordChild2, // #1 = $vdata_in
/*5677*/        OPC_RecordChild3, // #2 = $rsrc
/*5678*/        OPC_Scope, 58, /*->5738*/ // 2 children in Scope
/*5680*/          OPC_CheckChild4Integer, 0, 
/*5682*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5683*/          OPC_RecordChild6, // #4 = $slc
/*5684*/          OPC_MoveChild6,
/*5685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5688*/          OPC_MoveParent,
/*5689*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5691*/          OPC_Scope, 22, /*->5715*/ // 2 children in Scope
/*5693*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5696*/            OPC_EmitMergeInputChains1_0,
/*5697*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5700*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5703*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5715*/          /*Scope*/ 21, /*->5737*/
/*5716*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5719*/            OPC_EmitMergeInputChains1_0,
/*5720*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5723*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5726*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5737*/          0, /*End of Scope*/
/*5738*/        /*Scope*/ 78, /*->5817*/
/*5739*/          OPC_RecordChild4, // #3 = $vindex
/*5740*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5741*/          OPC_RecordChild6, // #5 = $slc
/*5742*/          OPC_MoveChild6,
/*5743*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5746*/          OPC_MoveParent,
/*5747*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5749*/          OPC_Scope, 42, /*->5793*/ // 2 children in Scope
/*5751*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5754*/            OPC_EmitMergeInputChains1_0,
/*5755*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5758*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5761*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5764*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5775*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5778*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5781*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5793*/          /*Scope*/ 22, /*->5816*/
/*5794*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5797*/            OPC_EmitMergeInputChains1_0,
/*5798*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5801*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5804*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5816*/          0, /*End of Scope*/
/*5817*/        0, /*End of Scope*/
/*5818*/      /*Scope*/ 17|128,1/*145*/, /*->5965*/
/*5820*/        OPC_CheckChild1Integer, 88|128,2/*344*/, 
/*5823*/        OPC_RecordChild2, // #1 = $vdata_in
/*5824*/        OPC_RecordChild3, // #2 = $rsrc
/*5825*/        OPC_Scope, 58, /*->5885*/ // 2 children in Scope
/*5827*/          OPC_CheckChild4Integer, 0, 
/*5829*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5830*/          OPC_RecordChild6, // #4 = $slc
/*5831*/          OPC_MoveChild6,
/*5832*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5835*/          OPC_MoveParent,
/*5836*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5838*/          OPC_Scope, 22, /*->5862*/ // 2 children in Scope
/*5840*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5843*/            OPC_EmitMergeInputChains1_0,
/*5844*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5847*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5850*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5862*/          /*Scope*/ 21, /*->5884*/
/*5863*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5866*/            OPC_EmitMergeInputChains1_0,
/*5867*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5870*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5873*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5884*/          0, /*End of Scope*/
/*5885*/        /*Scope*/ 78, /*->5964*/
/*5886*/          OPC_RecordChild4, // #3 = $vindex
/*5887*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5888*/          OPC_RecordChild6, // #5 = $slc
/*5889*/          OPC_MoveChild6,
/*5890*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5893*/          OPC_MoveParent,
/*5894*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5896*/          OPC_Scope, 42, /*->5940*/ // 2 children in Scope
/*5898*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5901*/            OPC_EmitMergeInputChains1_0,
/*5902*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5905*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5908*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5911*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5922*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5925*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5928*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5940*/          /*Scope*/ 22, /*->5963*/
/*5941*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5944*/            OPC_EmitMergeInputChains1_0,
/*5945*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5948*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5951*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5963*/          0, /*End of Scope*/
/*5964*/        0, /*End of Scope*/
/*5965*/      /*Scope*/ 17|128,1/*145*/, /*->6112*/
/*5967*/        OPC_CheckChild1Integer, 81|128,2/*337*/, 
/*5970*/        OPC_RecordChild2, // #1 = $vdata_in
/*5971*/        OPC_RecordChild3, // #2 = $rsrc
/*5972*/        OPC_Scope, 58, /*->6032*/ // 2 children in Scope
/*5974*/          OPC_CheckChild4Integer, 0, 
/*5976*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5977*/          OPC_RecordChild6, // #4 = $slc
/*5978*/          OPC_MoveChild6,
/*5979*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5982*/          OPC_MoveParent,
/*5983*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5985*/          OPC_Scope, 22, /*->6009*/ // 2 children in Scope
/*5987*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5990*/            OPC_EmitMergeInputChains1_0,
/*5991*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5994*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5997*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6009*/          /*Scope*/ 21, /*->6031*/
/*6010*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6013*/            OPC_EmitMergeInputChains1_0,
/*6014*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6017*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6020*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6031*/          0, /*End of Scope*/
/*6032*/        /*Scope*/ 78, /*->6111*/
/*6033*/          OPC_RecordChild4, // #3 = $vindex
/*6034*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6035*/          OPC_RecordChild6, // #5 = $slc
/*6036*/          OPC_MoveChild6,
/*6037*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6040*/          OPC_MoveParent,
/*6041*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6043*/          OPC_Scope, 42, /*->6087*/ // 2 children in Scope
/*6045*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6048*/            OPC_EmitMergeInputChains1_0,
/*6049*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6052*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6055*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6058*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6069*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6072*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6075*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6087*/          /*Scope*/ 22, /*->6110*/
/*6088*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6091*/            OPC_EmitMergeInputChains1_0,
/*6092*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6095*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6098*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6110*/          0, /*End of Scope*/
/*6111*/        0, /*End of Scope*/
/*6112*/      /*Scope*/ 17|128,1/*145*/, /*->6259*/
/*6114*/        OPC_CheckChild1Integer, 83|128,2/*339*/, 
/*6117*/        OPC_RecordChild2, // #1 = $vdata_in
/*6118*/        OPC_RecordChild3, // #2 = $rsrc
/*6119*/        OPC_Scope, 58, /*->6179*/ // 2 children in Scope
/*6121*/          OPC_CheckChild4Integer, 0, 
/*6123*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6124*/          OPC_RecordChild6, // #4 = $slc
/*6125*/          OPC_MoveChild6,
/*6126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6129*/          OPC_MoveParent,
/*6130*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6132*/          OPC_Scope, 22, /*->6156*/ // 2 children in Scope
/*6134*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6137*/            OPC_EmitMergeInputChains1_0,
/*6138*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6141*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6144*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6156*/          /*Scope*/ 21, /*->6178*/
/*6157*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6160*/            OPC_EmitMergeInputChains1_0,
/*6161*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6164*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6167*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6178*/          0, /*End of Scope*/
/*6179*/        /*Scope*/ 78, /*->6258*/
/*6180*/          OPC_RecordChild4, // #3 = $vindex
/*6181*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6182*/          OPC_RecordChild6, // #5 = $slc
/*6183*/          OPC_MoveChild6,
/*6184*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6187*/          OPC_MoveParent,
/*6188*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6190*/          OPC_Scope, 42, /*->6234*/ // 2 children in Scope
/*6192*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6195*/            OPC_EmitMergeInputChains1_0,
/*6196*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6199*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6202*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6205*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6216*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6219*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6222*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6234*/          /*Scope*/ 22, /*->6257*/
/*6235*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6238*/            OPC_EmitMergeInputChains1_0,
/*6239*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6242*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6245*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6257*/          0, /*End of Scope*/
/*6258*/        0, /*End of Scope*/
/*6259*/      /*Scope*/ 17|128,1/*145*/, /*->6406*/
/*6261*/        OPC_CheckChild1Integer, 90|128,2/*346*/, 
/*6264*/        OPC_RecordChild2, // #1 = $vdata_in
/*6265*/        OPC_RecordChild3, // #2 = $rsrc
/*6266*/        OPC_Scope, 58, /*->6326*/ // 2 children in Scope
/*6268*/          OPC_CheckChild4Integer, 0, 
/*6270*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6271*/          OPC_RecordChild6, // #4 = $slc
/*6272*/          OPC_MoveChild6,
/*6273*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6276*/          OPC_MoveParent,
/*6277*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6279*/          OPC_Scope, 22, /*->6303*/ // 2 children in Scope
/*6281*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6284*/            OPC_EmitMergeInputChains1_0,
/*6285*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6288*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6291*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 346:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6303*/          /*Scope*/ 21, /*->6325*/
/*6304*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6307*/            OPC_EmitMergeInputChains1_0,
/*6308*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6311*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6314*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 346:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6325*/          0, /*End of Scope*/
/*6326*/        /*Scope*/ 78, /*->6405*/
/*6327*/          OPC_RecordChild4, // #3 = $vindex
/*6328*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6329*/          OPC_RecordChild6, // #5 = $slc
/*6330*/          OPC_MoveChild6,
/*6331*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6334*/          OPC_MoveParent,
/*6335*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6337*/          OPC_Scope, 42, /*->6381*/ // 2 children in Scope
/*6339*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6342*/            OPC_EmitMergeInputChains1_0,
/*6343*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6346*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6349*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6352*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6363*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6366*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6369*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 346:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6381*/          /*Scope*/ 22, /*->6404*/
/*6382*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6385*/            OPC_EmitMergeInputChains1_0,
/*6386*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6389*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6392*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 346:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6404*/          0, /*End of Scope*/
/*6405*/        0, /*End of Scope*/
/*6406*/      /*Scope*/ 17|128,2/*273*/, /*->6681*/
/*6408*/        OPC_CheckChild1Integer, 82|128,2/*338*/, 
/*6411*/        OPC_RecordChild2, // #1 = $data
/*6412*/        OPC_RecordChild3, // #2 = $cmp
/*6413*/        OPC_RecordChild4, // #3 = $rsrc
/*6414*/        OPC_Scope, 122, /*->6538*/ // 2 children in Scope
/*6416*/          OPC_MoveChild5,
/*6417*/          OPC_CheckInteger, 0, 
/*6419*/          OPC_MoveParent,
/*6420*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6421*/          OPC_RecordChild7, // #5 = $slc
/*6422*/          OPC_MoveChild7,
/*6423*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6426*/          OPC_MoveParent,
/*6427*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6429*/          OPC_Scope, 53, /*->6484*/ // 2 children in Scope
/*6431*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6434*/            OPC_EmitMergeInputChains1_0,
/*6435*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6438*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6441*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6444*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6455*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6458*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6461*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*6473*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6476*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6484*/          /*Scope*/ 52, /*->6537*/
/*6485*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6488*/            OPC_EmitMergeInputChains1_0,
/*6489*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6492*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6495*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6498*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*6509*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6512*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6515*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*6526*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6529*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6537*/          0, /*End of Scope*/
/*6538*/        /*Scope*/ 12|128,1/*140*/, /*->6680*/
/*6540*/          OPC_RecordChild5, // #4 = $vindex
/*6541*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6542*/          OPC_RecordChild7, // #6 = $slc
/*6543*/          OPC_MoveChild7,
/*6544*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6547*/          OPC_MoveParent,
/*6548*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6550*/          OPC_Scope, 73, /*->6625*/ // 2 children in Scope
/*6552*/            OPC_CheckComplexPat, /*CP*/9, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*6555*/            OPC_EmitMergeInputChains1_0,
/*6556*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6559*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6562*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6565*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*6576*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6579*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6582*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6585*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*6596*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6599*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6602*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*6614*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6617*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6625*/          /*Scope*/ 53, /*->6679*/
/*6626*/            OPC_CheckComplexPat, /*CP*/10, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*6629*/            OPC_EmitMergeInputChains1_0,
/*6630*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6633*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6636*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6639*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6650*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6653*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6656*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*6668*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6671*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6679*/          0, /*End of Scope*/
/*6680*/        0, /*End of Scope*/
/*6681*/      /*Scope*/ 71|128,1/*199*/, /*->6882*/
/*6683*/        OPC_CheckChild1Integer, 1|128,3/*385*/, 
/*6686*/        OPC_RecordChild2, // #1 = $vdata
/*6687*/        OPC_RecordChild3, // #2 = $addr
/*6688*/        OPC_Scope, 63, /*->6753*/ // 3 children in Scope
/*6690*/          OPC_CheckChild3Type, MVT::i32,
/*6692*/          OPC_RecordChild4, // #3 = $rsrc
/*6693*/          OPC_RecordChild5, // #4 = $r128
/*6694*/          OPC_MoveChild5,
/*6695*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6698*/          OPC_MoveParent,
/*6699*/          OPC_RecordChild6, // #5 = $da
/*6700*/          OPC_MoveChild6,
/*6701*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6704*/          OPC_MoveParent,
/*6705*/          OPC_RecordChild7, // #6 = $slc
/*6706*/          OPC_MoveChild7,
/*6707*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6710*/          OPC_MoveParent,
/*6711*/          OPC_EmitMergeInputChains1_0,
/*6712*/          OPC_EmitInteger, MVT::i16, 1, 
/*6715*/          OPC_EmitInteger, MVT::i1, 1, 
/*6718*/          OPC_EmitInteger, MVT::i1, 1, 
/*6721*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6724*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6727*/          OPC_EmitInteger, MVT::i1, 0, 
/*6730*/          OPC_EmitInteger, MVT::i1, 0, 
/*6733*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6736*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6753*/        /*Scope*/ 63, /*->6817*/
/*6754*/          OPC_CheckChild3Type, MVT::v2i32,
/*6756*/          OPC_RecordChild4, // #3 = $rsrc
/*6757*/          OPC_RecordChild5, // #4 = $r128
/*6758*/          OPC_MoveChild5,
/*6759*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6762*/          OPC_MoveParent,
/*6763*/          OPC_RecordChild6, // #5 = $da
/*6764*/          OPC_MoveChild6,
/*6765*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6768*/          OPC_MoveParent,
/*6769*/          OPC_RecordChild7, // #6 = $slc
/*6770*/          OPC_MoveChild7,
/*6771*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6774*/          OPC_MoveParent,
/*6775*/          OPC_EmitMergeInputChains1_0,
/*6776*/          OPC_EmitInteger, MVT::i16, 1, 
/*6779*/          OPC_EmitInteger, MVT::i1, 1, 
/*6782*/          OPC_EmitInteger, MVT::i1, 1, 
/*6785*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6788*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6791*/          OPC_EmitInteger, MVT::i1, 0, 
/*6794*/          OPC_EmitInteger, MVT::i1, 0, 
/*6797*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6800*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6817*/        /*Scope*/ 63, /*->6881*/
/*6818*/          OPC_CheckChild3Type, MVT::v4i32,
/*6820*/          OPC_RecordChild4, // #3 = $rsrc
/*6821*/          OPC_RecordChild5, // #4 = $r128
/*6822*/          OPC_MoveChild5,
/*6823*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6826*/          OPC_MoveParent,
/*6827*/          OPC_RecordChild6, // #5 = $da
/*6828*/          OPC_MoveChild6,
/*6829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6832*/          OPC_MoveParent,
/*6833*/          OPC_RecordChild7, // #6 = $slc
/*6834*/          OPC_MoveChild7,
/*6835*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6838*/          OPC_MoveParent,
/*6839*/          OPC_EmitMergeInputChains1_0,
/*6840*/          OPC_EmitInteger, MVT::i16, 1, 
/*6843*/          OPC_EmitInteger, MVT::i1, 1, 
/*6846*/          OPC_EmitInteger, MVT::i1, 1, 
/*6849*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6852*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6855*/          OPC_EmitInteger, MVT::i1, 0, 
/*6858*/          OPC_EmitInteger, MVT::i1, 0, 
/*6861*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6864*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6881*/        0, /*End of Scope*/
/*6882*/      /*Scope*/ 71|128,1/*199*/, /*->7083*/
/*6884*/        OPC_CheckChild1Integer, 120|128,2/*376*/, 
/*6887*/        OPC_RecordChild2, // #1 = $vdata
/*6888*/        OPC_RecordChild3, // #2 = $addr
/*6889*/        OPC_Scope, 63, /*->6954*/ // 3 children in Scope
/*6891*/          OPC_CheckChild3Type, MVT::i32,
/*6893*/          OPC_RecordChild4, // #3 = $rsrc
/*6894*/          OPC_RecordChild5, // #4 = $r128
/*6895*/          OPC_MoveChild5,
/*6896*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6899*/          OPC_MoveParent,
/*6900*/          OPC_RecordChild6, // #5 = $da
/*6901*/          OPC_MoveChild6,
/*6902*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6905*/          OPC_MoveParent,
/*6906*/          OPC_RecordChild7, // #6 = $slc
/*6907*/          OPC_MoveChild7,
/*6908*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6911*/          OPC_MoveParent,
/*6912*/          OPC_EmitMergeInputChains1_0,
/*6913*/          OPC_EmitInteger, MVT::i16, 1, 
/*6916*/          OPC_EmitInteger, MVT::i1, 1, 
/*6919*/          OPC_EmitInteger, MVT::i1, 1, 
/*6922*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6925*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6928*/          OPC_EmitInteger, MVT::i1, 0, 
/*6931*/          OPC_EmitInteger, MVT::i1, 0, 
/*6934*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6937*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 376:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6954*/        /*Scope*/ 63, /*->7018*/
/*6955*/          OPC_CheckChild3Type, MVT::v2i32,
/*6957*/          OPC_RecordChild4, // #3 = $rsrc
/*6958*/          OPC_RecordChild5, // #4 = $r128
/*6959*/          OPC_MoveChild5,
/*6960*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6963*/          OPC_MoveParent,
/*6964*/          OPC_RecordChild6, // #5 = $da
/*6965*/          OPC_MoveChild6,
/*6966*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6969*/          OPC_MoveParent,
/*6970*/          OPC_RecordChild7, // #6 = $slc
/*6971*/          OPC_MoveChild7,
/*6972*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6975*/          OPC_MoveParent,
/*6976*/          OPC_EmitMergeInputChains1_0,
/*6977*/          OPC_EmitInteger, MVT::i16, 1, 
/*6980*/          OPC_EmitInteger, MVT::i1, 1, 
/*6983*/          OPC_EmitInteger, MVT::i1, 1, 
/*6986*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6989*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6992*/          OPC_EmitInteger, MVT::i1, 0, 
/*6995*/          OPC_EmitInteger, MVT::i1, 0, 
/*6998*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7001*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 376:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7018*/        /*Scope*/ 63, /*->7082*/
/*7019*/          OPC_CheckChild3Type, MVT::v4i32,
/*7021*/          OPC_RecordChild4, // #3 = $rsrc
/*7022*/          OPC_RecordChild5, // #4 = $r128
/*7023*/          OPC_MoveChild5,
/*7024*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7027*/          OPC_MoveParent,
/*7028*/          OPC_RecordChild6, // #5 = $da
/*7029*/          OPC_MoveChild6,
/*7030*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7033*/          OPC_MoveParent,
/*7034*/          OPC_RecordChild7, // #6 = $slc
/*7035*/          OPC_MoveChild7,
/*7036*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7039*/          OPC_MoveParent,
/*7040*/          OPC_EmitMergeInputChains1_0,
/*7041*/          OPC_EmitInteger, MVT::i16, 1, 
/*7044*/          OPC_EmitInteger, MVT::i1, 1, 
/*7047*/          OPC_EmitInteger, MVT::i1, 1, 
/*7050*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7053*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7056*/          OPC_EmitInteger, MVT::i1, 0, 
/*7059*/          OPC_EmitInteger, MVT::i1, 0, 
/*7062*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7065*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 376:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7082*/        0, /*End of Scope*/
/*7083*/      /*Scope*/ 71|128,1/*199*/, /*->7284*/
/*7085*/        OPC_CheckChild1Integer, 0|128,3/*384*/, 
/*7088*/        OPC_RecordChild2, // #1 = $vdata
/*7089*/        OPC_RecordChild3, // #2 = $addr
/*7090*/        OPC_Scope, 63, /*->7155*/ // 3 children in Scope
/*7092*/          OPC_CheckChild3Type, MVT::i32,
/*7094*/          OPC_RecordChild4, // #3 = $rsrc
/*7095*/          OPC_RecordChild5, // #4 = $r128
/*7096*/          OPC_MoveChild5,
/*7097*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7100*/          OPC_MoveParent,
/*7101*/          OPC_RecordChild6, // #5 = $da
/*7102*/          OPC_MoveChild6,
/*7103*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7106*/          OPC_MoveParent,
/*7107*/          OPC_RecordChild7, // #6 = $slc
/*7108*/          OPC_MoveChild7,
/*7109*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7112*/          OPC_MoveParent,
/*7113*/          OPC_EmitMergeInputChains1_0,
/*7114*/          OPC_EmitInteger, MVT::i16, 1, 
/*7117*/          OPC_EmitInteger, MVT::i1, 1, 
/*7120*/          OPC_EmitInteger, MVT::i1, 1, 
/*7123*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7126*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7129*/          OPC_EmitInteger, MVT::i1, 0, 
/*7132*/          OPC_EmitInteger, MVT::i1, 0, 
/*7135*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7138*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7155*/        /*Scope*/ 63, /*->7219*/
/*7156*/          OPC_CheckChild3Type, MVT::v2i32,
/*7158*/          OPC_RecordChild4, // #3 = $rsrc
/*7159*/          OPC_RecordChild5, // #4 = $r128
/*7160*/          OPC_MoveChild5,
/*7161*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7164*/          OPC_MoveParent,
/*7165*/          OPC_RecordChild6, // #5 = $da
/*7166*/          OPC_MoveChild6,
/*7167*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7170*/          OPC_MoveParent,
/*7171*/          OPC_RecordChild7, // #6 = $slc
/*7172*/          OPC_MoveChild7,
/*7173*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7176*/          OPC_MoveParent,
/*7177*/          OPC_EmitMergeInputChains1_0,
/*7178*/          OPC_EmitInteger, MVT::i16, 1, 
/*7181*/          OPC_EmitInteger, MVT::i1, 1, 
/*7184*/          OPC_EmitInteger, MVT::i1, 1, 
/*7187*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7190*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7193*/          OPC_EmitInteger, MVT::i1, 0, 
/*7196*/          OPC_EmitInteger, MVT::i1, 0, 
/*7199*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7202*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7219*/        /*Scope*/ 63, /*->7283*/
/*7220*/          OPC_CheckChild3Type, MVT::v4i32,
/*7222*/          OPC_RecordChild4, // #3 = $rsrc
/*7223*/          OPC_RecordChild5, // #4 = $r128
/*7224*/          OPC_MoveChild5,
/*7225*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7228*/          OPC_MoveParent,
/*7229*/          OPC_RecordChild6, // #5 = $da
/*7230*/          OPC_MoveChild6,
/*7231*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7234*/          OPC_MoveParent,
/*7235*/          OPC_RecordChild7, // #6 = $slc
/*7236*/          OPC_MoveChild7,
/*7237*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7240*/          OPC_MoveParent,
/*7241*/          OPC_EmitMergeInputChains1_0,
/*7242*/          OPC_EmitInteger, MVT::i16, 1, 
/*7245*/          OPC_EmitInteger, MVT::i1, 1, 
/*7248*/          OPC_EmitInteger, MVT::i1, 1, 
/*7251*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7254*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7257*/          OPC_EmitInteger, MVT::i1, 0, 
/*7260*/          OPC_EmitInteger, MVT::i1, 0, 
/*7263*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7266*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7283*/        0, /*End of Scope*/
/*7284*/      /*Scope*/ 71|128,1/*199*/, /*->7485*/
/*7286*/        OPC_CheckChild1Integer, 127|128,2/*383*/, 
/*7289*/        OPC_RecordChild2, // #1 = $vdata
/*7290*/        OPC_RecordChild3, // #2 = $addr
/*7291*/        OPC_Scope, 63, /*->7356*/ // 3 children in Scope
/*7293*/          OPC_CheckChild3Type, MVT::i32,
/*7295*/          OPC_RecordChild4, // #3 = $rsrc
/*7296*/          OPC_RecordChild5, // #4 = $r128
/*7297*/          OPC_MoveChild5,
/*7298*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7301*/          OPC_MoveParent,
/*7302*/          OPC_RecordChild6, // #5 = $da
/*7303*/          OPC_MoveChild6,
/*7304*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7307*/          OPC_MoveParent,
/*7308*/          OPC_RecordChild7, // #6 = $slc
/*7309*/          OPC_MoveChild7,
/*7310*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7313*/          OPC_MoveParent,
/*7314*/          OPC_EmitMergeInputChains1_0,
/*7315*/          OPC_EmitInteger, MVT::i16, 1, 
/*7318*/          OPC_EmitInteger, MVT::i1, 1, 
/*7321*/          OPC_EmitInteger, MVT::i1, 1, 
/*7324*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7327*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7330*/          OPC_EmitInteger, MVT::i1, 0, 
/*7333*/          OPC_EmitInteger, MVT::i1, 0, 
/*7336*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7339*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 383:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7356*/        /*Scope*/ 63, /*->7420*/
/*7357*/          OPC_CheckChild3Type, MVT::v2i32,
/*7359*/          OPC_RecordChild4, // #3 = $rsrc
/*7360*/          OPC_RecordChild5, // #4 = $r128
/*7361*/          OPC_MoveChild5,
/*7362*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7365*/          OPC_MoveParent,
/*7366*/          OPC_RecordChild6, // #5 = $da
/*7367*/          OPC_MoveChild6,
/*7368*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7371*/          OPC_MoveParent,
/*7372*/          OPC_RecordChild7, // #6 = $slc
/*7373*/          OPC_MoveChild7,
/*7374*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7377*/          OPC_MoveParent,
/*7378*/          OPC_EmitMergeInputChains1_0,
/*7379*/          OPC_EmitInteger, MVT::i16, 1, 
/*7382*/          OPC_EmitInteger, MVT::i1, 1, 
/*7385*/          OPC_EmitInteger, MVT::i1, 1, 
/*7388*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7391*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7394*/          OPC_EmitInteger, MVT::i1, 0, 
/*7397*/          OPC_EmitInteger, MVT::i1, 0, 
/*7400*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7403*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 383:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7420*/        /*Scope*/ 63, /*->7484*/
/*7421*/          OPC_CheckChild3Type, MVT::v4i32,
/*7423*/          OPC_RecordChild4, // #3 = $rsrc
/*7424*/          OPC_RecordChild5, // #4 = $r128
/*7425*/          OPC_MoveChild5,
/*7426*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7429*/          OPC_MoveParent,
/*7430*/          OPC_RecordChild6, // #5 = $da
/*7431*/          OPC_MoveChild6,
/*7432*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7435*/          OPC_MoveParent,
/*7436*/          OPC_RecordChild7, // #6 = $slc
/*7437*/          OPC_MoveChild7,
/*7438*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7441*/          OPC_MoveParent,
/*7442*/          OPC_EmitMergeInputChains1_0,
/*7443*/          OPC_EmitInteger, MVT::i16, 1, 
/*7446*/          OPC_EmitInteger, MVT::i1, 1, 
/*7449*/          OPC_EmitInteger, MVT::i1, 1, 
/*7452*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7455*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7458*/          OPC_EmitInteger, MVT::i1, 0, 
/*7461*/          OPC_EmitInteger, MVT::i1, 0, 
/*7464*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7467*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 383:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7484*/        0, /*End of Scope*/
/*7485*/      /*Scope*/ 71|128,1/*199*/, /*->7686*/
/*7487*/        OPC_CheckChild1Integer, 3|128,3/*387*/, 
/*7490*/        OPC_RecordChild2, // #1 = $vdata
/*7491*/        OPC_RecordChild3, // #2 = $addr
/*7492*/        OPC_Scope, 63, /*->7557*/ // 3 children in Scope
/*7494*/          OPC_CheckChild3Type, MVT::i32,
/*7496*/          OPC_RecordChild4, // #3 = $rsrc
/*7497*/          OPC_RecordChild5, // #4 = $r128
/*7498*/          OPC_MoveChild5,
/*7499*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7502*/          OPC_MoveParent,
/*7503*/          OPC_RecordChild6, // #5 = $da
/*7504*/          OPC_MoveChild6,
/*7505*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7508*/          OPC_MoveParent,
/*7509*/          OPC_RecordChild7, // #6 = $slc
/*7510*/          OPC_MoveChild7,
/*7511*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7514*/          OPC_MoveParent,
/*7515*/          OPC_EmitMergeInputChains1_0,
/*7516*/          OPC_EmitInteger, MVT::i16, 1, 
/*7519*/          OPC_EmitInteger, MVT::i1, 1, 
/*7522*/          OPC_EmitInteger, MVT::i1, 1, 
/*7525*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7528*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7531*/          OPC_EmitInteger, MVT::i1, 0, 
/*7534*/          OPC_EmitInteger, MVT::i1, 0, 
/*7537*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7540*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7557*/        /*Scope*/ 63, /*->7621*/
/*7558*/          OPC_CheckChild3Type, MVT::v2i32,
/*7560*/          OPC_RecordChild4, // #3 = $rsrc
/*7561*/          OPC_RecordChild5, // #4 = $r128
/*7562*/          OPC_MoveChild5,
/*7563*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7566*/          OPC_MoveParent,
/*7567*/          OPC_RecordChild6, // #5 = $da
/*7568*/          OPC_MoveChild6,
/*7569*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7572*/          OPC_MoveParent,
/*7573*/          OPC_RecordChild7, // #6 = $slc
/*7574*/          OPC_MoveChild7,
/*7575*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7578*/          OPC_MoveParent,
/*7579*/          OPC_EmitMergeInputChains1_0,
/*7580*/          OPC_EmitInteger, MVT::i16, 1, 
/*7583*/          OPC_EmitInteger, MVT::i1, 1, 
/*7586*/          OPC_EmitInteger, MVT::i1, 1, 
/*7589*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7592*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7595*/          OPC_EmitInteger, MVT::i1, 0, 
/*7598*/          OPC_EmitInteger, MVT::i1, 0, 
/*7601*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7604*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7621*/        /*Scope*/ 63, /*->7685*/
/*7622*/          OPC_CheckChild3Type, MVT::v4i32,
/*7624*/          OPC_RecordChild4, // #3 = $rsrc
/*7625*/          OPC_RecordChild5, // #4 = $r128
/*7626*/          OPC_MoveChild5,
/*7627*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7630*/          OPC_MoveParent,
/*7631*/          OPC_RecordChild6, // #5 = $da
/*7632*/          OPC_MoveChild6,
/*7633*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7636*/          OPC_MoveParent,
/*7637*/          OPC_RecordChild7, // #6 = $slc
/*7638*/          OPC_MoveChild7,
/*7639*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7642*/          OPC_MoveParent,
/*7643*/          OPC_EmitMergeInputChains1_0,
/*7644*/          OPC_EmitInteger, MVT::i16, 1, 
/*7647*/          OPC_EmitInteger, MVT::i1, 1, 
/*7650*/          OPC_EmitInteger, MVT::i1, 1, 
/*7653*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7656*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7659*/          OPC_EmitInteger, MVT::i1, 0, 
/*7662*/          OPC_EmitInteger, MVT::i1, 0, 
/*7665*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7668*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7685*/        0, /*End of Scope*/
/*7686*/      /*Scope*/ 71|128,1/*199*/, /*->7887*/
/*7688*/        OPC_CheckChild1Integer, 126|128,2/*382*/, 
/*7691*/        OPC_RecordChild2, // #1 = $vdata
/*7692*/        OPC_RecordChild3, // #2 = $addr
/*7693*/        OPC_Scope, 63, /*->7758*/ // 3 children in Scope
/*7695*/          OPC_CheckChild3Type, MVT::i32,
/*7697*/          OPC_RecordChild4, // #3 = $rsrc
/*7698*/          OPC_RecordChild5, // #4 = $r128
/*7699*/          OPC_MoveChild5,
/*7700*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7703*/          OPC_MoveParent,
/*7704*/          OPC_RecordChild6, // #5 = $da
/*7705*/          OPC_MoveChild6,
/*7706*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7709*/          OPC_MoveParent,
/*7710*/          OPC_RecordChild7, // #6 = $slc
/*7711*/          OPC_MoveChild7,
/*7712*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7715*/          OPC_MoveParent,
/*7716*/          OPC_EmitMergeInputChains1_0,
/*7717*/          OPC_EmitInteger, MVT::i16, 1, 
/*7720*/          OPC_EmitInteger, MVT::i1, 1, 
/*7723*/          OPC_EmitInteger, MVT::i1, 1, 
/*7726*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7729*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7732*/          OPC_EmitInteger, MVT::i1, 0, 
/*7735*/          OPC_EmitInteger, MVT::i1, 0, 
/*7738*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7741*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 382:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7758*/        /*Scope*/ 63, /*->7822*/
/*7759*/          OPC_CheckChild3Type, MVT::v2i32,
/*7761*/          OPC_RecordChild4, // #3 = $rsrc
/*7762*/          OPC_RecordChild5, // #4 = $r128
/*7763*/          OPC_MoveChild5,
/*7764*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7767*/          OPC_MoveParent,
/*7768*/          OPC_RecordChild6, // #5 = $da
/*7769*/          OPC_MoveChild6,
/*7770*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7773*/          OPC_MoveParent,
/*7774*/          OPC_RecordChild7, // #6 = $slc
/*7775*/          OPC_MoveChild7,
/*7776*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7779*/          OPC_MoveParent,
/*7780*/          OPC_EmitMergeInputChains1_0,
/*7781*/          OPC_EmitInteger, MVT::i16, 1, 
/*7784*/          OPC_EmitInteger, MVT::i1, 1, 
/*7787*/          OPC_EmitInteger, MVT::i1, 1, 
/*7790*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7793*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7796*/          OPC_EmitInteger, MVT::i1, 0, 
/*7799*/          OPC_EmitInteger, MVT::i1, 0, 
/*7802*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7805*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 382:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7822*/        /*Scope*/ 63, /*->7886*/
/*7823*/          OPC_CheckChild3Type, MVT::v4i32,
/*7825*/          OPC_RecordChild4, // #3 = $rsrc
/*7826*/          OPC_RecordChild5, // #4 = $r128
/*7827*/          OPC_MoveChild5,
/*7828*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7831*/          OPC_MoveParent,
/*7832*/          OPC_RecordChild6, // #5 = $da
/*7833*/          OPC_MoveChild6,
/*7834*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7837*/          OPC_MoveParent,
/*7838*/          OPC_RecordChild7, // #6 = $slc
/*7839*/          OPC_MoveChild7,
/*7840*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7843*/          OPC_MoveParent,
/*7844*/          OPC_EmitMergeInputChains1_0,
/*7845*/          OPC_EmitInteger, MVT::i16, 1, 
/*7848*/          OPC_EmitInteger, MVT::i1, 1, 
/*7851*/          OPC_EmitInteger, MVT::i1, 1, 
/*7854*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7857*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7860*/          OPC_EmitInteger, MVT::i1, 0, 
/*7863*/          OPC_EmitInteger, MVT::i1, 0, 
/*7866*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7869*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 382:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7886*/        0, /*End of Scope*/
/*7887*/      /*Scope*/ 71|128,1/*199*/, /*->8088*/
/*7889*/        OPC_CheckChild1Integer, 2|128,3/*386*/, 
/*7892*/        OPC_RecordChild2, // #1 = $vdata
/*7893*/        OPC_RecordChild3, // #2 = $addr
/*7894*/        OPC_Scope, 63, /*->7959*/ // 3 children in Scope
/*7896*/          OPC_CheckChild3Type, MVT::i32,
/*7898*/          OPC_RecordChild4, // #3 = $rsrc
/*7899*/          OPC_RecordChild5, // #4 = $r128
/*7900*/          OPC_MoveChild5,
/*7901*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7904*/          OPC_MoveParent,
/*7905*/          OPC_RecordChild6, // #5 = $da
/*7906*/          OPC_MoveChild6,
/*7907*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7910*/          OPC_MoveParent,
/*7911*/          OPC_RecordChild7, // #6 = $slc
/*7912*/          OPC_MoveChild7,
/*7913*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7916*/          OPC_MoveParent,
/*7917*/          OPC_EmitMergeInputChains1_0,
/*7918*/          OPC_EmitInteger, MVT::i16, 1, 
/*7921*/          OPC_EmitInteger, MVT::i1, 1, 
/*7924*/          OPC_EmitInteger, MVT::i1, 1, 
/*7927*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7930*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7933*/          OPC_EmitInteger, MVT::i1, 0, 
/*7936*/          OPC_EmitInteger, MVT::i1, 0, 
/*7939*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7942*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7959*/        /*Scope*/ 63, /*->8023*/
/*7960*/          OPC_CheckChild3Type, MVT::v2i32,
/*7962*/          OPC_RecordChild4, // #3 = $rsrc
/*7963*/          OPC_RecordChild5, // #4 = $r128
/*7964*/          OPC_MoveChild5,
/*7965*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7968*/          OPC_MoveParent,
/*7969*/          OPC_RecordChild6, // #5 = $da
/*7970*/          OPC_MoveChild6,
/*7971*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7974*/          OPC_MoveParent,
/*7975*/          OPC_RecordChild7, // #6 = $slc
/*7976*/          OPC_MoveChild7,
/*7977*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7980*/          OPC_MoveParent,
/*7981*/          OPC_EmitMergeInputChains1_0,
/*7982*/          OPC_EmitInteger, MVT::i16, 1, 
/*7985*/          OPC_EmitInteger, MVT::i1, 1, 
/*7988*/          OPC_EmitInteger, MVT::i1, 1, 
/*7991*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7994*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7997*/          OPC_EmitInteger, MVT::i1, 0, 
/*8000*/          OPC_EmitInteger, MVT::i1, 0, 
/*8003*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8006*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8023*/        /*Scope*/ 63, /*->8087*/
/*8024*/          OPC_CheckChild3Type, MVT::v4i32,
/*8026*/          OPC_RecordChild4, // #3 = $rsrc
/*8027*/          OPC_RecordChild5, // #4 = $r128
/*8028*/          OPC_MoveChild5,
/*8029*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8032*/          OPC_MoveParent,
/*8033*/          OPC_RecordChild6, // #5 = $da
/*8034*/          OPC_MoveChild6,
/*8035*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8038*/          OPC_MoveParent,
/*8039*/          OPC_RecordChild7, // #6 = $slc
/*8040*/          OPC_MoveChild7,
/*8041*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8044*/          OPC_MoveParent,
/*8045*/          OPC_EmitMergeInputChains1_0,
/*8046*/          OPC_EmitInteger, MVT::i16, 1, 
/*8049*/          OPC_EmitInteger, MVT::i1, 1, 
/*8052*/          OPC_EmitInteger, MVT::i1, 1, 
/*8055*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8058*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8061*/          OPC_EmitInteger, MVT::i1, 0, 
/*8064*/          OPC_EmitInteger, MVT::i1, 0, 
/*8067*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8070*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8087*/        0, /*End of Scope*/
/*8088*/      /*Scope*/ 71|128,1/*199*/, /*->8289*/
/*8090*/        OPC_CheckChild1Integer, 121|128,2/*377*/, 
/*8093*/        OPC_RecordChild2, // #1 = $vdata
/*8094*/        OPC_RecordChild3, // #2 = $addr
/*8095*/        OPC_Scope, 63, /*->8160*/ // 3 children in Scope
/*8097*/          OPC_CheckChild3Type, MVT::i32,
/*8099*/          OPC_RecordChild4, // #3 = $rsrc
/*8100*/          OPC_RecordChild5, // #4 = $r128
/*8101*/          OPC_MoveChild5,
/*8102*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8105*/          OPC_MoveParent,
/*8106*/          OPC_RecordChild6, // #5 = $da
/*8107*/          OPC_MoveChild6,
/*8108*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8111*/          OPC_MoveParent,
/*8112*/          OPC_RecordChild7, // #6 = $slc
/*8113*/          OPC_MoveChild7,
/*8114*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8117*/          OPC_MoveParent,
/*8118*/          OPC_EmitMergeInputChains1_0,
/*8119*/          OPC_EmitInteger, MVT::i16, 1, 
/*8122*/          OPC_EmitInteger, MVT::i1, 1, 
/*8125*/          OPC_EmitInteger, MVT::i1, 1, 
/*8128*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8131*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8134*/          OPC_EmitInteger, MVT::i1, 0, 
/*8137*/          OPC_EmitInteger, MVT::i1, 0, 
/*8140*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8143*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8160*/        /*Scope*/ 63, /*->8224*/
/*8161*/          OPC_CheckChild3Type, MVT::v2i32,
/*8163*/          OPC_RecordChild4, // #3 = $rsrc
/*8164*/          OPC_RecordChild5, // #4 = $r128
/*8165*/          OPC_MoveChild5,
/*8166*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8169*/          OPC_MoveParent,
/*8170*/          OPC_RecordChild6, // #5 = $da
/*8171*/          OPC_MoveChild6,
/*8172*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8175*/          OPC_MoveParent,
/*8176*/          OPC_RecordChild7, // #6 = $slc
/*8177*/          OPC_MoveChild7,
/*8178*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8181*/          OPC_MoveParent,
/*8182*/          OPC_EmitMergeInputChains1_0,
/*8183*/          OPC_EmitInteger, MVT::i16, 1, 
/*8186*/          OPC_EmitInteger, MVT::i1, 1, 
/*8189*/          OPC_EmitInteger, MVT::i1, 1, 
/*8192*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8195*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8198*/          OPC_EmitInteger, MVT::i1, 0, 
/*8201*/          OPC_EmitInteger, MVT::i1, 0, 
/*8204*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8207*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8224*/        /*Scope*/ 63, /*->8288*/
/*8225*/          OPC_CheckChild3Type, MVT::v4i32,
/*8227*/          OPC_RecordChild4, // #3 = $rsrc
/*8228*/          OPC_RecordChild5, // #4 = $r128
/*8229*/          OPC_MoveChild5,
/*8230*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8233*/          OPC_MoveParent,
/*8234*/          OPC_RecordChild6, // #5 = $da
/*8235*/          OPC_MoveChild6,
/*8236*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8239*/          OPC_MoveParent,
/*8240*/          OPC_RecordChild7, // #6 = $slc
/*8241*/          OPC_MoveChild7,
/*8242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8245*/          OPC_MoveParent,
/*8246*/          OPC_EmitMergeInputChains1_0,
/*8247*/          OPC_EmitInteger, MVT::i16, 1, 
/*8250*/          OPC_EmitInteger, MVT::i1, 1, 
/*8253*/          OPC_EmitInteger, MVT::i1, 1, 
/*8256*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8259*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8262*/          OPC_EmitInteger, MVT::i1, 0, 
/*8265*/          OPC_EmitInteger, MVT::i1, 0, 
/*8268*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8271*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8288*/        0, /*End of Scope*/
/*8289*/      /*Scope*/ 71|128,1/*199*/, /*->8490*/
/*8291*/        OPC_CheckChild1Integer, 125|128,2/*381*/, 
/*8294*/        OPC_RecordChild2, // #1 = $vdata
/*8295*/        OPC_RecordChild3, // #2 = $addr
/*8296*/        OPC_Scope, 63, /*->8361*/ // 3 children in Scope
/*8298*/          OPC_CheckChild3Type, MVT::i32,
/*8300*/          OPC_RecordChild4, // #3 = $rsrc
/*8301*/          OPC_RecordChild5, // #4 = $r128
/*8302*/          OPC_MoveChild5,
/*8303*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8306*/          OPC_MoveParent,
/*8307*/          OPC_RecordChild6, // #5 = $da
/*8308*/          OPC_MoveChild6,
/*8309*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8312*/          OPC_MoveParent,
/*8313*/          OPC_RecordChild7, // #6 = $slc
/*8314*/          OPC_MoveChild7,
/*8315*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8318*/          OPC_MoveParent,
/*8319*/          OPC_EmitMergeInputChains1_0,
/*8320*/          OPC_EmitInteger, MVT::i16, 1, 
/*8323*/          OPC_EmitInteger, MVT::i1, 1, 
/*8326*/          OPC_EmitInteger, MVT::i1, 1, 
/*8329*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8332*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8335*/          OPC_EmitInteger, MVT::i1, 0, 
/*8338*/          OPC_EmitInteger, MVT::i1, 0, 
/*8341*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8344*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 381:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8361*/        /*Scope*/ 63, /*->8425*/
/*8362*/          OPC_CheckChild3Type, MVT::v2i32,
/*8364*/          OPC_RecordChild4, // #3 = $rsrc
/*8365*/          OPC_RecordChild5, // #4 = $r128
/*8366*/          OPC_MoveChild5,
/*8367*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8370*/          OPC_MoveParent,
/*8371*/          OPC_RecordChild6, // #5 = $da
/*8372*/          OPC_MoveChild6,
/*8373*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8376*/          OPC_MoveParent,
/*8377*/          OPC_RecordChild7, // #6 = $slc
/*8378*/          OPC_MoveChild7,
/*8379*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8382*/          OPC_MoveParent,
/*8383*/          OPC_EmitMergeInputChains1_0,
/*8384*/          OPC_EmitInteger, MVT::i16, 1, 
/*8387*/          OPC_EmitInteger, MVT::i1, 1, 
/*8390*/          OPC_EmitInteger, MVT::i1, 1, 
/*8393*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8396*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8399*/          OPC_EmitInteger, MVT::i1, 0, 
/*8402*/          OPC_EmitInteger, MVT::i1, 0, 
/*8405*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8408*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 381:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8425*/        /*Scope*/ 63, /*->8489*/
/*8426*/          OPC_CheckChild3Type, MVT::v4i32,
/*8428*/          OPC_RecordChild4, // #3 = $rsrc
/*8429*/          OPC_RecordChild5, // #4 = $r128
/*8430*/          OPC_MoveChild5,
/*8431*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8434*/          OPC_MoveParent,
/*8435*/          OPC_RecordChild6, // #5 = $da
/*8436*/          OPC_MoveChild6,
/*8437*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8440*/          OPC_MoveParent,
/*8441*/          OPC_RecordChild7, // #6 = $slc
/*8442*/          OPC_MoveChild7,
/*8443*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8446*/          OPC_MoveParent,
/*8447*/          OPC_EmitMergeInputChains1_0,
/*8448*/          OPC_EmitInteger, MVT::i16, 1, 
/*8451*/          OPC_EmitInteger, MVT::i1, 1, 
/*8454*/          OPC_EmitInteger, MVT::i1, 1, 
/*8457*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8460*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8463*/          OPC_EmitInteger, MVT::i1, 0, 
/*8466*/          OPC_EmitInteger, MVT::i1, 0, 
/*8469*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8472*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 381:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8489*/        0, /*End of Scope*/
/*8490*/      /*Scope*/ 71|128,1/*199*/, /*->8691*/
/*8492*/        OPC_CheckChild1Integer, 4|128,3/*388*/, 
/*8495*/        OPC_RecordChild2, // #1 = $vdata
/*8496*/        OPC_RecordChild3, // #2 = $addr
/*8497*/        OPC_Scope, 63, /*->8562*/ // 3 children in Scope
/*8499*/          OPC_CheckChild3Type, MVT::i32,
/*8501*/          OPC_RecordChild4, // #3 = $rsrc
/*8502*/          OPC_RecordChild5, // #4 = $r128
/*8503*/          OPC_MoveChild5,
/*8504*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8507*/          OPC_MoveParent,
/*8508*/          OPC_RecordChild6, // #5 = $da
/*8509*/          OPC_MoveChild6,
/*8510*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8513*/          OPC_MoveParent,
/*8514*/          OPC_RecordChild7, // #6 = $slc
/*8515*/          OPC_MoveChild7,
/*8516*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8519*/          OPC_MoveParent,
/*8520*/          OPC_EmitMergeInputChains1_0,
/*8521*/          OPC_EmitInteger, MVT::i16, 1, 
/*8524*/          OPC_EmitInteger, MVT::i1, 1, 
/*8527*/          OPC_EmitInteger, MVT::i1, 1, 
/*8530*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8533*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8536*/          OPC_EmitInteger, MVT::i1, 0, 
/*8539*/          OPC_EmitInteger, MVT::i1, 0, 
/*8542*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8545*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8562*/        /*Scope*/ 63, /*->8626*/
/*8563*/          OPC_CheckChild3Type, MVT::v2i32,
/*8565*/          OPC_RecordChild4, // #3 = $rsrc
/*8566*/          OPC_RecordChild5, // #4 = $r128
/*8567*/          OPC_MoveChild5,
/*8568*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8571*/          OPC_MoveParent,
/*8572*/          OPC_RecordChild6, // #5 = $da
/*8573*/          OPC_MoveChild6,
/*8574*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8577*/          OPC_MoveParent,
/*8578*/          OPC_RecordChild7, // #6 = $slc
/*8579*/          OPC_MoveChild7,
/*8580*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8583*/          OPC_MoveParent,
/*8584*/          OPC_EmitMergeInputChains1_0,
/*8585*/          OPC_EmitInteger, MVT::i16, 1, 
/*8588*/          OPC_EmitInteger, MVT::i1, 1, 
/*8591*/          OPC_EmitInteger, MVT::i1, 1, 
/*8594*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8597*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8600*/          OPC_EmitInteger, MVT::i1, 0, 
/*8603*/          OPC_EmitInteger, MVT::i1, 0, 
/*8606*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8609*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8626*/        /*Scope*/ 63, /*->8690*/
/*8627*/          OPC_CheckChild3Type, MVT::v4i32,
/*8629*/          OPC_RecordChild4, // #3 = $rsrc
/*8630*/          OPC_RecordChild5, // #4 = $r128
/*8631*/          OPC_MoveChild5,
/*8632*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8635*/          OPC_MoveParent,
/*8636*/          OPC_RecordChild6, // #5 = $da
/*8637*/          OPC_MoveChild6,
/*8638*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8641*/          OPC_MoveParent,
/*8642*/          OPC_RecordChild7, // #6 = $slc
/*8643*/          OPC_MoveChild7,
/*8644*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8647*/          OPC_MoveParent,
/*8648*/          OPC_EmitMergeInputChains1_0,
/*8649*/          OPC_EmitInteger, MVT::i16, 1, 
/*8652*/          OPC_EmitInteger, MVT::i1, 1, 
/*8655*/          OPC_EmitInteger, MVT::i1, 1, 
/*8658*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8661*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8664*/          OPC_EmitInteger, MVT::i1, 0, 
/*8667*/          OPC_EmitInteger, MVT::i1, 0, 
/*8670*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8673*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8690*/        0, /*End of Scope*/
/*8691*/      /*Scope*/ 71|128,1/*199*/, /*->8892*/
/*8693*/        OPC_CheckChild1Integer, 124|128,2/*380*/, 
/*8696*/        OPC_RecordChild2, // #1 = $vdata
/*8697*/        OPC_RecordChild3, // #2 = $addr
/*8698*/        OPC_Scope, 63, /*->8763*/ // 3 children in Scope
/*8700*/          OPC_CheckChild3Type, MVT::i32,
/*8702*/          OPC_RecordChild4, // #3 = $rsrc
/*8703*/          OPC_RecordChild5, // #4 = $r128
/*8704*/          OPC_MoveChild5,
/*8705*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8708*/          OPC_MoveParent,
/*8709*/          OPC_RecordChild6, // #5 = $da
/*8710*/          OPC_MoveChild6,
/*8711*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8714*/          OPC_MoveParent,
/*8715*/          OPC_RecordChild7, // #6 = $slc
/*8716*/          OPC_MoveChild7,
/*8717*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8720*/          OPC_MoveParent,
/*8721*/          OPC_EmitMergeInputChains1_0,
/*8722*/          OPC_EmitInteger, MVT::i16, 1, 
/*8725*/          OPC_EmitInteger, MVT::i1, 1, 
/*8728*/          OPC_EmitInteger, MVT::i1, 1, 
/*8731*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8734*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8737*/          OPC_EmitInteger, MVT::i1, 0, 
/*8740*/          OPC_EmitInteger, MVT::i1, 0, 
/*8743*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8746*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 380:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8763*/        /*Scope*/ 63, /*->8827*/
/*8764*/          OPC_CheckChild3Type, MVT::v2i32,
/*8766*/          OPC_RecordChild4, // #3 = $rsrc
/*8767*/          OPC_RecordChild5, // #4 = $r128
/*8768*/          OPC_MoveChild5,
/*8769*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8772*/          OPC_MoveParent,
/*8773*/          OPC_RecordChild6, // #5 = $da
/*8774*/          OPC_MoveChild6,
/*8775*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8778*/          OPC_MoveParent,
/*8779*/          OPC_RecordChild7, // #6 = $slc
/*8780*/          OPC_MoveChild7,
/*8781*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8784*/          OPC_MoveParent,
/*8785*/          OPC_EmitMergeInputChains1_0,
/*8786*/          OPC_EmitInteger, MVT::i16, 1, 
/*8789*/          OPC_EmitInteger, MVT::i1, 1, 
/*8792*/          OPC_EmitInteger, MVT::i1, 1, 
/*8795*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8798*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8801*/          OPC_EmitInteger, MVT::i1, 0, 
/*8804*/          OPC_EmitInteger, MVT::i1, 0, 
/*8807*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8810*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 380:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8827*/        /*Scope*/ 63, /*->8891*/
/*8828*/          OPC_CheckChild3Type, MVT::v4i32,
/*8830*/          OPC_RecordChild4, // #3 = $rsrc
/*8831*/          OPC_RecordChild5, // #4 = $r128
/*8832*/          OPC_MoveChild5,
/*8833*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8836*/          OPC_MoveParent,
/*8837*/          OPC_RecordChild6, // #5 = $da
/*8838*/          OPC_MoveChild6,
/*8839*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8842*/          OPC_MoveParent,
/*8843*/          OPC_RecordChild7, // #6 = $slc
/*8844*/          OPC_MoveChild7,
/*8845*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8848*/          OPC_MoveParent,
/*8849*/          OPC_EmitMergeInputChains1_0,
/*8850*/          OPC_EmitInteger, MVT::i16, 1, 
/*8853*/          OPC_EmitInteger, MVT::i1, 1, 
/*8856*/          OPC_EmitInteger, MVT::i1, 1, 
/*8859*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8862*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8865*/          OPC_EmitInteger, MVT::i1, 0, 
/*8868*/          OPC_EmitInteger, MVT::i1, 0, 
/*8871*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8874*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 380:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8891*/        0, /*End of Scope*/
/*8892*/      /*Scope*/ 71|128,1/*199*/, /*->9093*/
/*8894*/        OPC_CheckChild1Integer, 123|128,2/*379*/, 
/*8897*/        OPC_RecordChild2, // #1 = $vdata
/*8898*/        OPC_RecordChild3, // #2 = $addr
/*8899*/        OPC_Scope, 63, /*->8964*/ // 3 children in Scope
/*8901*/          OPC_CheckChild3Type, MVT::i32,
/*8903*/          OPC_RecordChild4, // #3 = $rsrc
/*8904*/          OPC_RecordChild5, // #4 = $r128
/*8905*/          OPC_MoveChild5,
/*8906*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8909*/          OPC_MoveParent,
/*8910*/          OPC_RecordChild6, // #5 = $da
/*8911*/          OPC_MoveChild6,
/*8912*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8915*/          OPC_MoveParent,
/*8916*/          OPC_RecordChild7, // #6 = $slc
/*8917*/          OPC_MoveChild7,
/*8918*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8921*/          OPC_MoveParent,
/*8922*/          OPC_EmitMergeInputChains1_0,
/*8923*/          OPC_EmitInteger, MVT::i16, 1, 
/*8926*/          OPC_EmitInteger, MVT::i1, 1, 
/*8929*/          OPC_EmitInteger, MVT::i1, 1, 
/*8932*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8935*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8938*/          OPC_EmitInteger, MVT::i1, 0, 
/*8941*/          OPC_EmitInteger, MVT::i1, 0, 
/*8944*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8947*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8964*/        /*Scope*/ 63, /*->9028*/
/*8965*/          OPC_CheckChild3Type, MVT::v2i32,
/*8967*/          OPC_RecordChild4, // #3 = $rsrc
/*8968*/          OPC_RecordChild5, // #4 = $r128
/*8969*/          OPC_MoveChild5,
/*8970*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8973*/          OPC_MoveParent,
/*8974*/          OPC_RecordChild6, // #5 = $da
/*8975*/          OPC_MoveChild6,
/*8976*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8979*/          OPC_MoveParent,
/*8980*/          OPC_RecordChild7, // #6 = $slc
/*8981*/          OPC_MoveChild7,
/*8982*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8985*/          OPC_MoveParent,
/*8986*/          OPC_EmitMergeInputChains1_0,
/*8987*/          OPC_EmitInteger, MVT::i16, 1, 
/*8990*/          OPC_EmitInteger, MVT::i1, 1, 
/*8993*/          OPC_EmitInteger, MVT::i1, 1, 
/*8996*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8999*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9002*/          OPC_EmitInteger, MVT::i1, 0, 
/*9005*/          OPC_EmitInteger, MVT::i1, 0, 
/*9008*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9011*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9028*/        /*Scope*/ 63, /*->9092*/
/*9029*/          OPC_CheckChild3Type, MVT::v4i32,
/*9031*/          OPC_RecordChild4, // #3 = $rsrc
/*9032*/          OPC_RecordChild5, // #4 = $r128
/*9033*/          OPC_MoveChild5,
/*9034*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9037*/          OPC_MoveParent,
/*9038*/          OPC_RecordChild6, // #5 = $da
/*9039*/          OPC_MoveChild6,
/*9040*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9043*/          OPC_MoveParent,
/*9044*/          OPC_RecordChild7, // #6 = $slc
/*9045*/          OPC_MoveChild7,
/*9046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9049*/          OPC_MoveParent,
/*9050*/          OPC_EmitMergeInputChains1_0,
/*9051*/          OPC_EmitInteger, MVT::i16, 1, 
/*9054*/          OPC_EmitInteger, MVT::i1, 1, 
/*9057*/          OPC_EmitInteger, MVT::i1, 1, 
/*9060*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9063*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9066*/          OPC_EmitInteger, MVT::i1, 0, 
/*9069*/          OPC_EmitInteger, MVT::i1, 0, 
/*9072*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9075*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9092*/        0, /*End of Scope*/
/*9093*/      /*Scope*/ 40|128,2/*296*/, /*->9391*/
/*9095*/        OPC_CheckChild1Integer, 122|128,2/*378*/, 
/*9098*/        OPC_RecordChild2, // #1 = $vsrc
/*9099*/        OPC_RecordChild3, // #2 = $vcmp
/*9100*/        OPC_RecordChild4, // #3 = $addr
/*9101*/        OPC_Scope, 95, /*->9198*/ // 3 children in Scope
/*9103*/          OPC_CheckChild4Type, MVT::i32,
/*9105*/          OPC_RecordChild5, // #4 = $rsrc
/*9106*/          OPC_RecordChild6, // #5 = $r128
/*9107*/          OPC_MoveChild6,
/*9108*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9111*/          OPC_MoveParent,
/*9112*/          OPC_RecordChild7, // #6 = $da
/*9113*/          OPC_MoveChild7,
/*9114*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9117*/          OPC_MoveParent,
/*9118*/          OPC_MoveChild, 8,
/*9120*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9123*/          OPC_RecordNode, // #7 = $slc
/*9124*/          OPC_MoveParent,
/*9125*/          OPC_EmitMergeInputChains1_0,
/*9126*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9129*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9132*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9135*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9146*/          OPC_EmitInteger, MVT::i16, 3, 
/*9149*/          OPC_EmitInteger, MVT::i1, 1, 
/*9152*/          OPC_EmitInteger, MVT::i1, 1, 
/*9155*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9158*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9161*/          OPC_EmitInteger, MVT::i1, 0, 
/*9164*/          OPC_EmitInteger, MVT::i1, 0, 
/*9167*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9170*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9187*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9190*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9198*/        /*Scope*/ 95, /*->9294*/
/*9199*/          OPC_CheckChild4Type, MVT::v2i32,
/*9201*/          OPC_RecordChild5, // #4 = $rsrc
/*9202*/          OPC_RecordChild6, // #5 = $r128
/*9203*/          OPC_MoveChild6,
/*9204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9207*/          OPC_MoveParent,
/*9208*/          OPC_RecordChild7, // #6 = $da
/*9209*/          OPC_MoveChild7,
/*9210*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9213*/          OPC_MoveParent,
/*9214*/          OPC_MoveChild, 8,
/*9216*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9219*/          OPC_RecordNode, // #7 = $slc
/*9220*/          OPC_MoveParent,
/*9221*/          OPC_EmitMergeInputChains1_0,
/*9222*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9225*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9228*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9231*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9242*/          OPC_EmitInteger, MVT::i16, 3, 
/*9245*/          OPC_EmitInteger, MVT::i1, 1, 
/*9248*/          OPC_EmitInteger, MVT::i1, 1, 
/*9251*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9254*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9257*/          OPC_EmitInteger, MVT::i1, 0, 
/*9260*/          OPC_EmitInteger, MVT::i1, 0, 
/*9263*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9266*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9283*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9286*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9294*/        /*Scope*/ 95, /*->9390*/
/*9295*/          OPC_CheckChild4Type, MVT::v4i32,
/*9297*/          OPC_RecordChild5, // #4 = $rsrc
/*9298*/          OPC_RecordChild6, // #5 = $r128
/*9299*/          OPC_MoveChild6,
/*9300*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9303*/          OPC_MoveParent,
/*9304*/          OPC_RecordChild7, // #6 = $da
/*9305*/          OPC_MoveChild7,
/*9306*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9309*/          OPC_MoveParent,
/*9310*/          OPC_MoveChild, 8,
/*9312*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9315*/          OPC_RecordNode, // #7 = $slc
/*9316*/          OPC_MoveParent,
/*9317*/          OPC_EmitMergeInputChains1_0,
/*9318*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9321*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9324*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9327*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9338*/          OPC_EmitInteger, MVT::i16, 3, 
/*9341*/          OPC_EmitInteger, MVT::i1, 1, 
/*9344*/          OPC_EmitInteger, MVT::i1, 1, 
/*9347*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9350*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9353*/          OPC_EmitInteger, MVT::i1, 0, 
/*9356*/          OPC_EmitInteger, MVT::i1, 0, 
/*9359*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9362*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9379*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9382*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9390*/        0, /*End of Scope*/
/*9391*/      /*Scope*/ 22, /*->9414*/
/*9392*/        OPC_CheckChild1Integer, 105|128,3/*489*/, 
/*9395*/        OPC_RecordChild2, // #1 = $simm16
/*9396*/        OPC_MoveChild2,
/*9397*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9400*/        OPC_MoveParent,
/*9401*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9403*/        OPC_EmitMergeInputChains1_0,
/*9404*/        OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*9407*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 489:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*9414*/      /*Scope*/ 12, /*->9427*/
/*9415*/        OPC_CheckChild1Integer, 108|128,3/*492*/, 
/*9418*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9420*/        OPC_EmitMergeInputChains1_0,
/*9421*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 492:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*9427*/      /*Scope*/ 12, /*->9440*/
/*9428*/        OPC_CheckChild1Integer, 107|128,3/*491*/, 
/*9431*/        OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9433*/        OPC_EmitMergeInputChains1_0,
/*9434*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 491:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*9440*/      /*Scope*/ 21, /*->9462*/
/*9441*/        OPC_CheckChild1Integer, 103|128,47/*6119*/, 
/*9444*/        OPC_RecordChild2, // #1 = $vcc
/*9445*/        OPC_RecordChild3, // #2 = $target
/*9446*/        OPC_MoveChild3,
/*9447*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*9450*/        OPC_MoveParent,
/*9451*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9453*/        OPC_EmitMergeInputChains1_0,
/*9454*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6119:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*9462*/      /*Scope*/ 25, /*->9488*/
/*9463*/        OPC_CheckChild1Integer, 99|128,47/*6115*/, 
/*9466*/        OPC_RecordChild2, // #1 = $src
/*9467*/        OPC_RecordChild3, // #2 = $target
/*9468*/        OPC_MoveChild3,
/*9469*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*9472*/        OPC_MoveParent,
/*9473*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9475*/        OPC_EmitMergeInputChains1_0,
/*9476*/        OPC_EmitInteger, MVT::i1, 0, 
/*9479*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    MVT::i64, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_w_chain:i64 6115:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 ?:i64:$src, ?:Other:$target, 0:i1)
/*9488*/      /*Scope*/ 15|128,4/*527*/, /*->10017*/
/*9490*/        OPC_CheckChild1Integer, 92|128,2/*348*/, 
/*9493*/        OPC_RecordChild2, // #1 = $rsrc
/*9494*/        OPC_Scope, 80, /*->9576*/ // 4 children in Scope
/*9496*/          OPC_CheckChild3Integer, 0, 
/*9498*/          OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9499*/          OPC_RecordChild5, // #3 = $glc
/*9500*/          OPC_MoveChild5,
/*9501*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9504*/          OPC_MoveParent,
/*9505*/          OPC_RecordChild6, // #4 = $slc
/*9506*/          OPC_MoveChild6,
/*9507*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9510*/          OPC_MoveParent,
/*9511*/          OPC_CheckType, MVT::f32,
/*9513*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9515*/          OPC_Scope, 29, /*->9546*/ // 2 children in Scope
/*9517*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*9520*/            OPC_EmitMergeInputChains1_0,
/*9521*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9524*/            OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9527*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9530*/            OPC_EmitInteger, MVT::i1, 0, 
/*9533*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 348:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                    // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9546*/          /*Scope*/ 28, /*->9575*/
/*9547*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*9550*/            OPC_EmitMergeInputChains1_0,
/*9551*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9554*/            OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9557*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9560*/            OPC_EmitInteger, MVT::i1, 0, 
/*9563*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain,
                        MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:f32 348:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9575*/          0, /*End of Scope*/
/*9576*/        /*Scope*/ 100, /*->9677*/
/*9577*/          OPC_RecordChild3, // #2 = $vindex
/*9578*/          OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9579*/          OPC_RecordChild5, // #4 = $glc
/*9580*/          OPC_MoveChild5,
/*9581*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9584*/          OPC_MoveParent,
/*9585*/          OPC_RecordChild6, // #5 = $slc
/*9586*/          OPC_MoveChild6,
/*9587*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9590*/          OPC_MoveParent,
/*9591*/          OPC_CheckType, MVT::f32,
/*9593*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9595*/          OPC_Scope, 49, /*->9646*/ // 2 children in Scope
/*9597*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9600*/            OPC_EmitMergeInputChains1_0,
/*9601*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9604*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9607*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9610*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9621*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9624*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9627*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9630*/            OPC_EmitInteger, MVT::i1, 0, 
/*9633*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (intrinsic_w_chain:f32 348:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9646*/          /*Scope*/ 29, /*->9676*/
/*9647*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9650*/            OPC_EmitMergeInputChains1_0,
/*9651*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9654*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9657*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9660*/            OPC_EmitInteger, MVT::i1, 0, 
/*9663*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 348:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9676*/          0, /*End of Scope*/
/*9677*/        /*Scope*/ 19|128,1/*147*/, /*->9826*/
/*9679*/          OPC_CheckChild3Integer, 0, 
/*9681*/          OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9682*/          OPC_RecordChild5, // #3 = $glc
/*9683*/          OPC_MoveChild5,
/*9684*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9687*/          OPC_MoveParent,
/*9688*/          OPC_RecordChild6, // #4 = $slc
/*9689*/          OPC_MoveChild6,
/*9690*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9693*/          OPC_MoveParent,
/*9694*/          OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->9760
/*9697*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9699*/            OPC_Scope, 29, /*->9730*/ // 2 children in Scope
/*9701*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*9704*/              OPC_EmitMergeInputChains1_0,
/*9705*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9708*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9711*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9714*/              OPC_EmitInteger, MVT::i1, 0, 
/*9717*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 348:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9730*/            /*Scope*/ 28, /*->9759*/
/*9731*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*9734*/              OPC_EmitMergeInputChains1_0,
/*9735*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9738*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9741*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9744*/              OPC_EmitInteger, MVT::i1, 0, 
/*9747*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain,
                          MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v2f32 348:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9759*/            0, /*End of Scope*/
/*9760*/          /*SwitchType*/ 63, MVT::v4f32,// ->9825
/*9762*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9764*/            OPC_Scope, 29, /*->9795*/ // 2 children in Scope
/*9766*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*9769*/              OPC_EmitMergeInputChains1_0,
/*9770*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9773*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9776*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9779*/              OPC_EmitInteger, MVT::i1, 0, 
/*9782*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 348:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9795*/            /*Scope*/ 28, /*->9824*/
/*9796*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*9799*/              OPC_EmitMergeInputChains1_0,
/*9800*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9803*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9806*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9809*/              OPC_EmitInteger, MVT::i1, 0, 
/*9812*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain,
                          MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v4f32 348:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9824*/            0, /*End of Scope*/
/*9825*/          0, // EndSwitchType
/*9826*/        /*Scope*/ 60|128,1/*188*/, /*->10016*/
/*9828*/          OPC_RecordChild3, // #2 = $vindex
/*9829*/          OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9830*/          OPC_RecordChild5, // #4 = $glc
/*9831*/          OPC_MoveChild5,
/*9832*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9835*/          OPC_MoveParent,
/*9836*/          OPC_RecordChild6, // #5 = $slc
/*9837*/          OPC_MoveChild6,
/*9838*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9841*/          OPC_MoveParent,
/*9842*/          OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->9929
/*9845*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9847*/            OPC_Scope, 49, /*->9898*/ // 2 children in Scope
/*9849*/              OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9852*/              OPC_EmitMergeInputChains1_0,
/*9853*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9856*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9859*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9862*/              OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9873*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9876*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9879*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9882*/              OPC_EmitInteger, MVT::i1, 0, 
/*9885*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v2f32 348:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9898*/            /*Scope*/ 29, /*->9928*/
/*9899*/              OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9902*/              OPC_EmitMergeInputChains1_0,
/*9903*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9906*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9909*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9912*/              OPC_EmitInteger, MVT::i1, 0, 
/*9915*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 348:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9928*/            0, /*End of Scope*/
/*9929*/          /*SwitchType*/ 84, MVT::v4f32,// ->10015
/*9931*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9933*/            OPC_Scope, 49, /*->9984*/ // 2 children in Scope
/*9935*/              OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9938*/              OPC_EmitMergeInputChains1_0,
/*9939*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9942*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9945*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9948*/              OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9959*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9962*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9965*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9968*/              OPC_EmitInteger, MVT::i1, 0, 
/*9971*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v4f32 348:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9984*/            /*Scope*/ 29, /*->10014*/
/*9985*/              OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9988*/              OPC_EmitMergeInputChains1_0,
/*9989*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9992*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9995*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9998*/              OPC_EmitInteger, MVT::i1, 0, 
/*10001*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 348:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10014*/           0, /*End of Scope*/
/*10015*/         0, // EndSwitchType
/*10016*/       0, /*End of Scope*/
/*10017*/     /*Scope*/ 15|128,4/*527*/, /*->10546*/
/*10019*/       OPC_CheckChild1Integer, 91|128,2/*347*/, 
/*10022*/       OPC_RecordChild2, // #1 = $rsrc
/*10023*/       OPC_Scope, 80, /*->10105*/ // 4 children in Scope
/*10025*/         OPC_CheckChild3Integer, 0, 
/*10027*/         OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10028*/         OPC_RecordChild5, // #3 = $glc
/*10029*/         OPC_MoveChild5,
/*10030*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10033*/         OPC_MoveParent,
/*10034*/         OPC_RecordChild6, // #4 = $slc
/*10035*/         OPC_MoveChild6,
/*10036*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10039*/         OPC_MoveParent,
/*10040*/         OPC_CheckType, MVT::f32,
/*10042*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10044*/         OPC_Scope, 29, /*->10075*/ // 2 children in Scope
/*10046*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*10049*/           OPC_EmitMergeInputChains1_0,
/*10050*/           OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*10053*/           OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*10056*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10059*/           OPC_EmitInteger, MVT::i1, 0, 
/*10062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 347:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10075*/         /*Scope*/ 28, /*->10104*/
/*10076*/           OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*10079*/           OPC_EmitMergeInputChains1_0,
/*10080*/           OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*10083*/           OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*10086*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10089*/           OPC_EmitInteger, MVT::i1, 0, 
/*10092*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                        MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:f32 347:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10104*/         0, /*End of Scope*/
/*10105*/       /*Scope*/ 100, /*->10206*/
/*10106*/         OPC_RecordChild3, // #2 = $vindex
/*10107*/         OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10108*/         OPC_RecordChild5, // #4 = $glc
/*10109*/         OPC_MoveChild5,
/*10110*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10113*/         OPC_MoveParent,
/*10114*/         OPC_RecordChild6, // #5 = $slc
/*10115*/         OPC_MoveChild6,
/*10116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10119*/         OPC_MoveParent,
/*10120*/         OPC_CheckType, MVT::f32,
/*10122*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10124*/         OPC_Scope, 49, /*->10175*/ // 2 children in Scope
/*10126*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*10129*/           OPC_EmitMergeInputChains1_0,
/*10130*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10133*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10136*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10139*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*10150*/           OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10153*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10156*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10159*/           OPC_EmitInteger, MVT::i1, 0, 
/*10162*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (intrinsic_w_chain:f32 347:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10175*/         /*Scope*/ 29, /*->10205*/
/*10176*/           OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*10179*/           OPC_EmitMergeInputChains1_0,
/*10180*/           OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10183*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10189*/           OPC_EmitInteger, MVT::i1, 0, 
/*10192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 347:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10205*/         0, /*End of Scope*/
/*10206*/       /*Scope*/ 19|128,1/*147*/, /*->10355*/
/*10208*/         OPC_CheckChild3Integer, 0, 
/*10210*/         OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10211*/         OPC_RecordChild5, // #3 = $glc
/*10212*/         OPC_MoveChild5,
/*10213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10216*/         OPC_MoveParent,
/*10217*/         OPC_RecordChild6, // #4 = $slc
/*10218*/         OPC_MoveChild6,
/*10219*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10222*/         OPC_MoveParent,
/*10223*/         OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->10289
/*10226*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10228*/           OPC_Scope, 29, /*->10259*/ // 2 children in Scope
/*10230*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*10233*/             OPC_EmitMergeInputChains1_0,
/*10234*/             OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*10237*/             OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*10240*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10243*/             OPC_EmitInteger, MVT::i1, 0, 
/*10246*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 347:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10259*/           /*Scope*/ 28, /*->10288*/
/*10260*/             OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*10263*/             OPC_EmitMergeInputChains1_0,
/*10264*/             OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*10267*/             OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*10270*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10273*/             OPC_EmitInteger, MVT::i1, 0, 
/*10276*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                          MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v2f32 347:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10288*/           0, /*End of Scope*/
/*10289*/         /*SwitchType*/ 63, MVT::v4f32,// ->10354
/*10291*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10293*/           OPC_Scope, 29, /*->10324*/ // 2 children in Scope
/*10295*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*10298*/             OPC_EmitMergeInputChains1_0,
/*10299*/             OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*10302*/             OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*10305*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10308*/             OPC_EmitInteger, MVT::i1, 0, 
/*10311*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 347:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10324*/           /*Scope*/ 28, /*->10353*/
/*10325*/             OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*10328*/             OPC_EmitMergeInputChains1_0,
/*10329*/             OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*10332*/             OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*10335*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10338*/             OPC_EmitInteger, MVT::i1, 0, 
/*10341*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                          MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v4f32 347:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10353*/           0, /*End of Scope*/
/*10354*/         0, // EndSwitchType
/*10355*/       /*Scope*/ 60|128,1/*188*/, /*->10545*/
/*10357*/         OPC_RecordChild3, // #2 = $vindex
/*10358*/         OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10359*/         OPC_RecordChild5, // #4 = $glc
/*10360*/         OPC_MoveChild5,
/*10361*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10364*/         OPC_MoveParent,
/*10365*/         OPC_RecordChild6, // #5 = $slc
/*10366*/         OPC_MoveChild6,
/*10367*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10370*/         OPC_MoveParent,
/*10371*/         OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->10458
/*10374*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10376*/           OPC_Scope, 49, /*->10427*/ // 2 children in Scope
/*10378*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*10381*/             OPC_EmitMergeInputChains1_0,
/*10382*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10385*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10388*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10391*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*10402*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10405*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10408*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10411*/             OPC_EmitInteger, MVT::i1, 0, 
/*10414*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v2f32 347:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10427*/           /*Scope*/ 29, /*->10457*/
/*10428*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*10431*/             OPC_EmitMergeInputChains1_0,
/*10432*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10435*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10438*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10441*/             OPC_EmitInteger, MVT::i1, 0, 
/*10444*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 347:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10457*/           0, /*End of Scope*/
/*10458*/         /*SwitchType*/ 84, MVT::v4f32,// ->10544
/*10460*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10462*/           OPC_Scope, 49, /*->10513*/ // 2 children in Scope
/*10464*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*10467*/             OPC_EmitMergeInputChains1_0,
/*10468*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10471*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10474*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10477*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*10488*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10491*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10494*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10497*/             OPC_EmitInteger, MVT::i1, 0, 
/*10500*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v4f32 347:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10513*/           /*Scope*/ 29, /*->10543*/
/*10514*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*10517*/             OPC_EmitMergeInputChains1_0,
/*10518*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10521*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10524*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10527*/             OPC_EmitInteger, MVT::i1, 0, 
/*10530*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 347:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10543*/           0, /*End of Scope*/
/*10544*/         0, // EndSwitchType
/*10545*/       0, /*End of Scope*/
/*10546*/     /*Scope*/ 60|128,3/*444*/, /*->10992*/
/*10548*/       OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*10551*/       OPC_RecordChild2, // #1 = $addr
/*10552*/       OPC_Scope, 16|128,1/*144*/, /*->10699*/ // 3 children in Scope
/*10555*/         OPC_CheckChild2Type, MVT::i32,
/*10557*/         OPC_RecordChild3, // #2 = $rsrc
/*10558*/         OPC_CheckChild3Type, MVT::v8i32,
/*10560*/         OPC_RecordChild4, // #3 = $dmask
/*10561*/         OPC_RecordChild5, // #4 = $glc
/*10562*/         OPC_RecordChild6, // #5 = $slc
/*10563*/         OPC_RecordChild7, // #6 = $lwe
/*10564*/         OPC_MoveChild, 8,
/*10566*/         OPC_RecordNode, // #7 = $da
/*10567*/         OPC_MoveParent,
/*10568*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->10612
/*10571*/           OPC_EmitMergeInputChains1_0,
/*10572*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10575*/           OPC_EmitInteger, MVT::i1, 1, 
/*10578*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10584*/           OPC_EmitInteger, MVT::i1, 0, 
/*10587*/           OPC_EmitInteger, MVT::i1, 0, 
/*10590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10612*/         /*SwitchType*/ 41, MVT::v2f32,// ->10655
/*10614*/           OPC_EmitMergeInputChains1_0,
/*10615*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10618*/           OPC_EmitInteger, MVT::i1, 1, 
/*10621*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10624*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10627*/           OPC_EmitInteger, MVT::i1, 0, 
/*10630*/           OPC_EmitInteger, MVT::i1, 0, 
/*10633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10636*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10639*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10655*/         /*SwitchType*/ 41, MVT::v4f32,// ->10698
/*10657*/           OPC_EmitMergeInputChains1_0,
/*10658*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10661*/           OPC_EmitInteger, MVT::i1, 1, 
/*10664*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10670*/           OPC_EmitInteger, MVT::i1, 0, 
/*10673*/           OPC_EmitInteger, MVT::i1, 0, 
/*10676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10698*/         0, // EndSwitchType
/*10699*/       /*Scope*/ 16|128,1/*144*/, /*->10845*/
/*10701*/         OPC_CheckChild2Type, MVT::v2i32,
/*10703*/         OPC_RecordChild3, // #2 = $rsrc
/*10704*/         OPC_CheckChild3Type, MVT::v8i32,
/*10706*/         OPC_RecordChild4, // #3 = $dmask
/*10707*/         OPC_RecordChild5, // #4 = $glc
/*10708*/         OPC_RecordChild6, // #5 = $slc
/*10709*/         OPC_RecordChild7, // #6 = $lwe
/*10710*/         OPC_MoveChild, 8,
/*10712*/         OPC_RecordNode, // #7 = $da
/*10713*/         OPC_MoveParent,
/*10714*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->10758
/*10717*/           OPC_EmitMergeInputChains1_0,
/*10718*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10721*/           OPC_EmitInteger, MVT::i1, 1, 
/*10724*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10727*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10730*/           OPC_EmitInteger, MVT::i1, 0, 
/*10733*/           OPC_EmitInteger, MVT::i1, 0, 
/*10736*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10739*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10742*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10758*/         /*SwitchType*/ 41, MVT::v2f32,// ->10801
/*10760*/           OPC_EmitMergeInputChains1_0,
/*10761*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10764*/           OPC_EmitInteger, MVT::i1, 1, 
/*10767*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10770*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10773*/           OPC_EmitInteger, MVT::i1, 0, 
/*10776*/           OPC_EmitInteger, MVT::i1, 0, 
/*10779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10785*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10801*/         /*SwitchType*/ 41, MVT::v4f32,// ->10844
/*10803*/           OPC_EmitMergeInputChains1_0,
/*10804*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10807*/           OPC_EmitInteger, MVT::i1, 1, 
/*10810*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10816*/           OPC_EmitInteger, MVT::i1, 0, 
/*10819*/           OPC_EmitInteger, MVT::i1, 0, 
/*10822*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10825*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10844*/         0, // EndSwitchType
/*10845*/       /*Scope*/ 16|128,1/*144*/, /*->10991*/
/*10847*/         OPC_CheckChild2Type, MVT::v4i32,
/*10849*/         OPC_RecordChild3, // #2 = $rsrc
/*10850*/         OPC_CheckChild3Type, MVT::v8i32,
/*10852*/         OPC_RecordChild4, // #3 = $dmask
/*10853*/         OPC_RecordChild5, // #4 = $glc
/*10854*/         OPC_RecordChild6, // #5 = $slc
/*10855*/         OPC_RecordChild7, // #6 = $lwe
/*10856*/         OPC_MoveChild, 8,
/*10858*/         OPC_RecordNode, // #7 = $da
/*10859*/         OPC_MoveParent,
/*10860*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->10904
/*10863*/           OPC_EmitMergeInputChains1_0,
/*10864*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10867*/           OPC_EmitInteger, MVT::i1, 1, 
/*10870*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10873*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10876*/           OPC_EmitInteger, MVT::i1, 0, 
/*10879*/           OPC_EmitInteger, MVT::i1, 0, 
/*10882*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10885*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10888*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10904*/         /*SwitchType*/ 41, MVT::v2f32,// ->10947
/*10906*/           OPC_EmitMergeInputChains1_0,
/*10907*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10910*/           OPC_EmitInteger, MVT::i1, 1, 
/*10913*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10919*/           OPC_EmitInteger, MVT::i1, 0, 
/*10922*/           OPC_EmitInteger, MVT::i1, 0, 
/*10925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10947*/         /*SwitchType*/ 41, MVT::v4f32,// ->10990
/*10949*/           OPC_EmitMergeInputChains1_0,
/*10950*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10953*/           OPC_EmitInteger, MVT::i1, 1, 
/*10956*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10959*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10962*/           OPC_EmitInteger, MVT::i1, 0, 
/*10965*/           OPC_EmitInteger, MVT::i1, 0, 
/*10968*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10971*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10990*/         0, // EndSwitchType
/*10991*/       0, /*End of Scope*/
/*10992*/     /*Scope*/ 60|128,3/*444*/, /*->11438*/
/*10994*/       OPC_CheckChild1Integer, 32|128,3/*416*/, 
/*10997*/       OPC_RecordChild2, // #1 = $addr
/*10998*/       OPC_Scope, 16|128,1/*144*/, /*->11145*/ // 3 children in Scope
/*11001*/         OPC_CheckChild2Type, MVT::i32,
/*11003*/         OPC_RecordChild3, // #2 = $rsrc
/*11004*/         OPC_CheckChild3Type, MVT::v8i32,
/*11006*/         OPC_RecordChild4, // #3 = $dmask
/*11007*/         OPC_RecordChild5, // #4 = $glc
/*11008*/         OPC_RecordChild6, // #5 = $slc
/*11009*/         OPC_RecordChild7, // #6 = $lwe
/*11010*/         OPC_MoveChild, 8,
/*11012*/         OPC_RecordNode, // #7 = $da
/*11013*/         OPC_MoveParent,
/*11014*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->11058
/*11017*/           OPC_EmitMergeInputChains1_0,
/*11018*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11021*/           OPC_EmitInteger, MVT::i1, 1, 
/*11024*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11027*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11030*/           OPC_EmitInteger, MVT::i1, 0, 
/*11033*/           OPC_EmitInteger, MVT::i1, 0, 
/*11036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11042*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11058*/         /*SwitchType*/ 41, MVT::v2f32,// ->11101
/*11060*/           OPC_EmitMergeInputChains1_0,
/*11061*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11064*/           OPC_EmitInteger, MVT::i1, 1, 
/*11067*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11073*/           OPC_EmitInteger, MVT::i1, 0, 
/*11076*/           OPC_EmitInteger, MVT::i1, 0, 
/*11079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11101*/         /*SwitchType*/ 41, MVT::v4f32,// ->11144
/*11103*/           OPC_EmitMergeInputChains1_0,
/*11104*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11107*/           OPC_EmitInteger, MVT::i1, 1, 
/*11110*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11113*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11116*/           OPC_EmitInteger, MVT::i1, 0, 
/*11119*/           OPC_EmitInteger, MVT::i1, 0, 
/*11122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11144*/         0, // EndSwitchType
/*11145*/       /*Scope*/ 16|128,1/*144*/, /*->11291*/
/*11147*/         OPC_CheckChild2Type, MVT::v2i32,
/*11149*/         OPC_RecordChild3, // #2 = $rsrc
/*11150*/         OPC_CheckChild3Type, MVT::v8i32,
/*11152*/         OPC_RecordChild4, // #3 = $dmask
/*11153*/         OPC_RecordChild5, // #4 = $glc
/*11154*/         OPC_RecordChild6, // #5 = $slc
/*11155*/         OPC_RecordChild7, // #6 = $lwe
/*11156*/         OPC_MoveChild, 8,
/*11158*/         OPC_RecordNode, // #7 = $da
/*11159*/         OPC_MoveParent,
/*11160*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->11204
/*11163*/           OPC_EmitMergeInputChains1_0,
/*11164*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11167*/           OPC_EmitInteger, MVT::i1, 1, 
/*11170*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11176*/           OPC_EmitInteger, MVT::i1, 0, 
/*11179*/           OPC_EmitInteger, MVT::i1, 0, 
/*11182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11204*/         /*SwitchType*/ 41, MVT::v2f32,// ->11247
/*11206*/           OPC_EmitMergeInputChains1_0,
/*11207*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11210*/           OPC_EmitInteger, MVT::i1, 1, 
/*11213*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11216*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11219*/           OPC_EmitInteger, MVT::i1, 0, 
/*11222*/           OPC_EmitInteger, MVT::i1, 0, 
/*11225*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11228*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11247*/         /*SwitchType*/ 41, MVT::v4f32,// ->11290
/*11249*/           OPC_EmitMergeInputChains1_0,
/*11250*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11253*/           OPC_EmitInteger, MVT::i1, 1, 
/*11256*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11262*/           OPC_EmitInteger, MVT::i1, 0, 
/*11265*/           OPC_EmitInteger, MVT::i1, 0, 
/*11268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11290*/         0, // EndSwitchType
/*11291*/       /*Scope*/ 16|128,1/*144*/, /*->11437*/
/*11293*/         OPC_CheckChild2Type, MVT::v4i32,
/*11295*/         OPC_RecordChild3, // #2 = $rsrc
/*11296*/         OPC_CheckChild3Type, MVT::v8i32,
/*11298*/         OPC_RecordChild4, // #3 = $dmask
/*11299*/         OPC_RecordChild5, // #4 = $glc
/*11300*/         OPC_RecordChild6, // #5 = $slc
/*11301*/         OPC_RecordChild7, // #6 = $lwe
/*11302*/         OPC_MoveChild, 8,
/*11304*/         OPC_RecordNode, // #7 = $da
/*11305*/         OPC_MoveParent,
/*11306*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->11350
/*11309*/           OPC_EmitMergeInputChains1_0,
/*11310*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11313*/           OPC_EmitInteger, MVT::i1, 1, 
/*11316*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11319*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11322*/           OPC_EmitInteger, MVT::i1, 0, 
/*11325*/           OPC_EmitInteger, MVT::i1, 0, 
/*11328*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11331*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11334*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11350*/         /*SwitchType*/ 41, MVT::v2f32,// ->11393
/*11352*/           OPC_EmitMergeInputChains1_0,
/*11353*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11356*/           OPC_EmitInteger, MVT::i1, 1, 
/*11359*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11365*/           OPC_EmitInteger, MVT::i1, 0, 
/*11368*/           OPC_EmitInteger, MVT::i1, 0, 
/*11371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11393*/         /*SwitchType*/ 41, MVT::v4f32,// ->11436
/*11395*/           OPC_EmitMergeInputChains1_0,
/*11396*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11399*/           OPC_EmitInteger, MVT::i1, 1, 
/*11402*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11405*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11408*/           OPC_EmitInteger, MVT::i1, 0, 
/*11411*/           OPC_EmitInteger, MVT::i1, 0, 
/*11414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11436*/         0, // EndSwitchType
/*11437*/       0, /*End of Scope*/
/*11438*/     /*Scope*/ 60|128,3/*444*/, /*->11884*/
/*11440*/       OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*11443*/       OPC_RecordChild2, // #1 = $addr
/*11444*/       OPC_Scope, 16|128,1/*144*/, /*->11591*/ // 3 children in Scope
/*11447*/         OPC_CheckChild2Type, MVT::i32,
/*11449*/         OPC_RecordChild3, // #2 = $rsrc
/*11450*/         OPC_CheckChild3Type, MVT::v8i32,
/*11452*/         OPC_RecordChild4, // #3 = $dmask
/*11453*/         OPC_RecordChild5, // #4 = $glc
/*11454*/         OPC_RecordChild6, // #5 = $slc
/*11455*/         OPC_RecordChild7, // #6 = $lwe
/*11456*/         OPC_MoveChild, 8,
/*11458*/         OPC_RecordNode, // #7 = $da
/*11459*/         OPC_MoveParent,
/*11460*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->11504
/*11463*/           OPC_EmitMergeInputChains1_0,
/*11464*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11467*/           OPC_EmitInteger, MVT::i1, 1, 
/*11470*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11473*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11476*/           OPC_EmitInteger, MVT::i1, 0, 
/*11479*/           OPC_EmitInteger, MVT::i1, 0, 
/*11482*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11485*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11504*/         /*SwitchType*/ 41, MVT::v2f32,// ->11547
/*11506*/           OPC_EmitMergeInputChains1_0,
/*11507*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11510*/           OPC_EmitInteger, MVT::i1, 1, 
/*11513*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11519*/           OPC_EmitInteger, MVT::i1, 0, 
/*11522*/           OPC_EmitInteger, MVT::i1, 0, 
/*11525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11547*/         /*SwitchType*/ 41, MVT::v4f32,// ->11590
/*11549*/           OPC_EmitMergeInputChains1_0,
/*11550*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11553*/           OPC_EmitInteger, MVT::i1, 1, 
/*11556*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11562*/           OPC_EmitInteger, MVT::i1, 0, 
/*11565*/           OPC_EmitInteger, MVT::i1, 0, 
/*11568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11590*/         0, // EndSwitchType
/*11591*/       /*Scope*/ 16|128,1/*144*/, /*->11737*/
/*11593*/         OPC_CheckChild2Type, MVT::v2i32,
/*11595*/         OPC_RecordChild3, // #2 = $rsrc
/*11596*/         OPC_CheckChild3Type, MVT::v8i32,
/*11598*/         OPC_RecordChild4, // #3 = $dmask
/*11599*/         OPC_RecordChild5, // #4 = $glc
/*11600*/         OPC_RecordChild6, // #5 = $slc
/*11601*/         OPC_RecordChild7, // #6 = $lwe
/*11602*/         OPC_MoveChild, 8,
/*11604*/         OPC_RecordNode, // #7 = $da
/*11605*/         OPC_MoveParent,
/*11606*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->11650
/*11609*/           OPC_EmitMergeInputChains1_0,
/*11610*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11613*/           OPC_EmitInteger, MVT::i1, 1, 
/*11616*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11622*/           OPC_EmitInteger, MVT::i1, 0, 
/*11625*/           OPC_EmitInteger, MVT::i1, 0, 
/*11628*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11631*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11634*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11650*/         /*SwitchType*/ 41, MVT::v2f32,// ->11693
/*11652*/           OPC_EmitMergeInputChains1_0,
/*11653*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11656*/           OPC_EmitInteger, MVT::i1, 1, 
/*11659*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11662*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11665*/           OPC_EmitInteger, MVT::i1, 0, 
/*11668*/           OPC_EmitInteger, MVT::i1, 0, 
/*11671*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11674*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11693*/         /*SwitchType*/ 41, MVT::v4f32,// ->11736
/*11695*/           OPC_EmitMergeInputChains1_0,
/*11696*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11699*/           OPC_EmitInteger, MVT::i1, 1, 
/*11702*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11705*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11708*/           OPC_EmitInteger, MVT::i1, 0, 
/*11711*/           OPC_EmitInteger, MVT::i1, 0, 
/*11714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11720*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11736*/         0, // EndSwitchType
/*11737*/       /*Scope*/ 16|128,1/*144*/, /*->11883*/
/*11739*/         OPC_CheckChild2Type, MVT::v4i32,
/*11741*/         OPC_RecordChild3, // #2 = $rsrc
/*11742*/         OPC_CheckChild3Type, MVT::v8i32,
/*11744*/         OPC_RecordChild4, // #3 = $dmask
/*11745*/         OPC_RecordChild5, // #4 = $glc
/*11746*/         OPC_RecordChild6, // #5 = $slc
/*11747*/         OPC_RecordChild7, // #6 = $lwe
/*11748*/         OPC_MoveChild, 8,
/*11750*/         OPC_RecordNode, // #7 = $da
/*11751*/         OPC_MoveParent,
/*11752*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->11796
/*11755*/           OPC_EmitMergeInputChains1_0,
/*11756*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11759*/           OPC_EmitInteger, MVT::i1, 1, 
/*11762*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11768*/           OPC_EmitInteger, MVT::i1, 0, 
/*11771*/           OPC_EmitInteger, MVT::i1, 0, 
/*11774*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11777*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11796*/         /*SwitchType*/ 41, MVT::v2f32,// ->11839
/*11798*/           OPC_EmitMergeInputChains1_0,
/*11799*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11802*/           OPC_EmitInteger, MVT::i1, 1, 
/*11805*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11808*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11811*/           OPC_EmitInteger, MVT::i1, 0, 
/*11814*/           OPC_EmitInteger, MVT::i1, 0, 
/*11817*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11820*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11839*/         /*SwitchType*/ 41, MVT::v4f32,// ->11882
/*11841*/           OPC_EmitMergeInputChains1_0,
/*11842*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*11845*/           OPC_EmitInteger, MVT::i1, 1, 
/*11848*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11854*/           OPC_EmitInteger, MVT::i1, 0, 
/*11857*/           OPC_EmitInteger, MVT::i1, 0, 
/*11860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11882*/         0, // EndSwitchType
/*11883*/       0, /*End of Scope*/
/*11884*/     /*Scope*/ 23|128,6/*791*/, /*->12677*/
/*11886*/       OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*11889*/       OPC_RecordChild2, // #1 = $addr
/*11890*/       OPC_Scope, 27|128,1/*155*/, /*->12048*/ // 5 children in Scope
/*11893*/         OPC_CheckChild2Type, MVT::f32,
/*11895*/         OPC_RecordChild3, // #2 = $rsrc
/*11896*/         OPC_CheckChild3Type, MVT::v8i32,
/*11898*/         OPC_RecordChild4, // #3 = $sampler
/*11899*/         OPC_RecordChild5, // #4 = $dmask
/*11900*/         OPC_RecordChild6, // #5 = $unorm
/*11901*/         OPC_RecordChild7, // #6 = $glc
/*11902*/         OPC_MoveChild, 8,
/*11904*/         OPC_RecordNode, // #7 = $slc
/*11905*/         OPC_MoveParent,
/*11906*/         OPC_MoveChild, 9,
/*11908*/         OPC_RecordNode, // #8 = $lwe
/*11909*/         OPC_MoveParent,
/*11910*/         OPC_MoveChild, 10,
/*11912*/         OPC_RecordNode, // #9 = $da
/*11913*/         OPC_MoveParent,
/*11914*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11959
/*11917*/           OPC_EmitMergeInputChains1_0,
/*11918*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11921*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11924*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11927*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11930*/           OPC_EmitInteger, MVT::i1, 0, 
/*11933*/           OPC_EmitInteger, MVT::i1, 0, 
/*11936*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11939*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11942*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11959*/         /*SwitchType*/ 42, MVT::v2f32,// ->12003
/*11961*/           OPC_EmitMergeInputChains1_0,
/*11962*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11965*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11968*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11971*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11974*/           OPC_EmitInteger, MVT::i1, 0, 
/*11977*/           OPC_EmitInteger, MVT::i1, 0, 
/*11980*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11983*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12003*/         /*SwitchType*/ 42, MVT::v4f32,// ->12047
/*12005*/           OPC_EmitMergeInputChains1_0,
/*12006*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12009*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12012*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12015*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12018*/           OPC_EmitInteger, MVT::i1, 0, 
/*12021*/           OPC_EmitInteger, MVT::i1, 0, 
/*12024*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12027*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12047*/         0, // EndSwitchType
/*12048*/       /*Scope*/ 27|128,1/*155*/, /*->12205*/
/*12050*/         OPC_CheckChild2Type, MVT::v2f32,
/*12052*/         OPC_RecordChild3, // #2 = $rsrc
/*12053*/         OPC_CheckChild3Type, MVT::v8i32,
/*12055*/         OPC_RecordChild4, // #3 = $sampler
/*12056*/         OPC_RecordChild5, // #4 = $dmask
/*12057*/         OPC_RecordChild6, // #5 = $unorm
/*12058*/         OPC_RecordChild7, // #6 = $glc
/*12059*/         OPC_MoveChild, 8,
/*12061*/         OPC_RecordNode, // #7 = $slc
/*12062*/         OPC_MoveParent,
/*12063*/         OPC_MoveChild, 9,
/*12065*/         OPC_RecordNode, // #8 = $lwe
/*12066*/         OPC_MoveParent,
/*12067*/         OPC_MoveChild, 10,
/*12069*/         OPC_RecordNode, // #9 = $da
/*12070*/         OPC_MoveParent,
/*12071*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12116
/*12074*/           OPC_EmitMergeInputChains1_0,
/*12075*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12078*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12081*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12084*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12087*/           OPC_EmitInteger, MVT::i1, 0, 
/*12090*/           OPC_EmitInteger, MVT::i1, 0, 
/*12093*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12096*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12099*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12116*/         /*SwitchType*/ 42, MVT::v2f32,// ->12160
/*12118*/           OPC_EmitMergeInputChains1_0,
/*12119*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12122*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12125*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12128*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12131*/           OPC_EmitInteger, MVT::i1, 0, 
/*12134*/           OPC_EmitInteger, MVT::i1, 0, 
/*12137*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12140*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12160*/         /*SwitchType*/ 42, MVT::v4f32,// ->12204
/*12162*/           OPC_EmitMergeInputChains1_0,
/*12163*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12166*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12169*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12172*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12175*/           OPC_EmitInteger, MVT::i1, 0, 
/*12178*/           OPC_EmitInteger, MVT::i1, 0, 
/*12181*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12184*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12204*/         0, // EndSwitchType
/*12205*/       /*Scope*/ 27|128,1/*155*/, /*->12362*/
/*12207*/         OPC_CheckChild2Type, MVT::v4f32,
/*12209*/         OPC_RecordChild3, // #2 = $rsrc
/*12210*/         OPC_CheckChild3Type, MVT::v8i32,
/*12212*/         OPC_RecordChild4, // #3 = $sampler
/*12213*/         OPC_RecordChild5, // #4 = $dmask
/*12214*/         OPC_RecordChild6, // #5 = $unorm
/*12215*/         OPC_RecordChild7, // #6 = $glc
/*12216*/         OPC_MoveChild, 8,
/*12218*/         OPC_RecordNode, // #7 = $slc
/*12219*/         OPC_MoveParent,
/*12220*/         OPC_MoveChild, 9,
/*12222*/         OPC_RecordNode, // #8 = $lwe
/*12223*/         OPC_MoveParent,
/*12224*/         OPC_MoveChild, 10,
/*12226*/         OPC_RecordNode, // #9 = $da
/*12227*/         OPC_MoveParent,
/*12228*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12273
/*12231*/           OPC_EmitMergeInputChains1_0,
/*12232*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12235*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12238*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12241*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12244*/           OPC_EmitInteger, MVT::i1, 0, 
/*12247*/           OPC_EmitInteger, MVT::i1, 0, 
/*12250*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12253*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12256*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12273*/         /*SwitchType*/ 42, MVT::v2f32,// ->12317
/*12275*/           OPC_EmitMergeInputChains1_0,
/*12276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12288*/           OPC_EmitInteger, MVT::i1, 0, 
/*12291*/           OPC_EmitInteger, MVT::i1, 0, 
/*12294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12317*/         /*SwitchType*/ 42, MVT::v4f32,// ->12361
/*12319*/           OPC_EmitMergeInputChains1_0,
/*12320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12332*/           OPC_EmitInteger, MVT::i1, 0, 
/*12335*/           OPC_EmitInteger, MVT::i1, 0, 
/*12338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12361*/         0, // EndSwitchType
/*12362*/       /*Scope*/ 27|128,1/*155*/, /*->12519*/
/*12364*/         OPC_CheckChild2Type, MVT::v8f32,
/*12366*/         OPC_RecordChild3, // #2 = $rsrc
/*12367*/         OPC_CheckChild3Type, MVT::v8i32,
/*12369*/         OPC_RecordChild4, // #3 = $sampler
/*12370*/         OPC_RecordChild5, // #4 = $dmask
/*12371*/         OPC_RecordChild6, // #5 = $unorm
/*12372*/         OPC_RecordChild7, // #6 = $glc
/*12373*/         OPC_MoveChild, 8,
/*12375*/         OPC_RecordNode, // #7 = $slc
/*12376*/         OPC_MoveParent,
/*12377*/         OPC_MoveChild, 9,
/*12379*/         OPC_RecordNode, // #8 = $lwe
/*12380*/         OPC_MoveParent,
/*12381*/         OPC_MoveChild, 10,
/*12383*/         OPC_RecordNode, // #9 = $da
/*12384*/         OPC_MoveParent,
/*12385*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12430
/*12388*/           OPC_EmitMergeInputChains1_0,
/*12389*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12392*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12395*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12398*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12401*/           OPC_EmitInteger, MVT::i1, 0, 
/*12404*/           OPC_EmitInteger, MVT::i1, 0, 
/*12407*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12410*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12413*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12430*/         /*SwitchType*/ 42, MVT::v2f32,// ->12474
/*12432*/           OPC_EmitMergeInputChains1_0,
/*12433*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12439*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12442*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12445*/           OPC_EmitInteger, MVT::i1, 0, 
/*12448*/           OPC_EmitInteger, MVT::i1, 0, 
/*12451*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12454*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12474*/         /*SwitchType*/ 42, MVT::v4f32,// ->12518
/*12476*/           OPC_EmitMergeInputChains1_0,
/*12477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12489*/           OPC_EmitInteger, MVT::i1, 0, 
/*12492*/           OPC_EmitInteger, MVT::i1, 0, 
/*12495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12518*/         0, // EndSwitchType
/*12519*/       /*Scope*/ 27|128,1/*155*/, /*->12676*/
/*12521*/         OPC_CheckChild2Type, MVT::v16f32,
/*12523*/         OPC_RecordChild3, // #2 = $rsrc
/*12524*/         OPC_CheckChild3Type, MVT::v8i32,
/*12526*/         OPC_RecordChild4, // #3 = $sampler
/*12527*/         OPC_RecordChild5, // #4 = $dmask
/*12528*/         OPC_RecordChild6, // #5 = $unorm
/*12529*/         OPC_RecordChild7, // #6 = $glc
/*12530*/         OPC_MoveChild, 8,
/*12532*/         OPC_RecordNode, // #7 = $slc
/*12533*/         OPC_MoveParent,
/*12534*/         OPC_MoveChild, 9,
/*12536*/         OPC_RecordNode, // #8 = $lwe
/*12537*/         OPC_MoveParent,
/*12538*/         OPC_MoveChild, 10,
/*12540*/         OPC_RecordNode, // #9 = $da
/*12541*/         OPC_MoveParent,
/*12542*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12587
/*12545*/           OPC_EmitMergeInputChains1_0,
/*12546*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12549*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12558*/           OPC_EmitInteger, MVT::i1, 0, 
/*12561*/           OPC_EmitInteger, MVT::i1, 0, 
/*12564*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12567*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12587*/         /*SwitchType*/ 42, MVT::v2f32,// ->12631
/*12589*/           OPC_EmitMergeInputChains1_0,
/*12590*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12593*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12596*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12599*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12602*/           OPC_EmitInteger, MVT::i1, 0, 
/*12605*/           OPC_EmitInteger, MVT::i1, 0, 
/*12608*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12611*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12614*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12631*/         /*SwitchType*/ 42, MVT::v4f32,// ->12675
/*12633*/           OPC_EmitMergeInputChains1_0,
/*12634*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12637*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12640*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12643*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12646*/           OPC_EmitInteger, MVT::i1, 0, 
/*12649*/           OPC_EmitInteger, MVT::i1, 0, 
/*12652*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12655*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12675*/         0, // EndSwitchType
/*12676*/       0, /*End of Scope*/
/*12677*/     /*Scope*/ 23|128,6/*791*/, /*->13470*/
/*12679*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*12682*/       OPC_RecordChild2, // #1 = $addr
/*12683*/       OPC_Scope, 27|128,1/*155*/, /*->12841*/ // 5 children in Scope
/*12686*/         OPC_CheckChild2Type, MVT::f32,
/*12688*/         OPC_RecordChild3, // #2 = $rsrc
/*12689*/         OPC_CheckChild3Type, MVT::v8i32,
/*12691*/         OPC_RecordChild4, // #3 = $sampler
/*12692*/         OPC_RecordChild5, // #4 = $dmask
/*12693*/         OPC_RecordChild6, // #5 = $unorm
/*12694*/         OPC_RecordChild7, // #6 = $glc
/*12695*/         OPC_MoveChild, 8,
/*12697*/         OPC_RecordNode, // #7 = $slc
/*12698*/         OPC_MoveParent,
/*12699*/         OPC_MoveChild, 9,
/*12701*/         OPC_RecordNode, // #8 = $lwe
/*12702*/         OPC_MoveParent,
/*12703*/         OPC_MoveChild, 10,
/*12705*/         OPC_RecordNode, // #9 = $da
/*12706*/         OPC_MoveParent,
/*12707*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12752
/*12710*/           OPC_EmitMergeInputChains1_0,
/*12711*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12714*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12717*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12720*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12723*/           OPC_EmitInteger, MVT::i1, 0, 
/*12726*/           OPC_EmitInteger, MVT::i1, 0, 
/*12729*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12732*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12752*/         /*SwitchType*/ 42, MVT::v2f32,// ->12796
/*12754*/           OPC_EmitMergeInputChains1_0,
/*12755*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12758*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12761*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12764*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12767*/           OPC_EmitInteger, MVT::i1, 0, 
/*12770*/           OPC_EmitInteger, MVT::i1, 0, 
/*12773*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12776*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12779*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12796*/         /*SwitchType*/ 42, MVT::v4f32,// ->12840
/*12798*/           OPC_EmitMergeInputChains1_0,
/*12799*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12802*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12805*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12808*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12811*/           OPC_EmitInteger, MVT::i1, 0, 
/*12814*/           OPC_EmitInteger, MVT::i1, 0, 
/*12817*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12820*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12840*/         0, // EndSwitchType
/*12841*/       /*Scope*/ 27|128,1/*155*/, /*->12998*/
/*12843*/         OPC_CheckChild2Type, MVT::v2f32,
/*12845*/         OPC_RecordChild3, // #2 = $rsrc
/*12846*/         OPC_CheckChild3Type, MVT::v8i32,
/*12848*/         OPC_RecordChild4, // #3 = $sampler
/*12849*/         OPC_RecordChild5, // #4 = $dmask
/*12850*/         OPC_RecordChild6, // #5 = $unorm
/*12851*/         OPC_RecordChild7, // #6 = $glc
/*12852*/         OPC_MoveChild, 8,
/*12854*/         OPC_RecordNode, // #7 = $slc
/*12855*/         OPC_MoveParent,
/*12856*/         OPC_MoveChild, 9,
/*12858*/         OPC_RecordNode, // #8 = $lwe
/*12859*/         OPC_MoveParent,
/*12860*/         OPC_MoveChild, 10,
/*12862*/         OPC_RecordNode, // #9 = $da
/*12863*/         OPC_MoveParent,
/*12864*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12909
/*12867*/           OPC_EmitMergeInputChains1_0,
/*12868*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12871*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12874*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12877*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12880*/           OPC_EmitInteger, MVT::i1, 0, 
/*12883*/           OPC_EmitInteger, MVT::i1, 0, 
/*12886*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12889*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12892*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12909*/         /*SwitchType*/ 42, MVT::v2f32,// ->12953
/*12911*/           OPC_EmitMergeInputChains1_0,
/*12912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12915*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12918*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12924*/           OPC_EmitInteger, MVT::i1, 0, 
/*12927*/           OPC_EmitInteger, MVT::i1, 0, 
/*12930*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12933*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12953*/         /*SwitchType*/ 42, MVT::v4f32,// ->12997
/*12955*/           OPC_EmitMergeInputChains1_0,
/*12956*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12959*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12962*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12965*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12968*/           OPC_EmitInteger, MVT::i1, 0, 
/*12971*/           OPC_EmitInteger, MVT::i1, 0, 
/*12974*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12977*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12997*/         0, // EndSwitchType
/*12998*/       /*Scope*/ 27|128,1/*155*/, /*->13155*/
/*13000*/         OPC_CheckChild2Type, MVT::v4f32,
/*13002*/         OPC_RecordChild3, // #2 = $rsrc
/*13003*/         OPC_CheckChild3Type, MVT::v8i32,
/*13005*/         OPC_RecordChild4, // #3 = $sampler
/*13006*/         OPC_RecordChild5, // #4 = $dmask
/*13007*/         OPC_RecordChild6, // #5 = $unorm
/*13008*/         OPC_RecordChild7, // #6 = $glc
/*13009*/         OPC_MoveChild, 8,
/*13011*/         OPC_RecordNode, // #7 = $slc
/*13012*/         OPC_MoveParent,
/*13013*/         OPC_MoveChild, 9,
/*13015*/         OPC_RecordNode, // #8 = $lwe
/*13016*/         OPC_MoveParent,
/*13017*/         OPC_MoveChild, 10,
/*13019*/         OPC_RecordNode, // #9 = $da
/*13020*/         OPC_MoveParent,
/*13021*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13066
/*13024*/           OPC_EmitMergeInputChains1_0,
/*13025*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13028*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13031*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13034*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13037*/           OPC_EmitInteger, MVT::i1, 0, 
/*13040*/           OPC_EmitInteger, MVT::i1, 0, 
/*13043*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13046*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13049*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13066*/         /*SwitchType*/ 42, MVT::v2f32,// ->13110
/*13068*/           OPC_EmitMergeInputChains1_0,
/*13069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13081*/           OPC_EmitInteger, MVT::i1, 0, 
/*13084*/           OPC_EmitInteger, MVT::i1, 0, 
/*13087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13110*/         /*SwitchType*/ 42, MVT::v4f32,// ->13154
/*13112*/           OPC_EmitMergeInputChains1_0,
/*13113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13125*/           OPC_EmitInteger, MVT::i1, 0, 
/*13128*/           OPC_EmitInteger, MVT::i1, 0, 
/*13131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13154*/         0, // EndSwitchType
/*13155*/       /*Scope*/ 27|128,1/*155*/, /*->13312*/
/*13157*/         OPC_CheckChild2Type, MVT::v8f32,
/*13159*/         OPC_RecordChild3, // #2 = $rsrc
/*13160*/         OPC_CheckChild3Type, MVT::v8i32,
/*13162*/         OPC_RecordChild4, // #3 = $sampler
/*13163*/         OPC_RecordChild5, // #4 = $dmask
/*13164*/         OPC_RecordChild6, // #5 = $unorm
/*13165*/         OPC_RecordChild7, // #6 = $glc
/*13166*/         OPC_MoveChild, 8,
/*13168*/         OPC_RecordNode, // #7 = $slc
/*13169*/         OPC_MoveParent,
/*13170*/         OPC_MoveChild, 9,
/*13172*/         OPC_RecordNode, // #8 = $lwe
/*13173*/         OPC_MoveParent,
/*13174*/         OPC_MoveChild, 10,
/*13176*/         OPC_RecordNode, // #9 = $da
/*13177*/         OPC_MoveParent,
/*13178*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13223
/*13181*/           OPC_EmitMergeInputChains1_0,
/*13182*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13185*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13188*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13191*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13194*/           OPC_EmitInteger, MVT::i1, 0, 
/*13197*/           OPC_EmitInteger, MVT::i1, 0, 
/*13200*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13203*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13206*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13223*/         /*SwitchType*/ 42, MVT::v2f32,// ->13267
/*13225*/           OPC_EmitMergeInputChains1_0,
/*13226*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13229*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13232*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13235*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13238*/           OPC_EmitInteger, MVT::i1, 0, 
/*13241*/           OPC_EmitInteger, MVT::i1, 0, 
/*13244*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13247*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13267*/         /*SwitchType*/ 42, MVT::v4f32,// ->13311
/*13269*/           OPC_EmitMergeInputChains1_0,
/*13270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13282*/           OPC_EmitInteger, MVT::i1, 0, 
/*13285*/           OPC_EmitInteger, MVT::i1, 0, 
/*13288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13311*/         0, // EndSwitchType
/*13312*/       /*Scope*/ 27|128,1/*155*/, /*->13469*/
/*13314*/         OPC_CheckChild2Type, MVT::v16f32,
/*13316*/         OPC_RecordChild3, // #2 = $rsrc
/*13317*/         OPC_CheckChild3Type, MVT::v8i32,
/*13319*/         OPC_RecordChild4, // #3 = $sampler
/*13320*/         OPC_RecordChild5, // #4 = $dmask
/*13321*/         OPC_RecordChild6, // #5 = $unorm
/*13322*/         OPC_RecordChild7, // #6 = $glc
/*13323*/         OPC_MoveChild, 8,
/*13325*/         OPC_RecordNode, // #7 = $slc
/*13326*/         OPC_MoveParent,
/*13327*/         OPC_MoveChild, 9,
/*13329*/         OPC_RecordNode, // #8 = $lwe
/*13330*/         OPC_MoveParent,
/*13331*/         OPC_MoveChild, 10,
/*13333*/         OPC_RecordNode, // #9 = $da
/*13334*/         OPC_MoveParent,
/*13335*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13380
/*13338*/           OPC_EmitMergeInputChains1_0,
/*13339*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13342*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13345*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13348*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13351*/           OPC_EmitInteger, MVT::i1, 0, 
/*13354*/           OPC_EmitInteger, MVT::i1, 0, 
/*13357*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13360*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13363*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13380*/         /*SwitchType*/ 42, MVT::v2f32,// ->13424
/*13382*/           OPC_EmitMergeInputChains1_0,
/*13383*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13386*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13389*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13392*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13395*/           OPC_EmitInteger, MVT::i1, 0, 
/*13398*/           OPC_EmitInteger, MVT::i1, 0, 
/*13401*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13404*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13424*/         /*SwitchType*/ 42, MVT::v4f32,// ->13468
/*13426*/           OPC_EmitMergeInputChains1_0,
/*13427*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13430*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13433*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13436*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13439*/           OPC_EmitInteger, MVT::i1, 0, 
/*13442*/           OPC_EmitInteger, MVT::i1, 0, 
/*13445*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13448*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13468*/         0, // EndSwitchType
/*13469*/       0, /*End of Scope*/
/*13470*/     /*Scope*/ 23|128,6/*791*/, /*->14263*/
/*13472*/       OPC_CheckChild1Integer, 64|128,3/*448*/, 
/*13475*/       OPC_RecordChild2, // #1 = $addr
/*13476*/       OPC_Scope, 27|128,1/*155*/, /*->13634*/ // 5 children in Scope
/*13479*/         OPC_CheckChild2Type, MVT::f32,
/*13481*/         OPC_RecordChild3, // #2 = $rsrc
/*13482*/         OPC_CheckChild3Type, MVT::v8i32,
/*13484*/         OPC_RecordChild4, // #3 = $sampler
/*13485*/         OPC_RecordChild5, // #4 = $dmask
/*13486*/         OPC_RecordChild6, // #5 = $unorm
/*13487*/         OPC_RecordChild7, // #6 = $glc
/*13488*/         OPC_MoveChild, 8,
/*13490*/         OPC_RecordNode, // #7 = $slc
/*13491*/         OPC_MoveParent,
/*13492*/         OPC_MoveChild, 9,
/*13494*/         OPC_RecordNode, // #8 = $lwe
/*13495*/         OPC_MoveParent,
/*13496*/         OPC_MoveChild, 10,
/*13498*/         OPC_RecordNode, // #9 = $da
/*13499*/         OPC_MoveParent,
/*13500*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13545
/*13503*/           OPC_EmitMergeInputChains1_0,
/*13504*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13507*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13510*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13513*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13516*/           OPC_EmitInteger, MVT::i1, 0, 
/*13519*/           OPC_EmitInteger, MVT::i1, 0, 
/*13522*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13525*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13528*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13545*/         /*SwitchType*/ 42, MVT::v2f32,// ->13589
/*13547*/           OPC_EmitMergeInputChains1_0,
/*13548*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13551*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13554*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13557*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13560*/           OPC_EmitInteger, MVT::i1, 0, 
/*13563*/           OPC_EmitInteger, MVT::i1, 0, 
/*13566*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13569*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13589*/         /*SwitchType*/ 42, MVT::v4f32,// ->13633
/*13591*/           OPC_EmitMergeInputChains1_0,
/*13592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13604*/           OPC_EmitInteger, MVT::i1, 0, 
/*13607*/           OPC_EmitInteger, MVT::i1, 0, 
/*13610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13633*/         0, // EndSwitchType
/*13634*/       /*Scope*/ 27|128,1/*155*/, /*->13791*/
/*13636*/         OPC_CheckChild2Type, MVT::v2f32,
/*13638*/         OPC_RecordChild3, // #2 = $rsrc
/*13639*/         OPC_CheckChild3Type, MVT::v8i32,
/*13641*/         OPC_RecordChild4, // #3 = $sampler
/*13642*/         OPC_RecordChild5, // #4 = $dmask
/*13643*/         OPC_RecordChild6, // #5 = $unorm
/*13644*/         OPC_RecordChild7, // #6 = $glc
/*13645*/         OPC_MoveChild, 8,
/*13647*/         OPC_RecordNode, // #7 = $slc
/*13648*/         OPC_MoveParent,
/*13649*/         OPC_MoveChild, 9,
/*13651*/         OPC_RecordNode, // #8 = $lwe
/*13652*/         OPC_MoveParent,
/*13653*/         OPC_MoveChild, 10,
/*13655*/         OPC_RecordNode, // #9 = $da
/*13656*/         OPC_MoveParent,
/*13657*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13702
/*13660*/           OPC_EmitMergeInputChains1_0,
/*13661*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13670*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13673*/           OPC_EmitInteger, MVT::i1, 0, 
/*13676*/           OPC_EmitInteger, MVT::i1, 0, 
/*13679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13682*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13702*/         /*SwitchType*/ 42, MVT::v2f32,// ->13746
/*13704*/           OPC_EmitMergeInputChains1_0,
/*13705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13717*/           OPC_EmitInteger, MVT::i1, 0, 
/*13720*/           OPC_EmitInteger, MVT::i1, 0, 
/*13723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13746*/         /*SwitchType*/ 42, MVT::v4f32,// ->13790
/*13748*/           OPC_EmitMergeInputChains1_0,
/*13749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13761*/           OPC_EmitInteger, MVT::i1, 0, 
/*13764*/           OPC_EmitInteger, MVT::i1, 0, 
/*13767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13790*/         0, // EndSwitchType
/*13791*/       /*Scope*/ 27|128,1/*155*/, /*->13948*/
/*13793*/         OPC_CheckChild2Type, MVT::v4f32,
/*13795*/         OPC_RecordChild3, // #2 = $rsrc
/*13796*/         OPC_CheckChild3Type, MVT::v8i32,
/*13798*/         OPC_RecordChild4, // #3 = $sampler
/*13799*/         OPC_RecordChild5, // #4 = $dmask
/*13800*/         OPC_RecordChild6, // #5 = $unorm
/*13801*/         OPC_RecordChild7, // #6 = $glc
/*13802*/         OPC_MoveChild, 8,
/*13804*/         OPC_RecordNode, // #7 = $slc
/*13805*/         OPC_MoveParent,
/*13806*/         OPC_MoveChild, 9,
/*13808*/         OPC_RecordNode, // #8 = $lwe
/*13809*/         OPC_MoveParent,
/*13810*/         OPC_MoveChild, 10,
/*13812*/         OPC_RecordNode, // #9 = $da
/*13813*/         OPC_MoveParent,
/*13814*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13859
/*13817*/           OPC_EmitMergeInputChains1_0,
/*13818*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13821*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13824*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13827*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13830*/           OPC_EmitInteger, MVT::i1, 0, 
/*13833*/           OPC_EmitInteger, MVT::i1, 0, 
/*13836*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13839*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13842*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13859*/         /*SwitchType*/ 42, MVT::v2f32,// ->13903
/*13861*/           OPC_EmitMergeInputChains1_0,
/*13862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13874*/           OPC_EmitInteger, MVT::i1, 0, 
/*13877*/           OPC_EmitInteger, MVT::i1, 0, 
/*13880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13903*/         /*SwitchType*/ 42, MVT::v4f32,// ->13947
/*13905*/           OPC_EmitMergeInputChains1_0,
/*13906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13918*/           OPC_EmitInteger, MVT::i1, 0, 
/*13921*/           OPC_EmitInteger, MVT::i1, 0, 
/*13924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13947*/         0, // EndSwitchType
/*13948*/       /*Scope*/ 27|128,1/*155*/, /*->14105*/
/*13950*/         OPC_CheckChild2Type, MVT::v8f32,
/*13952*/         OPC_RecordChild3, // #2 = $rsrc
/*13953*/         OPC_CheckChild3Type, MVT::v8i32,
/*13955*/         OPC_RecordChild4, // #3 = $sampler
/*13956*/         OPC_RecordChild5, // #4 = $dmask
/*13957*/         OPC_RecordChild6, // #5 = $unorm
/*13958*/         OPC_RecordChild7, // #6 = $glc
/*13959*/         OPC_MoveChild, 8,
/*13961*/         OPC_RecordNode, // #7 = $slc
/*13962*/         OPC_MoveParent,
/*13963*/         OPC_MoveChild, 9,
/*13965*/         OPC_RecordNode, // #8 = $lwe
/*13966*/         OPC_MoveParent,
/*13967*/         OPC_MoveChild, 10,
/*13969*/         OPC_RecordNode, // #9 = $da
/*13970*/         OPC_MoveParent,
/*13971*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14016
/*13974*/           OPC_EmitMergeInputChains1_0,
/*13975*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13978*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13981*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13984*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13987*/           OPC_EmitInteger, MVT::i1, 0, 
/*13990*/           OPC_EmitInteger, MVT::i1, 0, 
/*13993*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13996*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13999*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14016*/         /*SwitchType*/ 42, MVT::v2f32,// ->14060
/*14018*/           OPC_EmitMergeInputChains1_0,
/*14019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14031*/           OPC_EmitInteger, MVT::i1, 0, 
/*14034*/           OPC_EmitInteger, MVT::i1, 0, 
/*14037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14060*/         /*SwitchType*/ 42, MVT::v4f32,// ->14104
/*14062*/           OPC_EmitMergeInputChains1_0,
/*14063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14075*/           OPC_EmitInteger, MVT::i1, 0, 
/*14078*/           OPC_EmitInteger, MVT::i1, 0, 
/*14081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14104*/         0, // EndSwitchType
/*14105*/       /*Scope*/ 27|128,1/*155*/, /*->14262*/
/*14107*/         OPC_CheckChild2Type, MVT::v16f32,
/*14109*/         OPC_RecordChild3, // #2 = $rsrc
/*14110*/         OPC_CheckChild3Type, MVT::v8i32,
/*14112*/         OPC_RecordChild4, // #3 = $sampler
/*14113*/         OPC_RecordChild5, // #4 = $dmask
/*14114*/         OPC_RecordChild6, // #5 = $unorm
/*14115*/         OPC_RecordChild7, // #6 = $glc
/*14116*/         OPC_MoveChild, 8,
/*14118*/         OPC_RecordNode, // #7 = $slc
/*14119*/         OPC_MoveParent,
/*14120*/         OPC_MoveChild, 9,
/*14122*/         OPC_RecordNode, // #8 = $lwe
/*14123*/         OPC_MoveParent,
/*14124*/         OPC_MoveChild, 10,
/*14126*/         OPC_RecordNode, // #9 = $da
/*14127*/         OPC_MoveParent,
/*14128*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14173
/*14131*/           OPC_EmitMergeInputChains1_0,
/*14132*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14138*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14141*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14144*/           OPC_EmitInteger, MVT::i1, 0, 
/*14147*/           OPC_EmitInteger, MVT::i1, 0, 
/*14150*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14153*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14156*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14173*/         /*SwitchType*/ 42, MVT::v2f32,// ->14217
/*14175*/           OPC_EmitMergeInputChains1_0,
/*14176*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14179*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14188*/           OPC_EmitInteger, MVT::i1, 0, 
/*14191*/           OPC_EmitInteger, MVT::i1, 0, 
/*14194*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14197*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14217*/         /*SwitchType*/ 42, MVT::v4f32,// ->14261
/*14219*/           OPC_EmitMergeInputChains1_0,
/*14220*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14223*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14226*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14229*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14232*/           OPC_EmitInteger, MVT::i1, 0, 
/*14235*/           OPC_EmitInteger, MVT::i1, 0, 
/*14238*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14241*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14261*/         0, // EndSwitchType
/*14262*/       0, /*End of Scope*/
/*14263*/     /*Scope*/ 23|128,6/*791*/, /*->15056*/
/*14265*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*14268*/       OPC_RecordChild2, // #1 = $addr
/*14269*/       OPC_Scope, 27|128,1/*155*/, /*->14427*/ // 5 children in Scope
/*14272*/         OPC_CheckChild2Type, MVT::f32,
/*14274*/         OPC_RecordChild3, // #2 = $rsrc
/*14275*/         OPC_CheckChild3Type, MVT::v8i32,
/*14277*/         OPC_RecordChild4, // #3 = $sampler
/*14278*/         OPC_RecordChild5, // #4 = $dmask
/*14279*/         OPC_RecordChild6, // #5 = $unorm
/*14280*/         OPC_RecordChild7, // #6 = $glc
/*14281*/         OPC_MoveChild, 8,
/*14283*/         OPC_RecordNode, // #7 = $slc
/*14284*/         OPC_MoveParent,
/*14285*/         OPC_MoveChild, 9,
/*14287*/         OPC_RecordNode, // #8 = $lwe
/*14288*/         OPC_MoveParent,
/*14289*/         OPC_MoveChild, 10,
/*14291*/         OPC_RecordNode, // #9 = $da
/*14292*/         OPC_MoveParent,
/*14293*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14338
/*14296*/           OPC_EmitMergeInputChains1_0,
/*14297*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14300*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14303*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14306*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14309*/           OPC_EmitInteger, MVT::i1, 0, 
/*14312*/           OPC_EmitInteger, MVT::i1, 0, 
/*14315*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14318*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14321*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14338*/         /*SwitchType*/ 42, MVT::v2f32,// ->14382
/*14340*/           OPC_EmitMergeInputChains1_0,
/*14341*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14350*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14353*/           OPC_EmitInteger, MVT::i1, 0, 
/*14356*/           OPC_EmitInteger, MVT::i1, 0, 
/*14359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14362*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14382*/         /*SwitchType*/ 42, MVT::v4f32,// ->14426
/*14384*/           OPC_EmitMergeInputChains1_0,
/*14385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14397*/           OPC_EmitInteger, MVT::i1, 0, 
/*14400*/           OPC_EmitInteger, MVT::i1, 0, 
/*14403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14426*/         0, // EndSwitchType
/*14427*/       /*Scope*/ 27|128,1/*155*/, /*->14584*/
/*14429*/         OPC_CheckChild2Type, MVT::v2f32,
/*14431*/         OPC_RecordChild3, // #2 = $rsrc
/*14432*/         OPC_CheckChild3Type, MVT::v8i32,
/*14434*/         OPC_RecordChild4, // #3 = $sampler
/*14435*/         OPC_RecordChild5, // #4 = $dmask
/*14436*/         OPC_RecordChild6, // #5 = $unorm
/*14437*/         OPC_RecordChild7, // #6 = $glc
/*14438*/         OPC_MoveChild, 8,
/*14440*/         OPC_RecordNode, // #7 = $slc
/*14441*/         OPC_MoveParent,
/*14442*/         OPC_MoveChild, 9,
/*14444*/         OPC_RecordNode, // #8 = $lwe
/*14445*/         OPC_MoveParent,
/*14446*/         OPC_MoveChild, 10,
/*14448*/         OPC_RecordNode, // #9 = $da
/*14449*/         OPC_MoveParent,
/*14450*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14495
/*14453*/           OPC_EmitMergeInputChains1_0,
/*14454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14457*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14460*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14463*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14466*/           OPC_EmitInteger, MVT::i1, 0, 
/*14469*/           OPC_EmitInteger, MVT::i1, 0, 
/*14472*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14475*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14495*/         /*SwitchType*/ 42, MVT::v2f32,// ->14539
/*14497*/           OPC_EmitMergeInputChains1_0,
/*14498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14510*/           OPC_EmitInteger, MVT::i1, 0, 
/*14513*/           OPC_EmitInteger, MVT::i1, 0, 
/*14516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14539*/         /*SwitchType*/ 42, MVT::v4f32,// ->14583
/*14541*/           OPC_EmitMergeInputChains1_0,
/*14542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14554*/           OPC_EmitInteger, MVT::i1, 0, 
/*14557*/           OPC_EmitInteger, MVT::i1, 0, 
/*14560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14583*/         0, // EndSwitchType
/*14584*/       /*Scope*/ 27|128,1/*155*/, /*->14741*/
/*14586*/         OPC_CheckChild2Type, MVT::v4f32,
/*14588*/         OPC_RecordChild3, // #2 = $rsrc
/*14589*/         OPC_CheckChild3Type, MVT::v8i32,
/*14591*/         OPC_RecordChild4, // #3 = $sampler
/*14592*/         OPC_RecordChild5, // #4 = $dmask
/*14593*/         OPC_RecordChild6, // #5 = $unorm
/*14594*/         OPC_RecordChild7, // #6 = $glc
/*14595*/         OPC_MoveChild, 8,
/*14597*/         OPC_RecordNode, // #7 = $slc
/*14598*/         OPC_MoveParent,
/*14599*/         OPC_MoveChild, 9,
/*14601*/         OPC_RecordNode, // #8 = $lwe
/*14602*/         OPC_MoveParent,
/*14603*/         OPC_MoveChild, 10,
/*14605*/         OPC_RecordNode, // #9 = $da
/*14606*/         OPC_MoveParent,
/*14607*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14652
/*14610*/           OPC_EmitMergeInputChains1_0,
/*14611*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14614*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14617*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14620*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14623*/           OPC_EmitInteger, MVT::i1, 0, 
/*14626*/           OPC_EmitInteger, MVT::i1, 0, 
/*14629*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14632*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14635*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14652*/         /*SwitchType*/ 42, MVT::v2f32,// ->14696
/*14654*/           OPC_EmitMergeInputChains1_0,
/*14655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14667*/           OPC_EmitInteger, MVT::i1, 0, 
/*14670*/           OPC_EmitInteger, MVT::i1, 0, 
/*14673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14696*/         /*SwitchType*/ 42, MVT::v4f32,// ->14740
/*14698*/           OPC_EmitMergeInputChains1_0,
/*14699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14711*/           OPC_EmitInteger, MVT::i1, 0, 
/*14714*/           OPC_EmitInteger, MVT::i1, 0, 
/*14717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14740*/         0, // EndSwitchType
/*14741*/       /*Scope*/ 27|128,1/*155*/, /*->14898*/
/*14743*/         OPC_CheckChild2Type, MVT::v8f32,
/*14745*/         OPC_RecordChild3, // #2 = $rsrc
/*14746*/         OPC_CheckChild3Type, MVT::v8i32,
/*14748*/         OPC_RecordChild4, // #3 = $sampler
/*14749*/         OPC_RecordChild5, // #4 = $dmask
/*14750*/         OPC_RecordChild6, // #5 = $unorm
/*14751*/         OPC_RecordChild7, // #6 = $glc
/*14752*/         OPC_MoveChild, 8,
/*14754*/         OPC_RecordNode, // #7 = $slc
/*14755*/         OPC_MoveParent,
/*14756*/         OPC_MoveChild, 9,
/*14758*/         OPC_RecordNode, // #8 = $lwe
/*14759*/         OPC_MoveParent,
/*14760*/         OPC_MoveChild, 10,
/*14762*/         OPC_RecordNode, // #9 = $da
/*14763*/         OPC_MoveParent,
/*14764*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14809
/*14767*/           OPC_EmitMergeInputChains1_0,
/*14768*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14771*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14774*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14777*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14780*/           OPC_EmitInteger, MVT::i1, 0, 
/*14783*/           OPC_EmitInteger, MVT::i1, 0, 
/*14786*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14789*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14792*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14809*/         /*SwitchType*/ 42, MVT::v2f32,// ->14853
/*14811*/           OPC_EmitMergeInputChains1_0,
/*14812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14824*/           OPC_EmitInteger, MVT::i1, 0, 
/*14827*/           OPC_EmitInteger, MVT::i1, 0, 
/*14830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14853*/         /*SwitchType*/ 42, MVT::v4f32,// ->14897
/*14855*/           OPC_EmitMergeInputChains1_0,
/*14856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14868*/           OPC_EmitInteger, MVT::i1, 0, 
/*14871*/           OPC_EmitInteger, MVT::i1, 0, 
/*14874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14897*/         0, // EndSwitchType
/*14898*/       /*Scope*/ 27|128,1/*155*/, /*->15055*/
/*14900*/         OPC_CheckChild2Type, MVT::v16f32,
/*14902*/         OPC_RecordChild3, // #2 = $rsrc
/*14903*/         OPC_CheckChild3Type, MVT::v8i32,
/*14905*/         OPC_RecordChild4, // #3 = $sampler
/*14906*/         OPC_RecordChild5, // #4 = $dmask
/*14907*/         OPC_RecordChild6, // #5 = $unorm
/*14908*/         OPC_RecordChild7, // #6 = $glc
/*14909*/         OPC_MoveChild, 8,
/*14911*/         OPC_RecordNode, // #7 = $slc
/*14912*/         OPC_MoveParent,
/*14913*/         OPC_MoveChild, 9,
/*14915*/         OPC_RecordNode, // #8 = $lwe
/*14916*/         OPC_MoveParent,
/*14917*/         OPC_MoveChild, 10,
/*14919*/         OPC_RecordNode, // #9 = $da
/*14920*/         OPC_MoveParent,
/*14921*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14966
/*14924*/           OPC_EmitMergeInputChains1_0,
/*14925*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14928*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14931*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14934*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14937*/           OPC_EmitInteger, MVT::i1, 0, 
/*14940*/           OPC_EmitInteger, MVT::i1, 0, 
/*14943*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14946*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14966*/         /*SwitchType*/ 42, MVT::v2f32,// ->15010
/*14968*/           OPC_EmitMergeInputChains1_0,
/*14969*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14972*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14975*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14978*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14981*/           OPC_EmitInteger, MVT::i1, 0, 
/*14984*/           OPC_EmitInteger, MVT::i1, 0, 
/*14987*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14990*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14993*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15010*/         /*SwitchType*/ 42, MVT::v4f32,// ->15054
/*15012*/           OPC_EmitMergeInputChains1_0,
/*15013*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15016*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15019*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15022*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15025*/           OPC_EmitInteger, MVT::i1, 0, 
/*15028*/           OPC_EmitInteger, MVT::i1, 0, 
/*15031*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15034*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15054*/         0, // EndSwitchType
/*15055*/       0, /*End of Scope*/
/*15056*/     /*Scope*/ 23|128,6/*791*/, /*->15849*/
/*15058*/       OPC_CheckChild1Integer, 68|128,3/*452*/, 
/*15061*/       OPC_RecordChild2, // #1 = $addr
/*15062*/       OPC_Scope, 27|128,1/*155*/, /*->15220*/ // 5 children in Scope
/*15065*/         OPC_CheckChild2Type, MVT::f32,
/*15067*/         OPC_RecordChild3, // #2 = $rsrc
/*15068*/         OPC_CheckChild3Type, MVT::v8i32,
/*15070*/         OPC_RecordChild4, // #3 = $sampler
/*15071*/         OPC_RecordChild5, // #4 = $dmask
/*15072*/         OPC_RecordChild6, // #5 = $unorm
/*15073*/         OPC_RecordChild7, // #6 = $glc
/*15074*/         OPC_MoveChild, 8,
/*15076*/         OPC_RecordNode, // #7 = $slc
/*15077*/         OPC_MoveParent,
/*15078*/         OPC_MoveChild, 9,
/*15080*/         OPC_RecordNode, // #8 = $lwe
/*15081*/         OPC_MoveParent,
/*15082*/         OPC_MoveChild, 10,
/*15084*/         OPC_RecordNode, // #9 = $da
/*15085*/         OPC_MoveParent,
/*15086*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15131
/*15089*/           OPC_EmitMergeInputChains1_0,
/*15090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15102*/           OPC_EmitInteger, MVT::i1, 0, 
/*15105*/           OPC_EmitInteger, MVT::i1, 0, 
/*15108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15131*/         /*SwitchType*/ 42, MVT::v2f32,// ->15175
/*15133*/           OPC_EmitMergeInputChains1_0,
/*15134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15146*/           OPC_EmitInteger, MVT::i1, 0, 
/*15149*/           OPC_EmitInteger, MVT::i1, 0, 
/*15152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15175*/         /*SwitchType*/ 42, MVT::v4f32,// ->15219
/*15177*/           OPC_EmitMergeInputChains1_0,
/*15178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15190*/           OPC_EmitInteger, MVT::i1, 0, 
/*15193*/           OPC_EmitInteger, MVT::i1, 0, 
/*15196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15219*/         0, // EndSwitchType
/*15220*/       /*Scope*/ 27|128,1/*155*/, /*->15377*/
/*15222*/         OPC_CheckChild2Type, MVT::v2f32,
/*15224*/         OPC_RecordChild3, // #2 = $rsrc
/*15225*/         OPC_CheckChild3Type, MVT::v8i32,
/*15227*/         OPC_RecordChild4, // #3 = $sampler
/*15228*/         OPC_RecordChild5, // #4 = $dmask
/*15229*/         OPC_RecordChild6, // #5 = $unorm
/*15230*/         OPC_RecordChild7, // #6 = $glc
/*15231*/         OPC_MoveChild, 8,
/*15233*/         OPC_RecordNode, // #7 = $slc
/*15234*/         OPC_MoveParent,
/*15235*/         OPC_MoveChild, 9,
/*15237*/         OPC_RecordNode, // #8 = $lwe
/*15238*/         OPC_MoveParent,
/*15239*/         OPC_MoveChild, 10,
/*15241*/         OPC_RecordNode, // #9 = $da
/*15242*/         OPC_MoveParent,
/*15243*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15288
/*15246*/           OPC_EmitMergeInputChains1_0,
/*15247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15259*/           OPC_EmitInteger, MVT::i1, 0, 
/*15262*/           OPC_EmitInteger, MVT::i1, 0, 
/*15265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15288*/         /*SwitchType*/ 42, MVT::v2f32,// ->15332
/*15290*/           OPC_EmitMergeInputChains1_0,
/*15291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15303*/           OPC_EmitInteger, MVT::i1, 0, 
/*15306*/           OPC_EmitInteger, MVT::i1, 0, 
/*15309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15332*/         /*SwitchType*/ 42, MVT::v4f32,// ->15376
/*15334*/           OPC_EmitMergeInputChains1_0,
/*15335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15347*/           OPC_EmitInteger, MVT::i1, 0, 
/*15350*/           OPC_EmitInteger, MVT::i1, 0, 
/*15353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15376*/         0, // EndSwitchType
/*15377*/       /*Scope*/ 27|128,1/*155*/, /*->15534*/
/*15379*/         OPC_CheckChild2Type, MVT::v4f32,
/*15381*/         OPC_RecordChild3, // #2 = $rsrc
/*15382*/         OPC_CheckChild3Type, MVT::v8i32,
/*15384*/         OPC_RecordChild4, // #3 = $sampler
/*15385*/         OPC_RecordChild5, // #4 = $dmask
/*15386*/         OPC_RecordChild6, // #5 = $unorm
/*15387*/         OPC_RecordChild7, // #6 = $glc
/*15388*/         OPC_MoveChild, 8,
/*15390*/         OPC_RecordNode, // #7 = $slc
/*15391*/         OPC_MoveParent,
/*15392*/         OPC_MoveChild, 9,
/*15394*/         OPC_RecordNode, // #8 = $lwe
/*15395*/         OPC_MoveParent,
/*15396*/         OPC_MoveChild, 10,
/*15398*/         OPC_RecordNode, // #9 = $da
/*15399*/         OPC_MoveParent,
/*15400*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15445
/*15403*/           OPC_EmitMergeInputChains1_0,
/*15404*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15407*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15410*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15413*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15416*/           OPC_EmitInteger, MVT::i1, 0, 
/*15419*/           OPC_EmitInteger, MVT::i1, 0, 
/*15422*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15425*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15428*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15445*/         /*SwitchType*/ 42, MVT::v2f32,// ->15489
/*15447*/           OPC_EmitMergeInputChains1_0,
/*15448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15460*/           OPC_EmitInteger, MVT::i1, 0, 
/*15463*/           OPC_EmitInteger, MVT::i1, 0, 
/*15466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15489*/         /*SwitchType*/ 42, MVT::v4f32,// ->15533
/*15491*/           OPC_EmitMergeInputChains1_0,
/*15492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15504*/           OPC_EmitInteger, MVT::i1, 0, 
/*15507*/           OPC_EmitInteger, MVT::i1, 0, 
/*15510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15533*/         0, // EndSwitchType
/*15534*/       /*Scope*/ 27|128,1/*155*/, /*->15691*/
/*15536*/         OPC_CheckChild2Type, MVT::v8f32,
/*15538*/         OPC_RecordChild3, // #2 = $rsrc
/*15539*/         OPC_CheckChild3Type, MVT::v8i32,
/*15541*/         OPC_RecordChild4, // #3 = $sampler
/*15542*/         OPC_RecordChild5, // #4 = $dmask
/*15543*/         OPC_RecordChild6, // #5 = $unorm
/*15544*/         OPC_RecordChild7, // #6 = $glc
/*15545*/         OPC_MoveChild, 8,
/*15547*/         OPC_RecordNode, // #7 = $slc
/*15548*/         OPC_MoveParent,
/*15549*/         OPC_MoveChild, 9,
/*15551*/         OPC_RecordNode, // #8 = $lwe
/*15552*/         OPC_MoveParent,
/*15553*/         OPC_MoveChild, 10,
/*15555*/         OPC_RecordNode, // #9 = $da
/*15556*/         OPC_MoveParent,
/*15557*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15602
/*15560*/           OPC_EmitMergeInputChains1_0,
/*15561*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15564*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15567*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15570*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15573*/           OPC_EmitInteger, MVT::i1, 0, 
/*15576*/           OPC_EmitInteger, MVT::i1, 0, 
/*15579*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15582*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15585*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15602*/         /*SwitchType*/ 42, MVT::v2f32,// ->15646
/*15604*/           OPC_EmitMergeInputChains1_0,
/*15605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15617*/           OPC_EmitInteger, MVT::i1, 0, 
/*15620*/           OPC_EmitInteger, MVT::i1, 0, 
/*15623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15646*/         /*SwitchType*/ 42, MVT::v4f32,// ->15690
/*15648*/           OPC_EmitMergeInputChains1_0,
/*15649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15661*/           OPC_EmitInteger, MVT::i1, 0, 
/*15664*/           OPC_EmitInteger, MVT::i1, 0, 
/*15667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15690*/         0, // EndSwitchType
/*15691*/       /*Scope*/ 27|128,1/*155*/, /*->15848*/
/*15693*/         OPC_CheckChild2Type, MVT::v16f32,
/*15695*/         OPC_RecordChild3, // #2 = $rsrc
/*15696*/         OPC_CheckChild3Type, MVT::v8i32,
/*15698*/         OPC_RecordChild4, // #3 = $sampler
/*15699*/         OPC_RecordChild5, // #4 = $dmask
/*15700*/         OPC_RecordChild6, // #5 = $unorm
/*15701*/         OPC_RecordChild7, // #6 = $glc
/*15702*/         OPC_MoveChild, 8,
/*15704*/         OPC_RecordNode, // #7 = $slc
/*15705*/         OPC_MoveParent,
/*15706*/         OPC_MoveChild, 9,
/*15708*/         OPC_RecordNode, // #8 = $lwe
/*15709*/         OPC_MoveParent,
/*15710*/         OPC_MoveChild, 10,
/*15712*/         OPC_RecordNode, // #9 = $da
/*15713*/         OPC_MoveParent,
/*15714*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15759
/*15717*/           OPC_EmitMergeInputChains1_0,
/*15718*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15721*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15724*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15727*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15730*/           OPC_EmitInteger, MVT::i1, 0, 
/*15733*/           OPC_EmitInteger, MVT::i1, 0, 
/*15736*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15739*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15742*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15759*/         /*SwitchType*/ 42, MVT::v2f32,// ->15803
/*15761*/           OPC_EmitMergeInputChains1_0,
/*15762*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15768*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15771*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15774*/           OPC_EmitInteger, MVT::i1, 0, 
/*15777*/           OPC_EmitInteger, MVT::i1, 0, 
/*15780*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15783*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15803*/         /*SwitchType*/ 42, MVT::v4f32,// ->15847
/*15805*/           OPC_EmitMergeInputChains1_0,
/*15806*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15809*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15812*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15815*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15818*/           OPC_EmitInteger, MVT::i1, 0, 
/*15821*/           OPC_EmitInteger, MVT::i1, 0, 
/*15824*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15827*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15830*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15847*/         0, // EndSwitchType
/*15848*/       0, /*End of Scope*/
/*15849*/     /*Scope*/ 23|128,6/*791*/, /*->16642*/
/*15851*/       OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*15854*/       OPC_RecordChild2, // #1 = $addr
/*15855*/       OPC_Scope, 27|128,1/*155*/, /*->16013*/ // 5 children in Scope
/*15858*/         OPC_CheckChild2Type, MVT::f32,
/*15860*/         OPC_RecordChild3, // #2 = $rsrc
/*15861*/         OPC_CheckChild3Type, MVT::v8i32,
/*15863*/         OPC_RecordChild4, // #3 = $sampler
/*15864*/         OPC_RecordChild5, // #4 = $dmask
/*15865*/         OPC_RecordChild6, // #5 = $unorm
/*15866*/         OPC_RecordChild7, // #6 = $glc
/*15867*/         OPC_MoveChild, 8,
/*15869*/         OPC_RecordNode, // #7 = $slc
/*15870*/         OPC_MoveParent,
/*15871*/         OPC_MoveChild, 9,
/*15873*/         OPC_RecordNode, // #8 = $lwe
/*15874*/         OPC_MoveParent,
/*15875*/         OPC_MoveChild, 10,
/*15877*/         OPC_RecordNode, // #9 = $da
/*15878*/         OPC_MoveParent,
/*15879*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15924
/*15882*/           OPC_EmitMergeInputChains1_0,
/*15883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15895*/           OPC_EmitInteger, MVT::i1, 0, 
/*15898*/           OPC_EmitInteger, MVT::i1, 0, 
/*15901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15924*/         /*SwitchType*/ 42, MVT::v2f32,// ->15968
/*15926*/           OPC_EmitMergeInputChains1_0,
/*15927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15939*/           OPC_EmitInteger, MVT::i1, 0, 
/*15942*/           OPC_EmitInteger, MVT::i1, 0, 
/*15945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15968*/         /*SwitchType*/ 42, MVT::v4f32,// ->16012
/*15970*/           OPC_EmitMergeInputChains1_0,
/*15971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15983*/           OPC_EmitInteger, MVT::i1, 0, 
/*15986*/           OPC_EmitInteger, MVT::i1, 0, 
/*15989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16012*/         0, // EndSwitchType
/*16013*/       /*Scope*/ 27|128,1/*155*/, /*->16170*/
/*16015*/         OPC_CheckChild2Type, MVT::v2f32,
/*16017*/         OPC_RecordChild3, // #2 = $rsrc
/*16018*/         OPC_CheckChild3Type, MVT::v8i32,
/*16020*/         OPC_RecordChild4, // #3 = $sampler
/*16021*/         OPC_RecordChild5, // #4 = $dmask
/*16022*/         OPC_RecordChild6, // #5 = $unorm
/*16023*/         OPC_RecordChild7, // #6 = $glc
/*16024*/         OPC_MoveChild, 8,
/*16026*/         OPC_RecordNode, // #7 = $slc
/*16027*/         OPC_MoveParent,
/*16028*/         OPC_MoveChild, 9,
/*16030*/         OPC_RecordNode, // #8 = $lwe
/*16031*/         OPC_MoveParent,
/*16032*/         OPC_MoveChild, 10,
/*16034*/         OPC_RecordNode, // #9 = $da
/*16035*/         OPC_MoveParent,
/*16036*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16081
/*16039*/           OPC_EmitMergeInputChains1_0,
/*16040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16052*/           OPC_EmitInteger, MVT::i1, 0, 
/*16055*/           OPC_EmitInteger, MVT::i1, 0, 
/*16058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16081*/         /*SwitchType*/ 42, MVT::v2f32,// ->16125
/*16083*/           OPC_EmitMergeInputChains1_0,
/*16084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16096*/           OPC_EmitInteger, MVT::i1, 0, 
/*16099*/           OPC_EmitInteger, MVT::i1, 0, 
/*16102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16125*/         /*SwitchType*/ 42, MVT::v4f32,// ->16169
/*16127*/           OPC_EmitMergeInputChains1_0,
/*16128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16140*/           OPC_EmitInteger, MVT::i1, 0, 
/*16143*/           OPC_EmitInteger, MVT::i1, 0, 
/*16146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16169*/         0, // EndSwitchType
/*16170*/       /*Scope*/ 27|128,1/*155*/, /*->16327*/
/*16172*/         OPC_CheckChild2Type, MVT::v4f32,
/*16174*/         OPC_RecordChild3, // #2 = $rsrc
/*16175*/         OPC_CheckChild3Type, MVT::v8i32,
/*16177*/         OPC_RecordChild4, // #3 = $sampler
/*16178*/         OPC_RecordChild5, // #4 = $dmask
/*16179*/         OPC_RecordChild6, // #5 = $unorm
/*16180*/         OPC_RecordChild7, // #6 = $glc
/*16181*/         OPC_MoveChild, 8,
/*16183*/         OPC_RecordNode, // #7 = $slc
/*16184*/         OPC_MoveParent,
/*16185*/         OPC_MoveChild, 9,
/*16187*/         OPC_RecordNode, // #8 = $lwe
/*16188*/         OPC_MoveParent,
/*16189*/         OPC_MoveChild, 10,
/*16191*/         OPC_RecordNode, // #9 = $da
/*16192*/         OPC_MoveParent,
/*16193*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16238
/*16196*/           OPC_EmitMergeInputChains1_0,
/*16197*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16203*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16206*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16209*/           OPC_EmitInteger, MVT::i1, 0, 
/*16212*/           OPC_EmitInteger, MVT::i1, 0, 
/*16215*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16218*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16221*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16238*/         /*SwitchType*/ 42, MVT::v2f32,// ->16282
/*16240*/           OPC_EmitMergeInputChains1_0,
/*16241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16253*/           OPC_EmitInteger, MVT::i1, 0, 
/*16256*/           OPC_EmitInteger, MVT::i1, 0, 
/*16259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16282*/         /*SwitchType*/ 42, MVT::v4f32,// ->16326
/*16284*/           OPC_EmitMergeInputChains1_0,
/*16285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16297*/           OPC_EmitInteger, MVT::i1, 0, 
/*16300*/           OPC_EmitInteger, MVT::i1, 0, 
/*16303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16326*/         0, // EndSwitchType
/*16327*/       /*Scope*/ 27|128,1/*155*/, /*->16484*/
/*16329*/         OPC_CheckChild2Type, MVT::v8f32,
/*16331*/         OPC_RecordChild3, // #2 = $rsrc
/*16332*/         OPC_CheckChild3Type, MVT::v8i32,
/*16334*/         OPC_RecordChild4, // #3 = $sampler
/*16335*/         OPC_RecordChild5, // #4 = $dmask
/*16336*/         OPC_RecordChild6, // #5 = $unorm
/*16337*/         OPC_RecordChild7, // #6 = $glc
/*16338*/         OPC_MoveChild, 8,
/*16340*/         OPC_RecordNode, // #7 = $slc
/*16341*/         OPC_MoveParent,
/*16342*/         OPC_MoveChild, 9,
/*16344*/         OPC_RecordNode, // #8 = $lwe
/*16345*/         OPC_MoveParent,
/*16346*/         OPC_MoveChild, 10,
/*16348*/         OPC_RecordNode, // #9 = $da
/*16349*/         OPC_MoveParent,
/*16350*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16395
/*16353*/           OPC_EmitMergeInputChains1_0,
/*16354*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16357*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16360*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16363*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16366*/           OPC_EmitInteger, MVT::i1, 0, 
/*16369*/           OPC_EmitInteger, MVT::i1, 0, 
/*16372*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16375*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16378*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16395*/         /*SwitchType*/ 42, MVT::v2f32,// ->16439
/*16397*/           OPC_EmitMergeInputChains1_0,
/*16398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16410*/           OPC_EmitInteger, MVT::i1, 0, 
/*16413*/           OPC_EmitInteger, MVT::i1, 0, 
/*16416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16439*/         /*SwitchType*/ 42, MVT::v4f32,// ->16483
/*16441*/           OPC_EmitMergeInputChains1_0,
/*16442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16454*/           OPC_EmitInteger, MVT::i1, 0, 
/*16457*/           OPC_EmitInteger, MVT::i1, 0, 
/*16460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16483*/         0, // EndSwitchType
/*16484*/       /*Scope*/ 27|128,1/*155*/, /*->16641*/
/*16486*/         OPC_CheckChild2Type, MVT::v16f32,
/*16488*/         OPC_RecordChild3, // #2 = $rsrc
/*16489*/         OPC_CheckChild3Type, MVT::v8i32,
/*16491*/         OPC_RecordChild4, // #3 = $sampler
/*16492*/         OPC_RecordChild5, // #4 = $dmask
/*16493*/         OPC_RecordChild6, // #5 = $unorm
/*16494*/         OPC_RecordChild7, // #6 = $glc
/*16495*/         OPC_MoveChild, 8,
/*16497*/         OPC_RecordNode, // #7 = $slc
/*16498*/         OPC_MoveParent,
/*16499*/         OPC_MoveChild, 9,
/*16501*/         OPC_RecordNode, // #8 = $lwe
/*16502*/         OPC_MoveParent,
/*16503*/         OPC_MoveChild, 10,
/*16505*/         OPC_RecordNode, // #9 = $da
/*16506*/         OPC_MoveParent,
/*16507*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16552
/*16510*/           OPC_EmitMergeInputChains1_0,
/*16511*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16514*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16517*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16520*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16523*/           OPC_EmitInteger, MVT::i1, 0, 
/*16526*/           OPC_EmitInteger, MVT::i1, 0, 
/*16529*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16532*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16535*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16552*/         /*SwitchType*/ 42, MVT::v2f32,// ->16596
/*16554*/           OPC_EmitMergeInputChains1_0,
/*16555*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16558*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16561*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16564*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16567*/           OPC_EmitInteger, MVT::i1, 0, 
/*16570*/           OPC_EmitInteger, MVT::i1, 0, 
/*16573*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16576*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16596*/         /*SwitchType*/ 42, MVT::v4f32,// ->16640
/*16598*/           OPC_EmitMergeInputChains1_0,
/*16599*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16602*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16605*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16608*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16611*/           OPC_EmitInteger, MVT::i1, 0, 
/*16614*/           OPC_EmitInteger, MVT::i1, 0, 
/*16617*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16620*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16640*/         0, // EndSwitchType
/*16641*/       0, /*End of Scope*/
/*16642*/     /*Scope*/ 23|128,6/*791*/, /*->17435*/
/*16644*/       OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*16647*/       OPC_RecordChild2, // #1 = $addr
/*16648*/       OPC_Scope, 27|128,1/*155*/, /*->16806*/ // 5 children in Scope
/*16651*/         OPC_CheckChild2Type, MVT::f32,
/*16653*/         OPC_RecordChild3, // #2 = $rsrc
/*16654*/         OPC_CheckChild3Type, MVT::v8i32,
/*16656*/         OPC_RecordChild4, // #3 = $sampler
/*16657*/         OPC_RecordChild5, // #4 = $dmask
/*16658*/         OPC_RecordChild6, // #5 = $unorm
/*16659*/         OPC_RecordChild7, // #6 = $glc
/*16660*/         OPC_MoveChild, 8,
/*16662*/         OPC_RecordNode, // #7 = $slc
/*16663*/         OPC_MoveParent,
/*16664*/         OPC_MoveChild, 9,
/*16666*/         OPC_RecordNode, // #8 = $lwe
/*16667*/         OPC_MoveParent,
/*16668*/         OPC_MoveChild, 10,
/*16670*/         OPC_RecordNode, // #9 = $da
/*16671*/         OPC_MoveParent,
/*16672*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16717
/*16675*/           OPC_EmitMergeInputChains1_0,
/*16676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16688*/           OPC_EmitInteger, MVT::i1, 0, 
/*16691*/           OPC_EmitInteger, MVT::i1, 0, 
/*16694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16717*/         /*SwitchType*/ 42, MVT::v2f32,// ->16761
/*16719*/           OPC_EmitMergeInputChains1_0,
/*16720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16732*/           OPC_EmitInteger, MVT::i1, 0, 
/*16735*/           OPC_EmitInteger, MVT::i1, 0, 
/*16738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16761*/         /*SwitchType*/ 42, MVT::v4f32,// ->16805
/*16763*/           OPC_EmitMergeInputChains1_0,
/*16764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16776*/           OPC_EmitInteger, MVT::i1, 0, 
/*16779*/           OPC_EmitInteger, MVT::i1, 0, 
/*16782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16805*/         0, // EndSwitchType
/*16806*/       /*Scope*/ 27|128,1/*155*/, /*->16963*/
/*16808*/         OPC_CheckChild2Type, MVT::v2f32,
/*16810*/         OPC_RecordChild3, // #2 = $rsrc
/*16811*/         OPC_CheckChild3Type, MVT::v8i32,
/*16813*/         OPC_RecordChild4, // #3 = $sampler
/*16814*/         OPC_RecordChild5, // #4 = $dmask
/*16815*/         OPC_RecordChild6, // #5 = $unorm
/*16816*/         OPC_RecordChild7, // #6 = $glc
/*16817*/         OPC_MoveChild, 8,
/*16819*/         OPC_RecordNode, // #7 = $slc
/*16820*/         OPC_MoveParent,
/*16821*/         OPC_MoveChild, 9,
/*16823*/         OPC_RecordNode, // #8 = $lwe
/*16824*/         OPC_MoveParent,
/*16825*/         OPC_MoveChild, 10,
/*16827*/         OPC_RecordNode, // #9 = $da
/*16828*/         OPC_MoveParent,
/*16829*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16874
/*16832*/           OPC_EmitMergeInputChains1_0,
/*16833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16845*/           OPC_EmitInteger, MVT::i1, 0, 
/*16848*/           OPC_EmitInteger, MVT::i1, 0, 
/*16851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16874*/         /*SwitchType*/ 42, MVT::v2f32,// ->16918
/*16876*/           OPC_EmitMergeInputChains1_0,
/*16877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16889*/           OPC_EmitInteger, MVT::i1, 0, 
/*16892*/           OPC_EmitInteger, MVT::i1, 0, 
/*16895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16918*/         /*SwitchType*/ 42, MVT::v4f32,// ->16962
/*16920*/           OPC_EmitMergeInputChains1_0,
/*16921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16933*/           OPC_EmitInteger, MVT::i1, 0, 
/*16936*/           OPC_EmitInteger, MVT::i1, 0, 
/*16939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16962*/         0, // EndSwitchType
/*16963*/       /*Scope*/ 27|128,1/*155*/, /*->17120*/
/*16965*/         OPC_CheckChild2Type, MVT::v4f32,
/*16967*/         OPC_RecordChild3, // #2 = $rsrc
/*16968*/         OPC_CheckChild3Type, MVT::v8i32,
/*16970*/         OPC_RecordChild4, // #3 = $sampler
/*16971*/         OPC_RecordChild5, // #4 = $dmask
/*16972*/         OPC_RecordChild6, // #5 = $unorm
/*16973*/         OPC_RecordChild7, // #6 = $glc
/*16974*/         OPC_MoveChild, 8,
/*16976*/         OPC_RecordNode, // #7 = $slc
/*16977*/         OPC_MoveParent,
/*16978*/         OPC_MoveChild, 9,
/*16980*/         OPC_RecordNode, // #8 = $lwe
/*16981*/         OPC_MoveParent,
/*16982*/         OPC_MoveChild, 10,
/*16984*/         OPC_RecordNode, // #9 = $da
/*16985*/         OPC_MoveParent,
/*16986*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17031
/*16989*/           OPC_EmitMergeInputChains1_0,
/*16990*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16993*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16996*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16999*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17002*/           OPC_EmitInteger, MVT::i1, 0, 
/*17005*/           OPC_EmitInteger, MVT::i1, 0, 
/*17008*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17011*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17014*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17031*/         /*SwitchType*/ 42, MVT::v2f32,// ->17075
/*17033*/           OPC_EmitMergeInputChains1_0,
/*17034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17046*/           OPC_EmitInteger, MVT::i1, 0, 
/*17049*/           OPC_EmitInteger, MVT::i1, 0, 
/*17052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17075*/         /*SwitchType*/ 42, MVT::v4f32,// ->17119
/*17077*/           OPC_EmitMergeInputChains1_0,
/*17078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17090*/           OPC_EmitInteger, MVT::i1, 0, 
/*17093*/           OPC_EmitInteger, MVT::i1, 0, 
/*17096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17119*/         0, // EndSwitchType
/*17120*/       /*Scope*/ 27|128,1/*155*/, /*->17277*/
/*17122*/         OPC_CheckChild2Type, MVT::v8f32,
/*17124*/         OPC_RecordChild3, // #2 = $rsrc
/*17125*/         OPC_CheckChild3Type, MVT::v8i32,
/*17127*/         OPC_RecordChild4, // #3 = $sampler
/*17128*/         OPC_RecordChild5, // #4 = $dmask
/*17129*/         OPC_RecordChild6, // #5 = $unorm
/*17130*/         OPC_RecordChild7, // #6 = $glc
/*17131*/         OPC_MoveChild, 8,
/*17133*/         OPC_RecordNode, // #7 = $slc
/*17134*/         OPC_MoveParent,
/*17135*/         OPC_MoveChild, 9,
/*17137*/         OPC_RecordNode, // #8 = $lwe
/*17138*/         OPC_MoveParent,
/*17139*/         OPC_MoveChild, 10,
/*17141*/         OPC_RecordNode, // #9 = $da
/*17142*/         OPC_MoveParent,
/*17143*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17188
/*17146*/           OPC_EmitMergeInputChains1_0,
/*17147*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17150*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17153*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17156*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17159*/           OPC_EmitInteger, MVT::i1, 0, 
/*17162*/           OPC_EmitInteger, MVT::i1, 0, 
/*17165*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17168*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17171*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17188*/         /*SwitchType*/ 42, MVT::v2f32,// ->17232
/*17190*/           OPC_EmitMergeInputChains1_0,
/*17191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17203*/           OPC_EmitInteger, MVT::i1, 0, 
/*17206*/           OPC_EmitInteger, MVT::i1, 0, 
/*17209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17232*/         /*SwitchType*/ 42, MVT::v4f32,// ->17276
/*17234*/           OPC_EmitMergeInputChains1_0,
/*17235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17247*/           OPC_EmitInteger, MVT::i1, 0, 
/*17250*/           OPC_EmitInteger, MVT::i1, 0, 
/*17253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17276*/         0, // EndSwitchType
/*17277*/       /*Scope*/ 27|128,1/*155*/, /*->17434*/
/*17279*/         OPC_CheckChild2Type, MVT::v16f32,
/*17281*/         OPC_RecordChild3, // #2 = $rsrc
/*17282*/         OPC_CheckChild3Type, MVT::v8i32,
/*17284*/         OPC_RecordChild4, // #3 = $sampler
/*17285*/         OPC_RecordChild5, // #4 = $dmask
/*17286*/         OPC_RecordChild6, // #5 = $unorm
/*17287*/         OPC_RecordChild7, // #6 = $glc
/*17288*/         OPC_MoveChild, 8,
/*17290*/         OPC_RecordNode, // #7 = $slc
/*17291*/         OPC_MoveParent,
/*17292*/         OPC_MoveChild, 9,
/*17294*/         OPC_RecordNode, // #8 = $lwe
/*17295*/         OPC_MoveParent,
/*17296*/         OPC_MoveChild, 10,
/*17298*/         OPC_RecordNode, // #9 = $da
/*17299*/         OPC_MoveParent,
/*17300*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17345
/*17303*/           OPC_EmitMergeInputChains1_0,
/*17304*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17307*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17310*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17313*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17316*/           OPC_EmitInteger, MVT::i1, 0, 
/*17319*/           OPC_EmitInteger, MVT::i1, 0, 
/*17322*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17325*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17328*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17345*/         /*SwitchType*/ 42, MVT::v2f32,// ->17389
/*17347*/           OPC_EmitMergeInputChains1_0,
/*17348*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17351*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17354*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17357*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17360*/           OPC_EmitInteger, MVT::i1, 0, 
/*17363*/           OPC_EmitInteger, MVT::i1, 0, 
/*17366*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17369*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17372*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17389*/         /*SwitchType*/ 42, MVT::v4f32,// ->17433
/*17391*/           OPC_EmitMergeInputChains1_0,
/*17392*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17395*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17404*/           OPC_EmitInteger, MVT::i1, 0, 
/*17407*/           OPC_EmitInteger, MVT::i1, 0, 
/*17410*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17413*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17433*/         0, // EndSwitchType
/*17434*/       0, /*End of Scope*/
/*17435*/     /*Scope*/ 23|128,6/*791*/, /*->18228*/
/*17437*/       OPC_CheckChild1Integer, 70|128,3/*454*/, 
/*17440*/       OPC_RecordChild2, // #1 = $addr
/*17441*/       OPC_Scope, 27|128,1/*155*/, /*->17599*/ // 5 children in Scope
/*17444*/         OPC_CheckChild2Type, MVT::f32,
/*17446*/         OPC_RecordChild3, // #2 = $rsrc
/*17447*/         OPC_CheckChild3Type, MVT::v8i32,
/*17449*/         OPC_RecordChild4, // #3 = $sampler
/*17450*/         OPC_RecordChild5, // #4 = $dmask
/*17451*/         OPC_RecordChild6, // #5 = $unorm
/*17452*/         OPC_RecordChild7, // #6 = $glc
/*17453*/         OPC_MoveChild, 8,
/*17455*/         OPC_RecordNode, // #7 = $slc
/*17456*/         OPC_MoveParent,
/*17457*/         OPC_MoveChild, 9,
/*17459*/         OPC_RecordNode, // #8 = $lwe
/*17460*/         OPC_MoveParent,
/*17461*/         OPC_MoveChild, 10,
/*17463*/         OPC_RecordNode, // #9 = $da
/*17464*/         OPC_MoveParent,
/*17465*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17510
/*17468*/           OPC_EmitMergeInputChains1_0,
/*17469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17481*/           OPC_EmitInteger, MVT::i1, 0, 
/*17484*/           OPC_EmitInteger, MVT::i1, 0, 
/*17487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17510*/         /*SwitchType*/ 42, MVT::v2f32,// ->17554
/*17512*/           OPC_EmitMergeInputChains1_0,
/*17513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17525*/           OPC_EmitInteger, MVT::i1, 0, 
/*17528*/           OPC_EmitInteger, MVT::i1, 0, 
/*17531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17554*/         /*SwitchType*/ 42, MVT::v4f32,// ->17598
/*17556*/           OPC_EmitMergeInputChains1_0,
/*17557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17569*/           OPC_EmitInteger, MVT::i1, 0, 
/*17572*/           OPC_EmitInteger, MVT::i1, 0, 
/*17575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17598*/         0, // EndSwitchType
/*17599*/       /*Scope*/ 27|128,1/*155*/, /*->17756*/
/*17601*/         OPC_CheckChild2Type, MVT::v2f32,
/*17603*/         OPC_RecordChild3, // #2 = $rsrc
/*17604*/         OPC_CheckChild3Type, MVT::v8i32,
/*17606*/         OPC_RecordChild4, // #3 = $sampler
/*17607*/         OPC_RecordChild5, // #4 = $dmask
/*17608*/         OPC_RecordChild6, // #5 = $unorm
/*17609*/         OPC_RecordChild7, // #6 = $glc
/*17610*/         OPC_MoveChild, 8,
/*17612*/         OPC_RecordNode, // #7 = $slc
/*17613*/         OPC_MoveParent,
/*17614*/         OPC_MoveChild, 9,
/*17616*/         OPC_RecordNode, // #8 = $lwe
/*17617*/         OPC_MoveParent,
/*17618*/         OPC_MoveChild, 10,
/*17620*/         OPC_RecordNode, // #9 = $da
/*17621*/         OPC_MoveParent,
/*17622*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17667
/*17625*/           OPC_EmitMergeInputChains1_0,
/*17626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17638*/           OPC_EmitInteger, MVT::i1, 0, 
/*17641*/           OPC_EmitInteger, MVT::i1, 0, 
/*17644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17667*/         /*SwitchType*/ 42, MVT::v2f32,// ->17711
/*17669*/           OPC_EmitMergeInputChains1_0,
/*17670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17682*/           OPC_EmitInteger, MVT::i1, 0, 
/*17685*/           OPC_EmitInteger, MVT::i1, 0, 
/*17688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17711*/         /*SwitchType*/ 42, MVT::v4f32,// ->17755
/*17713*/           OPC_EmitMergeInputChains1_0,
/*17714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17726*/           OPC_EmitInteger, MVT::i1, 0, 
/*17729*/           OPC_EmitInteger, MVT::i1, 0, 
/*17732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17755*/         0, // EndSwitchType
/*17756*/       /*Scope*/ 27|128,1/*155*/, /*->17913*/
/*17758*/         OPC_CheckChild2Type, MVT::v4f32,
/*17760*/         OPC_RecordChild3, // #2 = $rsrc
/*17761*/         OPC_CheckChild3Type, MVT::v8i32,
/*17763*/         OPC_RecordChild4, // #3 = $sampler
/*17764*/         OPC_RecordChild5, // #4 = $dmask
/*17765*/         OPC_RecordChild6, // #5 = $unorm
/*17766*/         OPC_RecordChild7, // #6 = $glc
/*17767*/         OPC_MoveChild, 8,
/*17769*/         OPC_RecordNode, // #7 = $slc
/*17770*/         OPC_MoveParent,
/*17771*/         OPC_MoveChild, 9,
/*17773*/         OPC_RecordNode, // #8 = $lwe
/*17774*/         OPC_MoveParent,
/*17775*/         OPC_MoveChild, 10,
/*17777*/         OPC_RecordNode, // #9 = $da
/*17778*/         OPC_MoveParent,
/*17779*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17824
/*17782*/           OPC_EmitMergeInputChains1_0,
/*17783*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17786*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17789*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17792*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17795*/           OPC_EmitInteger, MVT::i1, 0, 
/*17798*/           OPC_EmitInteger, MVT::i1, 0, 
/*17801*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17804*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17824*/         /*SwitchType*/ 42, MVT::v2f32,// ->17868
/*17826*/           OPC_EmitMergeInputChains1_0,
/*17827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17839*/           OPC_EmitInteger, MVT::i1, 0, 
/*17842*/           OPC_EmitInteger, MVT::i1, 0, 
/*17845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17868*/         /*SwitchType*/ 42, MVT::v4f32,// ->17912
/*17870*/           OPC_EmitMergeInputChains1_0,
/*17871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17883*/           OPC_EmitInteger, MVT::i1, 0, 
/*17886*/           OPC_EmitInteger, MVT::i1, 0, 
/*17889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17912*/         0, // EndSwitchType
/*17913*/       /*Scope*/ 27|128,1/*155*/, /*->18070*/
/*17915*/         OPC_CheckChild2Type, MVT::v8f32,
/*17917*/         OPC_RecordChild3, // #2 = $rsrc
/*17918*/         OPC_CheckChild3Type, MVT::v8i32,
/*17920*/         OPC_RecordChild4, // #3 = $sampler
/*17921*/         OPC_RecordChild5, // #4 = $dmask
/*17922*/         OPC_RecordChild6, // #5 = $unorm
/*17923*/         OPC_RecordChild7, // #6 = $glc
/*17924*/         OPC_MoveChild, 8,
/*17926*/         OPC_RecordNode, // #7 = $slc
/*17927*/         OPC_MoveParent,
/*17928*/         OPC_MoveChild, 9,
/*17930*/         OPC_RecordNode, // #8 = $lwe
/*17931*/         OPC_MoveParent,
/*17932*/         OPC_MoveChild, 10,
/*17934*/         OPC_RecordNode, // #9 = $da
/*17935*/         OPC_MoveParent,
/*17936*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17981
/*17939*/           OPC_EmitMergeInputChains1_0,
/*17940*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17943*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17946*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17949*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17952*/           OPC_EmitInteger, MVT::i1, 0, 
/*17955*/           OPC_EmitInteger, MVT::i1, 0, 
/*17958*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17961*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17981*/         /*SwitchType*/ 42, MVT::v2f32,// ->18025
/*17983*/           OPC_EmitMergeInputChains1_0,
/*17984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17996*/           OPC_EmitInteger, MVT::i1, 0, 
/*17999*/           OPC_EmitInteger, MVT::i1, 0, 
/*18002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18025*/         /*SwitchType*/ 42, MVT::v4f32,// ->18069
/*18027*/           OPC_EmitMergeInputChains1_0,
/*18028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18040*/           OPC_EmitInteger, MVT::i1, 0, 
/*18043*/           OPC_EmitInteger, MVT::i1, 0, 
/*18046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18069*/         0, // EndSwitchType
/*18070*/       /*Scope*/ 27|128,1/*155*/, /*->18227*/
/*18072*/         OPC_CheckChild2Type, MVT::v16f32,
/*18074*/         OPC_RecordChild3, // #2 = $rsrc
/*18075*/         OPC_CheckChild3Type, MVT::v8i32,
/*18077*/         OPC_RecordChild4, // #3 = $sampler
/*18078*/         OPC_RecordChild5, // #4 = $dmask
/*18079*/         OPC_RecordChild6, // #5 = $unorm
/*18080*/         OPC_RecordChild7, // #6 = $glc
/*18081*/         OPC_MoveChild, 8,
/*18083*/         OPC_RecordNode, // #7 = $slc
/*18084*/         OPC_MoveParent,
/*18085*/         OPC_MoveChild, 9,
/*18087*/         OPC_RecordNode, // #8 = $lwe
/*18088*/         OPC_MoveParent,
/*18089*/         OPC_MoveChild, 10,
/*18091*/         OPC_RecordNode, // #9 = $da
/*18092*/         OPC_MoveParent,
/*18093*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18138
/*18096*/           OPC_EmitMergeInputChains1_0,
/*18097*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18100*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18103*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18106*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18109*/           OPC_EmitInteger, MVT::i1, 0, 
/*18112*/           OPC_EmitInteger, MVT::i1, 0, 
/*18115*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18118*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18121*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18138*/         /*SwitchType*/ 42, MVT::v2f32,// ->18182
/*18140*/           OPC_EmitMergeInputChains1_0,
/*18141*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18144*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18147*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18150*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18153*/           OPC_EmitInteger, MVT::i1, 0, 
/*18156*/           OPC_EmitInteger, MVT::i1, 0, 
/*18159*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18162*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18182*/         /*SwitchType*/ 42, MVT::v4f32,// ->18226
/*18184*/           OPC_EmitMergeInputChains1_0,
/*18185*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18188*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18191*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18194*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18197*/           OPC_EmitInteger, MVT::i1, 0, 
/*18200*/           OPC_EmitInteger, MVT::i1, 0, 
/*18203*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18206*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18209*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18226*/         0, // EndSwitchType
/*18227*/       0, /*End of Scope*/
/*18228*/     /*Scope*/ 23|128,6/*791*/, /*->19021*/
/*18230*/       OPC_CheckChild1Integer, 58|128,3/*442*/, 
/*18233*/       OPC_RecordChild2, // #1 = $addr
/*18234*/       OPC_Scope, 27|128,1/*155*/, /*->18392*/ // 5 children in Scope
/*18237*/         OPC_CheckChild2Type, MVT::f32,
/*18239*/         OPC_RecordChild3, // #2 = $rsrc
/*18240*/         OPC_CheckChild3Type, MVT::v8i32,
/*18242*/         OPC_RecordChild4, // #3 = $sampler
/*18243*/         OPC_RecordChild5, // #4 = $dmask
/*18244*/         OPC_RecordChild6, // #5 = $unorm
/*18245*/         OPC_RecordChild7, // #6 = $glc
/*18246*/         OPC_MoveChild, 8,
/*18248*/         OPC_RecordNode, // #7 = $slc
/*18249*/         OPC_MoveParent,
/*18250*/         OPC_MoveChild, 9,
/*18252*/         OPC_RecordNode, // #8 = $lwe
/*18253*/         OPC_MoveParent,
/*18254*/         OPC_MoveChild, 10,
/*18256*/         OPC_RecordNode, // #9 = $da
/*18257*/         OPC_MoveParent,
/*18258*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18303
/*18261*/           OPC_EmitMergeInputChains1_0,
/*18262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18274*/           OPC_EmitInteger, MVT::i1, 0, 
/*18277*/           OPC_EmitInteger, MVT::i1, 0, 
/*18280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18303*/         /*SwitchType*/ 42, MVT::v2f32,// ->18347
/*18305*/           OPC_EmitMergeInputChains1_0,
/*18306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18318*/           OPC_EmitInteger, MVT::i1, 0, 
/*18321*/           OPC_EmitInteger, MVT::i1, 0, 
/*18324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18347*/         /*SwitchType*/ 42, MVT::v4f32,// ->18391
/*18349*/           OPC_EmitMergeInputChains1_0,
/*18350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18362*/           OPC_EmitInteger, MVT::i1, 0, 
/*18365*/           OPC_EmitInteger, MVT::i1, 0, 
/*18368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18391*/         0, // EndSwitchType
/*18392*/       /*Scope*/ 27|128,1/*155*/, /*->18549*/
/*18394*/         OPC_CheckChild2Type, MVT::v2f32,
/*18396*/         OPC_RecordChild3, // #2 = $rsrc
/*18397*/         OPC_CheckChild3Type, MVT::v8i32,
/*18399*/         OPC_RecordChild4, // #3 = $sampler
/*18400*/         OPC_RecordChild5, // #4 = $dmask
/*18401*/         OPC_RecordChild6, // #5 = $unorm
/*18402*/         OPC_RecordChild7, // #6 = $glc
/*18403*/         OPC_MoveChild, 8,
/*18405*/         OPC_RecordNode, // #7 = $slc
/*18406*/         OPC_MoveParent,
/*18407*/         OPC_MoveChild, 9,
/*18409*/         OPC_RecordNode, // #8 = $lwe
/*18410*/         OPC_MoveParent,
/*18411*/         OPC_MoveChild, 10,
/*18413*/         OPC_RecordNode, // #9 = $da
/*18414*/         OPC_MoveParent,
/*18415*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18460
/*18418*/           OPC_EmitMergeInputChains1_0,
/*18419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18431*/           OPC_EmitInteger, MVT::i1, 0, 
/*18434*/           OPC_EmitInteger, MVT::i1, 0, 
/*18437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18460*/         /*SwitchType*/ 42, MVT::v2f32,// ->18504
/*18462*/           OPC_EmitMergeInputChains1_0,
/*18463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18475*/           OPC_EmitInteger, MVT::i1, 0, 
/*18478*/           OPC_EmitInteger, MVT::i1, 0, 
/*18481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18504*/         /*SwitchType*/ 42, MVT::v4f32,// ->18548
/*18506*/           OPC_EmitMergeInputChains1_0,
/*18507*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18510*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18513*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18516*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18519*/           OPC_EmitInteger, MVT::i1, 0, 
/*18522*/           OPC_EmitInteger, MVT::i1, 0, 
/*18525*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18528*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18548*/         0, // EndSwitchType
/*18549*/       /*Scope*/ 27|128,1/*155*/, /*->18706*/
/*18551*/         OPC_CheckChild2Type, MVT::v4f32,
/*18553*/         OPC_RecordChild3, // #2 = $rsrc
/*18554*/         OPC_CheckChild3Type, MVT::v8i32,
/*18556*/         OPC_RecordChild4, // #3 = $sampler
/*18557*/         OPC_RecordChild5, // #4 = $dmask
/*18558*/         OPC_RecordChild6, // #5 = $unorm
/*18559*/         OPC_RecordChild7, // #6 = $glc
/*18560*/         OPC_MoveChild, 8,
/*18562*/         OPC_RecordNode, // #7 = $slc
/*18563*/         OPC_MoveParent,
/*18564*/         OPC_MoveChild, 9,
/*18566*/         OPC_RecordNode, // #8 = $lwe
/*18567*/         OPC_MoveParent,
/*18568*/         OPC_MoveChild, 10,
/*18570*/         OPC_RecordNode, // #9 = $da
/*18571*/         OPC_MoveParent,
/*18572*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18617
/*18575*/           OPC_EmitMergeInputChains1_0,
/*18576*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18579*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18582*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18585*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18588*/           OPC_EmitInteger, MVT::i1, 0, 
/*18591*/           OPC_EmitInteger, MVT::i1, 0, 
/*18594*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18597*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18600*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18617*/         /*SwitchType*/ 42, MVT::v2f32,// ->18661
/*18619*/           OPC_EmitMergeInputChains1_0,
/*18620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18632*/           OPC_EmitInteger, MVT::i1, 0, 
/*18635*/           OPC_EmitInteger, MVT::i1, 0, 
/*18638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18661*/         /*SwitchType*/ 42, MVT::v4f32,// ->18705
/*18663*/           OPC_EmitMergeInputChains1_0,
/*18664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18676*/           OPC_EmitInteger, MVT::i1, 0, 
/*18679*/           OPC_EmitInteger, MVT::i1, 0, 
/*18682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18705*/         0, // EndSwitchType
/*18706*/       /*Scope*/ 27|128,1/*155*/, /*->18863*/
/*18708*/         OPC_CheckChild2Type, MVT::v8f32,
/*18710*/         OPC_RecordChild3, // #2 = $rsrc
/*18711*/         OPC_CheckChild3Type, MVT::v8i32,
/*18713*/         OPC_RecordChild4, // #3 = $sampler
/*18714*/         OPC_RecordChild5, // #4 = $dmask
/*18715*/         OPC_RecordChild6, // #5 = $unorm
/*18716*/         OPC_RecordChild7, // #6 = $glc
/*18717*/         OPC_MoveChild, 8,
/*18719*/         OPC_RecordNode, // #7 = $slc
/*18720*/         OPC_MoveParent,
/*18721*/         OPC_MoveChild, 9,
/*18723*/         OPC_RecordNode, // #8 = $lwe
/*18724*/         OPC_MoveParent,
/*18725*/         OPC_MoveChild, 10,
/*18727*/         OPC_RecordNode, // #9 = $da
/*18728*/         OPC_MoveParent,
/*18729*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18774
/*18732*/           OPC_EmitMergeInputChains1_0,
/*18733*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18736*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18739*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18742*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18745*/           OPC_EmitInteger, MVT::i1, 0, 
/*18748*/           OPC_EmitInteger, MVT::i1, 0, 
/*18751*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18754*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18757*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18774*/         /*SwitchType*/ 42, MVT::v2f32,// ->18818
/*18776*/           OPC_EmitMergeInputChains1_0,
/*18777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18789*/           OPC_EmitInteger, MVT::i1, 0, 
/*18792*/           OPC_EmitInteger, MVT::i1, 0, 
/*18795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18818*/         /*SwitchType*/ 42, MVT::v4f32,// ->18862
/*18820*/           OPC_EmitMergeInputChains1_0,
/*18821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18833*/           OPC_EmitInteger, MVT::i1, 0, 
/*18836*/           OPC_EmitInteger, MVT::i1, 0, 
/*18839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18862*/         0, // EndSwitchType
/*18863*/       /*Scope*/ 27|128,1/*155*/, /*->19020*/
/*18865*/         OPC_CheckChild2Type, MVT::v16f32,
/*18867*/         OPC_RecordChild3, // #2 = $rsrc
/*18868*/         OPC_CheckChild3Type, MVT::v8i32,
/*18870*/         OPC_RecordChild4, // #3 = $sampler
/*18871*/         OPC_RecordChild5, // #4 = $dmask
/*18872*/         OPC_RecordChild6, // #5 = $unorm
/*18873*/         OPC_RecordChild7, // #6 = $glc
/*18874*/         OPC_MoveChild, 8,
/*18876*/         OPC_RecordNode, // #7 = $slc
/*18877*/         OPC_MoveParent,
/*18878*/         OPC_MoveChild, 9,
/*18880*/         OPC_RecordNode, // #8 = $lwe
/*18881*/         OPC_MoveParent,
/*18882*/         OPC_MoveChild, 10,
/*18884*/         OPC_RecordNode, // #9 = $da
/*18885*/         OPC_MoveParent,
/*18886*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18931
/*18889*/           OPC_EmitMergeInputChains1_0,
/*18890*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18893*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18896*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18899*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18902*/           OPC_EmitInteger, MVT::i1, 0, 
/*18905*/           OPC_EmitInteger, MVT::i1, 0, 
/*18908*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18911*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18914*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18931*/         /*SwitchType*/ 42, MVT::v2f32,// ->18975
/*18933*/           OPC_EmitMergeInputChains1_0,
/*18934*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18937*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18940*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18943*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18946*/           OPC_EmitInteger, MVT::i1, 0, 
/*18949*/           OPC_EmitInteger, MVT::i1, 0, 
/*18952*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18955*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18975*/         /*SwitchType*/ 42, MVT::v4f32,// ->19019
/*18977*/           OPC_EmitMergeInputChains1_0,
/*18978*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18981*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18984*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18987*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18990*/           OPC_EmitInteger, MVT::i1, 0, 
/*18993*/           OPC_EmitInteger, MVT::i1, 0, 
/*18996*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18999*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19019*/         0, // EndSwitchType
/*19020*/       0, /*End of Scope*/
/*19021*/     /*Scope*/ 23|128,6/*791*/, /*->19814*/
/*19023*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*19026*/       OPC_RecordChild2, // #1 = $addr
/*19027*/       OPC_Scope, 27|128,1/*155*/, /*->19185*/ // 5 children in Scope
/*19030*/         OPC_CheckChild2Type, MVT::f32,
/*19032*/         OPC_RecordChild3, // #2 = $rsrc
/*19033*/         OPC_CheckChild3Type, MVT::v8i32,
/*19035*/         OPC_RecordChild4, // #3 = $sampler
/*19036*/         OPC_RecordChild5, // #4 = $dmask
/*19037*/         OPC_RecordChild6, // #5 = $unorm
/*19038*/         OPC_RecordChild7, // #6 = $glc
/*19039*/         OPC_MoveChild, 8,
/*19041*/         OPC_RecordNode, // #7 = $slc
/*19042*/         OPC_MoveParent,
/*19043*/         OPC_MoveChild, 9,
/*19045*/         OPC_RecordNode, // #8 = $lwe
/*19046*/         OPC_MoveParent,
/*19047*/         OPC_MoveChild, 10,
/*19049*/         OPC_RecordNode, // #9 = $da
/*19050*/         OPC_MoveParent,
/*19051*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19096
/*19054*/           OPC_EmitMergeInputChains1_0,
/*19055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19067*/           OPC_EmitInteger, MVT::i1, 0, 
/*19070*/           OPC_EmitInteger, MVT::i1, 0, 
/*19073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19096*/         /*SwitchType*/ 42, MVT::v2f32,// ->19140
/*19098*/           OPC_EmitMergeInputChains1_0,
/*19099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19111*/           OPC_EmitInteger, MVT::i1, 0, 
/*19114*/           OPC_EmitInteger, MVT::i1, 0, 
/*19117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19140*/         /*SwitchType*/ 42, MVT::v4f32,// ->19184
/*19142*/           OPC_EmitMergeInputChains1_0,
/*19143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19155*/           OPC_EmitInteger, MVT::i1, 0, 
/*19158*/           OPC_EmitInteger, MVT::i1, 0, 
/*19161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19184*/         0, // EndSwitchType
/*19185*/       /*Scope*/ 27|128,1/*155*/, /*->19342*/
/*19187*/         OPC_CheckChild2Type, MVT::v2f32,
/*19189*/         OPC_RecordChild3, // #2 = $rsrc
/*19190*/         OPC_CheckChild3Type, MVT::v8i32,
/*19192*/         OPC_RecordChild4, // #3 = $sampler
/*19193*/         OPC_RecordChild5, // #4 = $dmask
/*19194*/         OPC_RecordChild6, // #5 = $unorm
/*19195*/         OPC_RecordChild7, // #6 = $glc
/*19196*/         OPC_MoveChild, 8,
/*19198*/         OPC_RecordNode, // #7 = $slc
/*19199*/         OPC_MoveParent,
/*19200*/         OPC_MoveChild, 9,
/*19202*/         OPC_RecordNode, // #8 = $lwe
/*19203*/         OPC_MoveParent,
/*19204*/         OPC_MoveChild, 10,
/*19206*/         OPC_RecordNode, // #9 = $da
/*19207*/         OPC_MoveParent,
/*19208*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19253
/*19211*/           OPC_EmitMergeInputChains1_0,
/*19212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19224*/           OPC_EmitInteger, MVT::i1, 0, 
/*19227*/           OPC_EmitInteger, MVT::i1, 0, 
/*19230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19253*/         /*SwitchType*/ 42, MVT::v2f32,// ->19297
/*19255*/           OPC_EmitMergeInputChains1_0,
/*19256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19268*/           OPC_EmitInteger, MVT::i1, 0, 
/*19271*/           OPC_EmitInteger, MVT::i1, 0, 
/*19274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19297*/         /*SwitchType*/ 42, MVT::v4f32,// ->19341
/*19299*/           OPC_EmitMergeInputChains1_0,
/*19300*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19303*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19306*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19309*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19312*/           OPC_EmitInteger, MVT::i1, 0, 
/*19315*/           OPC_EmitInteger, MVT::i1, 0, 
/*19318*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19321*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19341*/         0, // EndSwitchType
/*19342*/       /*Scope*/ 27|128,1/*155*/, /*->19499*/
/*19344*/         OPC_CheckChild2Type, MVT::v4f32,
/*19346*/         OPC_RecordChild3, // #2 = $rsrc
/*19347*/         OPC_CheckChild3Type, MVT::v8i32,
/*19349*/         OPC_RecordChild4, // #3 = $sampler
/*19350*/         OPC_RecordChild5, // #4 = $dmask
/*19351*/         OPC_RecordChild6, // #5 = $unorm
/*19352*/         OPC_RecordChild7, // #6 = $glc
/*19353*/         OPC_MoveChild, 8,
/*19355*/         OPC_RecordNode, // #7 = $slc
/*19356*/         OPC_MoveParent,
/*19357*/         OPC_MoveChild, 9,
/*19359*/         OPC_RecordNode, // #8 = $lwe
/*19360*/         OPC_MoveParent,
/*19361*/         OPC_MoveChild, 10,
/*19363*/         OPC_RecordNode, // #9 = $da
/*19364*/         OPC_MoveParent,
/*19365*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19410
/*19368*/           OPC_EmitMergeInputChains1_0,
/*19369*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19372*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19375*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19378*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19381*/           OPC_EmitInteger, MVT::i1, 0, 
/*19384*/           OPC_EmitInteger, MVT::i1, 0, 
/*19387*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19390*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19393*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19410*/         /*SwitchType*/ 42, MVT::v2f32,// ->19454
/*19412*/           OPC_EmitMergeInputChains1_0,
/*19413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19425*/           OPC_EmitInteger, MVT::i1, 0, 
/*19428*/           OPC_EmitInteger, MVT::i1, 0, 
/*19431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19454*/         /*SwitchType*/ 42, MVT::v4f32,// ->19498
/*19456*/           OPC_EmitMergeInputChains1_0,
/*19457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19469*/           OPC_EmitInteger, MVT::i1, 0, 
/*19472*/           OPC_EmitInteger, MVT::i1, 0, 
/*19475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19498*/         0, // EndSwitchType
/*19499*/       /*Scope*/ 27|128,1/*155*/, /*->19656*/
/*19501*/         OPC_CheckChild2Type, MVT::v8f32,
/*19503*/         OPC_RecordChild3, // #2 = $rsrc
/*19504*/         OPC_CheckChild3Type, MVT::v8i32,
/*19506*/         OPC_RecordChild4, // #3 = $sampler
/*19507*/         OPC_RecordChild5, // #4 = $dmask
/*19508*/         OPC_RecordChild6, // #5 = $unorm
/*19509*/         OPC_RecordChild7, // #6 = $glc
/*19510*/         OPC_MoveChild, 8,
/*19512*/         OPC_RecordNode, // #7 = $slc
/*19513*/         OPC_MoveParent,
/*19514*/         OPC_MoveChild, 9,
/*19516*/         OPC_RecordNode, // #8 = $lwe
/*19517*/         OPC_MoveParent,
/*19518*/         OPC_MoveChild, 10,
/*19520*/         OPC_RecordNode, // #9 = $da
/*19521*/         OPC_MoveParent,
/*19522*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19567
/*19525*/           OPC_EmitMergeInputChains1_0,
/*19526*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19529*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19532*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19535*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19538*/           OPC_EmitInteger, MVT::i1, 0, 
/*19541*/           OPC_EmitInteger, MVT::i1, 0, 
/*19544*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19547*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19567*/         /*SwitchType*/ 42, MVT::v2f32,// ->19611
/*19569*/           OPC_EmitMergeInputChains1_0,
/*19570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19582*/           OPC_EmitInteger, MVT::i1, 0, 
/*19585*/           OPC_EmitInteger, MVT::i1, 0, 
/*19588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19611*/         /*SwitchType*/ 42, MVT::v4f32,// ->19655
/*19613*/           OPC_EmitMergeInputChains1_0,
/*19614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19626*/           OPC_EmitInteger, MVT::i1, 0, 
/*19629*/           OPC_EmitInteger, MVT::i1, 0, 
/*19632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19655*/         0, // EndSwitchType
/*19656*/       /*Scope*/ 27|128,1/*155*/, /*->19813*/
/*19658*/         OPC_CheckChild2Type, MVT::v16f32,
/*19660*/         OPC_RecordChild3, // #2 = $rsrc
/*19661*/         OPC_CheckChild3Type, MVT::v8i32,
/*19663*/         OPC_RecordChild4, // #3 = $sampler
/*19664*/         OPC_RecordChild5, // #4 = $dmask
/*19665*/         OPC_RecordChild6, // #5 = $unorm
/*19666*/         OPC_RecordChild7, // #6 = $glc
/*19667*/         OPC_MoveChild, 8,
/*19669*/         OPC_RecordNode, // #7 = $slc
/*19670*/         OPC_MoveParent,
/*19671*/         OPC_MoveChild, 9,
/*19673*/         OPC_RecordNode, // #8 = $lwe
/*19674*/         OPC_MoveParent,
/*19675*/         OPC_MoveChild, 10,
/*19677*/         OPC_RecordNode, // #9 = $da
/*19678*/         OPC_MoveParent,
/*19679*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19724
/*19682*/           OPC_EmitMergeInputChains1_0,
/*19683*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19686*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19689*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19692*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19695*/           OPC_EmitInteger, MVT::i1, 0, 
/*19698*/           OPC_EmitInteger, MVT::i1, 0, 
/*19701*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19704*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19724*/         /*SwitchType*/ 42, MVT::v2f32,// ->19768
/*19726*/           OPC_EmitMergeInputChains1_0,
/*19727*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19730*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19733*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19736*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19739*/           OPC_EmitInteger, MVT::i1, 0, 
/*19742*/           OPC_EmitInteger, MVT::i1, 0, 
/*19745*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19748*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19768*/         /*SwitchType*/ 42, MVT::v4f32,// ->19812
/*19770*/           OPC_EmitMergeInputChains1_0,
/*19771*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19774*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19777*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19780*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19783*/           OPC_EmitInteger, MVT::i1, 0, 
/*19786*/           OPC_EmitInteger, MVT::i1, 0, 
/*19789*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19792*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19795*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19812*/         0, // EndSwitchType
/*19813*/       0, /*End of Scope*/
/*19814*/     /*Scope*/ 23|128,6/*791*/, /*->20607*/
/*19816*/       OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*19819*/       OPC_RecordChild2, // #1 = $addr
/*19820*/       OPC_Scope, 27|128,1/*155*/, /*->19978*/ // 5 children in Scope
/*19823*/         OPC_CheckChild2Type, MVT::f32,
/*19825*/         OPC_RecordChild3, // #2 = $rsrc
/*19826*/         OPC_CheckChild3Type, MVT::v8i32,
/*19828*/         OPC_RecordChild4, // #3 = $sampler
/*19829*/         OPC_RecordChild5, // #4 = $dmask
/*19830*/         OPC_RecordChild6, // #5 = $unorm
/*19831*/         OPC_RecordChild7, // #6 = $glc
/*19832*/         OPC_MoveChild, 8,
/*19834*/         OPC_RecordNode, // #7 = $slc
/*19835*/         OPC_MoveParent,
/*19836*/         OPC_MoveChild, 9,
/*19838*/         OPC_RecordNode, // #8 = $lwe
/*19839*/         OPC_MoveParent,
/*19840*/         OPC_MoveChild, 10,
/*19842*/         OPC_RecordNode, // #9 = $da
/*19843*/         OPC_MoveParent,
/*19844*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19889
/*19847*/           OPC_EmitMergeInputChains1_0,
/*19848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19860*/           OPC_EmitInteger, MVT::i1, 0, 
/*19863*/           OPC_EmitInteger, MVT::i1, 0, 
/*19866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19889*/         /*SwitchType*/ 42, MVT::v2f32,// ->19933
/*19891*/           OPC_EmitMergeInputChains1_0,
/*19892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19904*/           OPC_EmitInteger, MVT::i1, 0, 
/*19907*/           OPC_EmitInteger, MVT::i1, 0, 
/*19910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19933*/         /*SwitchType*/ 42, MVT::v4f32,// ->19977
/*19935*/           OPC_EmitMergeInputChains1_0,
/*19936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19948*/           OPC_EmitInteger, MVT::i1, 0, 
/*19951*/           OPC_EmitInteger, MVT::i1, 0, 
/*19954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19977*/         0, // EndSwitchType
/*19978*/       /*Scope*/ 27|128,1/*155*/, /*->20135*/
/*19980*/         OPC_CheckChild2Type, MVT::v2f32,
/*19982*/         OPC_RecordChild3, // #2 = $rsrc
/*19983*/         OPC_CheckChild3Type, MVT::v8i32,
/*19985*/         OPC_RecordChild4, // #3 = $sampler
/*19986*/         OPC_RecordChild5, // #4 = $dmask
/*19987*/         OPC_RecordChild6, // #5 = $unorm
/*19988*/         OPC_RecordChild7, // #6 = $glc
/*19989*/         OPC_MoveChild, 8,
/*19991*/         OPC_RecordNode, // #7 = $slc
/*19992*/         OPC_MoveParent,
/*19993*/         OPC_MoveChild, 9,
/*19995*/         OPC_RecordNode, // #8 = $lwe
/*19996*/         OPC_MoveParent,
/*19997*/         OPC_MoveChild, 10,
/*19999*/         OPC_RecordNode, // #9 = $da
/*20000*/         OPC_MoveParent,
/*20001*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20046
/*20004*/           OPC_EmitMergeInputChains1_0,
/*20005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20017*/           OPC_EmitInteger, MVT::i1, 0, 
/*20020*/           OPC_EmitInteger, MVT::i1, 0, 
/*20023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20046*/         /*SwitchType*/ 42, MVT::v2f32,// ->20090
/*20048*/           OPC_EmitMergeInputChains1_0,
/*20049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20061*/           OPC_EmitInteger, MVT::i1, 0, 
/*20064*/           OPC_EmitInteger, MVT::i1, 0, 
/*20067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20090*/         /*SwitchType*/ 42, MVT::v4f32,// ->20134
/*20092*/           OPC_EmitMergeInputChains1_0,
/*20093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20096*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20099*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20105*/           OPC_EmitInteger, MVT::i1, 0, 
/*20108*/           OPC_EmitInteger, MVT::i1, 0, 
/*20111*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20114*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20134*/         0, // EndSwitchType
/*20135*/       /*Scope*/ 27|128,1/*155*/, /*->20292*/
/*20137*/         OPC_CheckChild2Type, MVT::v4f32,
/*20139*/         OPC_RecordChild3, // #2 = $rsrc
/*20140*/         OPC_CheckChild3Type, MVT::v8i32,
/*20142*/         OPC_RecordChild4, // #3 = $sampler
/*20143*/         OPC_RecordChild5, // #4 = $dmask
/*20144*/         OPC_RecordChild6, // #5 = $unorm
/*20145*/         OPC_RecordChild7, // #6 = $glc
/*20146*/         OPC_MoveChild, 8,
/*20148*/         OPC_RecordNode, // #7 = $slc
/*20149*/         OPC_MoveParent,
/*20150*/         OPC_MoveChild, 9,
/*20152*/         OPC_RecordNode, // #8 = $lwe
/*20153*/         OPC_MoveParent,
/*20154*/         OPC_MoveChild, 10,
/*20156*/         OPC_RecordNode, // #9 = $da
/*20157*/         OPC_MoveParent,
/*20158*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20203
/*20161*/           OPC_EmitMergeInputChains1_0,
/*20162*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20165*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20168*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20171*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20174*/           OPC_EmitInteger, MVT::i1, 0, 
/*20177*/           OPC_EmitInteger, MVT::i1, 0, 
/*20180*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20183*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20186*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20203*/         /*SwitchType*/ 42, MVT::v2f32,// ->20247
/*20205*/           OPC_EmitMergeInputChains1_0,
/*20206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20218*/           OPC_EmitInteger, MVT::i1, 0, 
/*20221*/           OPC_EmitInteger, MVT::i1, 0, 
/*20224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20247*/         /*SwitchType*/ 42, MVT::v4f32,// ->20291
/*20249*/           OPC_EmitMergeInputChains1_0,
/*20250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20262*/           OPC_EmitInteger, MVT::i1, 0, 
/*20265*/           OPC_EmitInteger, MVT::i1, 0, 
/*20268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20291*/         0, // EndSwitchType
/*20292*/       /*Scope*/ 27|128,1/*155*/, /*->20449*/
/*20294*/         OPC_CheckChild2Type, MVT::v8f32,
/*20296*/         OPC_RecordChild3, // #2 = $rsrc
/*20297*/         OPC_CheckChild3Type, MVT::v8i32,
/*20299*/         OPC_RecordChild4, // #3 = $sampler
/*20300*/         OPC_RecordChild5, // #4 = $dmask
/*20301*/         OPC_RecordChild6, // #5 = $unorm
/*20302*/         OPC_RecordChild7, // #6 = $glc
/*20303*/         OPC_MoveChild, 8,
/*20305*/         OPC_RecordNode, // #7 = $slc
/*20306*/         OPC_MoveParent,
/*20307*/         OPC_MoveChild, 9,
/*20309*/         OPC_RecordNode, // #8 = $lwe
/*20310*/         OPC_MoveParent,
/*20311*/         OPC_MoveChild, 10,
/*20313*/         OPC_RecordNode, // #9 = $da
/*20314*/         OPC_MoveParent,
/*20315*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20360
/*20318*/           OPC_EmitMergeInputChains1_0,
/*20319*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20322*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20325*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20328*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20331*/           OPC_EmitInteger, MVT::i1, 0, 
/*20334*/           OPC_EmitInteger, MVT::i1, 0, 
/*20337*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20340*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20343*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20360*/         /*SwitchType*/ 42, MVT::v2f32,// ->20404
/*20362*/           OPC_EmitMergeInputChains1_0,
/*20363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20375*/           OPC_EmitInteger, MVT::i1, 0, 
/*20378*/           OPC_EmitInteger, MVT::i1, 0, 
/*20381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20404*/         /*SwitchType*/ 42, MVT::v4f32,// ->20448
/*20406*/           OPC_EmitMergeInputChains1_0,
/*20407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20419*/           OPC_EmitInteger, MVT::i1, 0, 
/*20422*/           OPC_EmitInteger, MVT::i1, 0, 
/*20425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20448*/         0, // EndSwitchType
/*20449*/       /*Scope*/ 27|128,1/*155*/, /*->20606*/
/*20451*/         OPC_CheckChild2Type, MVT::v16f32,
/*20453*/         OPC_RecordChild3, // #2 = $rsrc
/*20454*/         OPC_CheckChild3Type, MVT::v8i32,
/*20456*/         OPC_RecordChild4, // #3 = $sampler
/*20457*/         OPC_RecordChild5, // #4 = $dmask
/*20458*/         OPC_RecordChild6, // #5 = $unorm
/*20459*/         OPC_RecordChild7, // #6 = $glc
/*20460*/         OPC_MoveChild, 8,
/*20462*/         OPC_RecordNode, // #7 = $slc
/*20463*/         OPC_MoveParent,
/*20464*/         OPC_MoveChild, 9,
/*20466*/         OPC_RecordNode, // #8 = $lwe
/*20467*/         OPC_MoveParent,
/*20468*/         OPC_MoveChild, 10,
/*20470*/         OPC_RecordNode, // #9 = $da
/*20471*/         OPC_MoveParent,
/*20472*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20517
/*20475*/           OPC_EmitMergeInputChains1_0,
/*20476*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20479*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20482*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20485*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20488*/           OPC_EmitInteger, MVT::i1, 0, 
/*20491*/           OPC_EmitInteger, MVT::i1, 0, 
/*20494*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20497*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20500*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20517*/         /*SwitchType*/ 42, MVT::v2f32,// ->20561
/*20519*/           OPC_EmitMergeInputChains1_0,
/*20520*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20523*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20526*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20529*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20532*/           OPC_EmitInteger, MVT::i1, 0, 
/*20535*/           OPC_EmitInteger, MVT::i1, 0, 
/*20538*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20541*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20544*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20561*/         /*SwitchType*/ 42, MVT::v4f32,// ->20605
/*20563*/           OPC_EmitMergeInputChains1_0,
/*20564*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20567*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20570*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20573*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20576*/           OPC_EmitInteger, MVT::i1, 0, 
/*20579*/           OPC_EmitInteger, MVT::i1, 0, 
/*20582*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20585*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20605*/         0, // EndSwitchType
/*20606*/       0, /*End of Scope*/
/*20607*/     /*Scope*/ 23|128,6/*791*/, /*->21400*/
/*20609*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*20612*/       OPC_RecordChild2, // #1 = $addr
/*20613*/       OPC_Scope, 27|128,1/*155*/, /*->20771*/ // 5 children in Scope
/*20616*/         OPC_CheckChild2Type, MVT::f32,
/*20618*/         OPC_RecordChild3, // #2 = $rsrc
/*20619*/         OPC_CheckChild3Type, MVT::v8i32,
/*20621*/         OPC_RecordChild4, // #3 = $sampler
/*20622*/         OPC_RecordChild5, // #4 = $dmask
/*20623*/         OPC_RecordChild6, // #5 = $unorm
/*20624*/         OPC_RecordChild7, // #6 = $glc
/*20625*/         OPC_MoveChild, 8,
/*20627*/         OPC_RecordNode, // #7 = $slc
/*20628*/         OPC_MoveParent,
/*20629*/         OPC_MoveChild, 9,
/*20631*/         OPC_RecordNode, // #8 = $lwe
/*20632*/         OPC_MoveParent,
/*20633*/         OPC_MoveChild, 10,
/*20635*/         OPC_RecordNode, // #9 = $da
/*20636*/         OPC_MoveParent,
/*20637*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20682
/*20640*/           OPC_EmitMergeInputChains1_0,
/*20641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20653*/           OPC_EmitInteger, MVT::i1, 0, 
/*20656*/           OPC_EmitInteger, MVT::i1, 0, 
/*20659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20682*/         /*SwitchType*/ 42, MVT::v2f32,// ->20726
/*20684*/           OPC_EmitMergeInputChains1_0,
/*20685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20697*/           OPC_EmitInteger, MVT::i1, 0, 
/*20700*/           OPC_EmitInteger, MVT::i1, 0, 
/*20703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20726*/         /*SwitchType*/ 42, MVT::v4f32,// ->20770
/*20728*/           OPC_EmitMergeInputChains1_0,
/*20729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20741*/           OPC_EmitInteger, MVT::i1, 0, 
/*20744*/           OPC_EmitInteger, MVT::i1, 0, 
/*20747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20770*/         0, // EndSwitchType
/*20771*/       /*Scope*/ 27|128,1/*155*/, /*->20928*/
/*20773*/         OPC_CheckChild2Type, MVT::v2f32,
/*20775*/         OPC_RecordChild3, // #2 = $rsrc
/*20776*/         OPC_CheckChild3Type, MVT::v8i32,
/*20778*/         OPC_RecordChild4, // #3 = $sampler
/*20779*/         OPC_RecordChild5, // #4 = $dmask
/*20780*/         OPC_RecordChild6, // #5 = $unorm
/*20781*/         OPC_RecordChild7, // #6 = $glc
/*20782*/         OPC_MoveChild, 8,
/*20784*/         OPC_RecordNode, // #7 = $slc
/*20785*/         OPC_MoveParent,
/*20786*/         OPC_MoveChild, 9,
/*20788*/         OPC_RecordNode, // #8 = $lwe
/*20789*/         OPC_MoveParent,
/*20790*/         OPC_MoveChild, 10,
/*20792*/         OPC_RecordNode, // #9 = $da
/*20793*/         OPC_MoveParent,
/*20794*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20839
/*20797*/           OPC_EmitMergeInputChains1_0,
/*20798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20810*/           OPC_EmitInteger, MVT::i1, 0, 
/*20813*/           OPC_EmitInteger, MVT::i1, 0, 
/*20816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20839*/         /*SwitchType*/ 42, MVT::v2f32,// ->20883
/*20841*/           OPC_EmitMergeInputChains1_0,
/*20842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20854*/           OPC_EmitInteger, MVT::i1, 0, 
/*20857*/           OPC_EmitInteger, MVT::i1, 0, 
/*20860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20883*/         /*SwitchType*/ 42, MVT::v4f32,// ->20927
/*20885*/           OPC_EmitMergeInputChains1_0,
/*20886*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20889*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20892*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20895*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20898*/           OPC_EmitInteger, MVT::i1, 0, 
/*20901*/           OPC_EmitInteger, MVT::i1, 0, 
/*20904*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20907*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20927*/         0, // EndSwitchType
/*20928*/       /*Scope*/ 27|128,1/*155*/, /*->21085*/
/*20930*/         OPC_CheckChild2Type, MVT::v4f32,
/*20932*/         OPC_RecordChild3, // #2 = $rsrc
/*20933*/         OPC_CheckChild3Type, MVT::v8i32,
/*20935*/         OPC_RecordChild4, // #3 = $sampler
/*20936*/         OPC_RecordChild5, // #4 = $dmask
/*20937*/         OPC_RecordChild6, // #5 = $unorm
/*20938*/         OPC_RecordChild7, // #6 = $glc
/*20939*/         OPC_MoveChild, 8,
/*20941*/         OPC_RecordNode, // #7 = $slc
/*20942*/         OPC_MoveParent,
/*20943*/         OPC_MoveChild, 9,
/*20945*/         OPC_RecordNode, // #8 = $lwe
/*20946*/         OPC_MoveParent,
/*20947*/         OPC_MoveChild, 10,
/*20949*/         OPC_RecordNode, // #9 = $da
/*20950*/         OPC_MoveParent,
/*20951*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20996
/*20954*/           OPC_EmitMergeInputChains1_0,
/*20955*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20958*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20961*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20964*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20967*/           OPC_EmitInteger, MVT::i1, 0, 
/*20970*/           OPC_EmitInteger, MVT::i1, 0, 
/*20973*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20976*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20979*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20996*/         /*SwitchType*/ 42, MVT::v2f32,// ->21040
/*20998*/           OPC_EmitMergeInputChains1_0,
/*20999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21011*/           OPC_EmitInteger, MVT::i1, 0, 
/*21014*/           OPC_EmitInteger, MVT::i1, 0, 
/*21017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21040*/         /*SwitchType*/ 42, MVT::v4f32,// ->21084
/*21042*/           OPC_EmitMergeInputChains1_0,
/*21043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21055*/           OPC_EmitInteger, MVT::i1, 0, 
/*21058*/           OPC_EmitInteger, MVT::i1, 0, 
/*21061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21084*/         0, // EndSwitchType
/*21085*/       /*Scope*/ 27|128,1/*155*/, /*->21242*/
/*21087*/         OPC_CheckChild2Type, MVT::v8f32,
/*21089*/         OPC_RecordChild3, // #2 = $rsrc
/*21090*/         OPC_CheckChild3Type, MVT::v8i32,
/*21092*/         OPC_RecordChild4, // #3 = $sampler
/*21093*/         OPC_RecordChild5, // #4 = $dmask
/*21094*/         OPC_RecordChild6, // #5 = $unorm
/*21095*/         OPC_RecordChild7, // #6 = $glc
/*21096*/         OPC_MoveChild, 8,
/*21098*/         OPC_RecordNode, // #7 = $slc
/*21099*/         OPC_MoveParent,
/*21100*/         OPC_MoveChild, 9,
/*21102*/         OPC_RecordNode, // #8 = $lwe
/*21103*/         OPC_MoveParent,
/*21104*/         OPC_MoveChild, 10,
/*21106*/         OPC_RecordNode, // #9 = $da
/*21107*/         OPC_MoveParent,
/*21108*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21153
/*21111*/           OPC_EmitMergeInputChains1_0,
/*21112*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21115*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21118*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21121*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21124*/           OPC_EmitInteger, MVT::i1, 0, 
/*21127*/           OPC_EmitInteger, MVT::i1, 0, 
/*21130*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21133*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21136*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21153*/         /*SwitchType*/ 42, MVT::v2f32,// ->21197
/*21155*/           OPC_EmitMergeInputChains1_0,
/*21156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21168*/           OPC_EmitInteger, MVT::i1, 0, 
/*21171*/           OPC_EmitInteger, MVT::i1, 0, 
/*21174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21197*/         /*SwitchType*/ 42, MVT::v4f32,// ->21241
/*21199*/           OPC_EmitMergeInputChains1_0,
/*21200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21212*/           OPC_EmitInteger, MVT::i1, 0, 
/*21215*/           OPC_EmitInteger, MVT::i1, 0, 
/*21218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21241*/         0, // EndSwitchType
/*21242*/       /*Scope*/ 27|128,1/*155*/, /*->21399*/
/*21244*/         OPC_CheckChild2Type, MVT::v16f32,
/*21246*/         OPC_RecordChild3, // #2 = $rsrc
/*21247*/         OPC_CheckChild3Type, MVT::v8i32,
/*21249*/         OPC_RecordChild4, // #3 = $sampler
/*21250*/         OPC_RecordChild5, // #4 = $dmask
/*21251*/         OPC_RecordChild6, // #5 = $unorm
/*21252*/         OPC_RecordChild7, // #6 = $glc
/*21253*/         OPC_MoveChild, 8,
/*21255*/         OPC_RecordNode, // #7 = $slc
/*21256*/         OPC_MoveParent,
/*21257*/         OPC_MoveChild, 9,
/*21259*/         OPC_RecordNode, // #8 = $lwe
/*21260*/         OPC_MoveParent,
/*21261*/         OPC_MoveChild, 10,
/*21263*/         OPC_RecordNode, // #9 = $da
/*21264*/         OPC_MoveParent,
/*21265*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21310
/*21268*/           OPC_EmitMergeInputChains1_0,
/*21269*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21272*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21275*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21278*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21281*/           OPC_EmitInteger, MVT::i1, 0, 
/*21284*/           OPC_EmitInteger, MVT::i1, 0, 
/*21287*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21290*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21310*/         /*SwitchType*/ 42, MVT::v2f32,// ->21354
/*21312*/           OPC_EmitMergeInputChains1_0,
/*21313*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21316*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21319*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21322*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21325*/           OPC_EmitInteger, MVT::i1, 0, 
/*21328*/           OPC_EmitInteger, MVT::i1, 0, 
/*21331*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21334*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21337*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21354*/         /*SwitchType*/ 42, MVT::v4f32,// ->21398
/*21356*/           OPC_EmitMergeInputChains1_0,
/*21357*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21360*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21363*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21366*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21369*/           OPC_EmitInteger, MVT::i1, 0, 
/*21372*/           OPC_EmitInteger, MVT::i1, 0, 
/*21375*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21378*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21381*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21398*/         0, // EndSwitchType
/*21399*/       0, /*End of Scope*/
/*21400*/     /*Scope*/ 23|128,6/*791*/, /*->22193*/
/*21402*/       OPC_CheckChild1Integer, 49|128,3/*433*/, 
/*21405*/       OPC_RecordChild2, // #1 = $addr
/*21406*/       OPC_Scope, 27|128,1/*155*/, /*->21564*/ // 5 children in Scope
/*21409*/         OPC_CheckChild2Type, MVT::f32,
/*21411*/         OPC_RecordChild3, // #2 = $rsrc
/*21412*/         OPC_CheckChild3Type, MVT::v8i32,
/*21414*/         OPC_RecordChild4, // #3 = $sampler
/*21415*/         OPC_RecordChild5, // #4 = $dmask
/*21416*/         OPC_RecordChild6, // #5 = $unorm
/*21417*/         OPC_RecordChild7, // #6 = $glc
/*21418*/         OPC_MoveChild, 8,
/*21420*/         OPC_RecordNode, // #7 = $slc
/*21421*/         OPC_MoveParent,
/*21422*/         OPC_MoveChild, 9,
/*21424*/         OPC_RecordNode, // #8 = $lwe
/*21425*/         OPC_MoveParent,
/*21426*/         OPC_MoveChild, 10,
/*21428*/         OPC_RecordNode, // #9 = $da
/*21429*/         OPC_MoveParent,
/*21430*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21475
/*21433*/           OPC_EmitMergeInputChains1_0,
/*21434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21446*/           OPC_EmitInteger, MVT::i1, 0, 
/*21449*/           OPC_EmitInteger, MVT::i1, 0, 
/*21452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21475*/         /*SwitchType*/ 42, MVT::v2f32,// ->21519
/*21477*/           OPC_EmitMergeInputChains1_0,
/*21478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21490*/           OPC_EmitInteger, MVT::i1, 0, 
/*21493*/           OPC_EmitInteger, MVT::i1, 0, 
/*21496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21519*/         /*SwitchType*/ 42, MVT::v4f32,// ->21563
/*21521*/           OPC_EmitMergeInputChains1_0,
/*21522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21534*/           OPC_EmitInteger, MVT::i1, 0, 
/*21537*/           OPC_EmitInteger, MVT::i1, 0, 
/*21540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21563*/         0, // EndSwitchType
/*21564*/       /*Scope*/ 27|128,1/*155*/, /*->21721*/
/*21566*/         OPC_CheckChild2Type, MVT::v2f32,
/*21568*/         OPC_RecordChild3, // #2 = $rsrc
/*21569*/         OPC_CheckChild3Type, MVT::v8i32,
/*21571*/         OPC_RecordChild4, // #3 = $sampler
/*21572*/         OPC_RecordChild5, // #4 = $dmask
/*21573*/         OPC_RecordChild6, // #5 = $unorm
/*21574*/         OPC_RecordChild7, // #6 = $glc
/*21575*/         OPC_MoveChild, 8,
/*21577*/         OPC_RecordNode, // #7 = $slc
/*21578*/         OPC_MoveParent,
/*21579*/         OPC_MoveChild, 9,
/*21581*/         OPC_RecordNode, // #8 = $lwe
/*21582*/         OPC_MoveParent,
/*21583*/         OPC_MoveChild, 10,
/*21585*/         OPC_RecordNode, // #9 = $da
/*21586*/         OPC_MoveParent,
/*21587*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21632
/*21590*/           OPC_EmitMergeInputChains1_0,
/*21591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21603*/           OPC_EmitInteger, MVT::i1, 0, 
/*21606*/           OPC_EmitInteger, MVT::i1, 0, 
/*21609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21632*/         /*SwitchType*/ 42, MVT::v2f32,// ->21676
/*21634*/           OPC_EmitMergeInputChains1_0,
/*21635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21647*/           OPC_EmitInteger, MVT::i1, 0, 
/*21650*/           OPC_EmitInteger, MVT::i1, 0, 
/*21653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21676*/         /*SwitchType*/ 42, MVT::v4f32,// ->21720
/*21678*/           OPC_EmitMergeInputChains1_0,
/*21679*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21682*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21685*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21688*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21691*/           OPC_EmitInteger, MVT::i1, 0, 
/*21694*/           OPC_EmitInteger, MVT::i1, 0, 
/*21697*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21700*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21720*/         0, // EndSwitchType
/*21721*/       /*Scope*/ 27|128,1/*155*/, /*->21878*/
/*21723*/         OPC_CheckChild2Type, MVT::v4f32,
/*21725*/         OPC_RecordChild3, // #2 = $rsrc
/*21726*/         OPC_CheckChild3Type, MVT::v8i32,
/*21728*/         OPC_RecordChild4, // #3 = $sampler
/*21729*/         OPC_RecordChild5, // #4 = $dmask
/*21730*/         OPC_RecordChild6, // #5 = $unorm
/*21731*/         OPC_RecordChild7, // #6 = $glc
/*21732*/         OPC_MoveChild, 8,
/*21734*/         OPC_RecordNode, // #7 = $slc
/*21735*/         OPC_MoveParent,
/*21736*/         OPC_MoveChild, 9,
/*21738*/         OPC_RecordNode, // #8 = $lwe
/*21739*/         OPC_MoveParent,
/*21740*/         OPC_MoveChild, 10,
/*21742*/         OPC_RecordNode, // #9 = $da
/*21743*/         OPC_MoveParent,
/*21744*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21789
/*21747*/           OPC_EmitMergeInputChains1_0,
/*21748*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21751*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21754*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21757*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21760*/           OPC_EmitInteger, MVT::i1, 0, 
/*21763*/           OPC_EmitInteger, MVT::i1, 0, 
/*21766*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21769*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21772*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21789*/         /*SwitchType*/ 42, MVT::v2f32,// ->21833
/*21791*/           OPC_EmitMergeInputChains1_0,
/*21792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21804*/           OPC_EmitInteger, MVT::i1, 0, 
/*21807*/           OPC_EmitInteger, MVT::i1, 0, 
/*21810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21833*/         /*SwitchType*/ 42, MVT::v4f32,// ->21877
/*21835*/           OPC_EmitMergeInputChains1_0,
/*21836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21848*/           OPC_EmitInteger, MVT::i1, 0, 
/*21851*/           OPC_EmitInteger, MVT::i1, 0, 
/*21854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21877*/         0, // EndSwitchType
/*21878*/       /*Scope*/ 27|128,1/*155*/, /*->22035*/
/*21880*/         OPC_CheckChild2Type, MVT::v8f32,
/*21882*/         OPC_RecordChild3, // #2 = $rsrc
/*21883*/         OPC_CheckChild3Type, MVT::v8i32,
/*21885*/         OPC_RecordChild4, // #3 = $sampler
/*21886*/         OPC_RecordChild5, // #4 = $dmask
/*21887*/         OPC_RecordChild6, // #5 = $unorm
/*21888*/         OPC_RecordChild7, // #6 = $glc
/*21889*/         OPC_MoveChild, 8,
/*21891*/         OPC_RecordNode, // #7 = $slc
/*21892*/         OPC_MoveParent,
/*21893*/         OPC_MoveChild, 9,
/*21895*/         OPC_RecordNode, // #8 = $lwe
/*21896*/         OPC_MoveParent,
/*21897*/         OPC_MoveChild, 10,
/*21899*/         OPC_RecordNode, // #9 = $da
/*21900*/         OPC_MoveParent,
/*21901*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21946
/*21904*/           OPC_EmitMergeInputChains1_0,
/*21905*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21908*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21911*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21914*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21917*/           OPC_EmitInteger, MVT::i1, 0, 
/*21920*/           OPC_EmitInteger, MVT::i1, 0, 
/*21923*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21926*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21929*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21946*/         /*SwitchType*/ 42, MVT::v2f32,// ->21990
/*21948*/           OPC_EmitMergeInputChains1_0,
/*21949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21961*/           OPC_EmitInteger, MVT::i1, 0, 
/*21964*/           OPC_EmitInteger, MVT::i1, 0, 
/*21967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21990*/         /*SwitchType*/ 42, MVT::v4f32,// ->22034
/*21992*/           OPC_EmitMergeInputChains1_0,
/*21993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22005*/           OPC_EmitInteger, MVT::i1, 0, 
/*22008*/           OPC_EmitInteger, MVT::i1, 0, 
/*22011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22034*/         0, // EndSwitchType
/*22035*/       /*Scope*/ 27|128,1/*155*/, /*->22192*/
/*22037*/         OPC_CheckChild2Type, MVT::v16f32,
/*22039*/         OPC_RecordChild3, // #2 = $rsrc
/*22040*/         OPC_CheckChild3Type, MVT::v8i32,
/*22042*/         OPC_RecordChild4, // #3 = $sampler
/*22043*/         OPC_RecordChild5, // #4 = $dmask
/*22044*/         OPC_RecordChild6, // #5 = $unorm
/*22045*/         OPC_RecordChild7, // #6 = $glc
/*22046*/         OPC_MoveChild, 8,
/*22048*/         OPC_RecordNode, // #7 = $slc
/*22049*/         OPC_MoveParent,
/*22050*/         OPC_MoveChild, 9,
/*22052*/         OPC_RecordNode, // #8 = $lwe
/*22053*/         OPC_MoveParent,
/*22054*/         OPC_MoveChild, 10,
/*22056*/         OPC_RecordNode, // #9 = $da
/*22057*/         OPC_MoveParent,
/*22058*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22103
/*22061*/           OPC_EmitMergeInputChains1_0,
/*22062*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22065*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22068*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22071*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22074*/           OPC_EmitInteger, MVT::i1, 0, 
/*22077*/           OPC_EmitInteger, MVT::i1, 0, 
/*22080*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22083*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22086*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22103*/         /*SwitchType*/ 42, MVT::v2f32,// ->22147
/*22105*/           OPC_EmitMergeInputChains1_0,
/*22106*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22109*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22112*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22115*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22118*/           OPC_EmitInteger, MVT::i1, 0, 
/*22121*/           OPC_EmitInteger, MVT::i1, 0, 
/*22124*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22127*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22130*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22147*/         /*SwitchType*/ 42, MVT::v4f32,// ->22191
/*22149*/           OPC_EmitMergeInputChains1_0,
/*22150*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22153*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22156*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22159*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22162*/           OPC_EmitInteger, MVT::i1, 0, 
/*22165*/           OPC_EmitInteger, MVT::i1, 0, 
/*22168*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22171*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22174*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22191*/         0, // EndSwitchType
/*22192*/       0, /*End of Scope*/
/*22193*/     /*Scope*/ 23|128,6/*791*/, /*->22986*/
/*22195*/       OPC_CheckChild1Integer, 50|128,3/*434*/, 
/*22198*/       OPC_RecordChild2, // #1 = $addr
/*22199*/       OPC_Scope, 27|128,1/*155*/, /*->22357*/ // 5 children in Scope
/*22202*/         OPC_CheckChild2Type, MVT::f32,
/*22204*/         OPC_RecordChild3, // #2 = $rsrc
/*22205*/         OPC_CheckChild3Type, MVT::v8i32,
/*22207*/         OPC_RecordChild4, // #3 = $sampler
/*22208*/         OPC_RecordChild5, // #4 = $dmask
/*22209*/         OPC_RecordChild6, // #5 = $unorm
/*22210*/         OPC_RecordChild7, // #6 = $glc
/*22211*/         OPC_MoveChild, 8,
/*22213*/         OPC_RecordNode, // #7 = $slc
/*22214*/         OPC_MoveParent,
/*22215*/         OPC_MoveChild, 9,
/*22217*/         OPC_RecordNode, // #8 = $lwe
/*22218*/         OPC_MoveParent,
/*22219*/         OPC_MoveChild, 10,
/*22221*/         OPC_RecordNode, // #9 = $da
/*22222*/         OPC_MoveParent,
/*22223*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22268
/*22226*/           OPC_EmitMergeInputChains1_0,
/*22227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22239*/           OPC_EmitInteger, MVT::i1, 0, 
/*22242*/           OPC_EmitInteger, MVT::i1, 0, 
/*22245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22268*/         /*SwitchType*/ 42, MVT::v2f32,// ->22312
/*22270*/           OPC_EmitMergeInputChains1_0,
/*22271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22283*/           OPC_EmitInteger, MVT::i1, 0, 
/*22286*/           OPC_EmitInteger, MVT::i1, 0, 
/*22289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22312*/         /*SwitchType*/ 42, MVT::v4f32,// ->22356
/*22314*/           OPC_EmitMergeInputChains1_0,
/*22315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22327*/           OPC_EmitInteger, MVT::i1, 0, 
/*22330*/           OPC_EmitInteger, MVT::i1, 0, 
/*22333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22356*/         0, // EndSwitchType
/*22357*/       /*Scope*/ 27|128,1/*155*/, /*->22514*/
/*22359*/         OPC_CheckChild2Type, MVT::v2f32,
/*22361*/         OPC_RecordChild3, // #2 = $rsrc
/*22362*/         OPC_CheckChild3Type, MVT::v8i32,
/*22364*/         OPC_RecordChild4, // #3 = $sampler
/*22365*/         OPC_RecordChild5, // #4 = $dmask
/*22366*/         OPC_RecordChild6, // #5 = $unorm
/*22367*/         OPC_RecordChild7, // #6 = $glc
/*22368*/         OPC_MoveChild, 8,
/*22370*/         OPC_RecordNode, // #7 = $slc
/*22371*/         OPC_MoveParent,
/*22372*/         OPC_MoveChild, 9,
/*22374*/         OPC_RecordNode, // #8 = $lwe
/*22375*/         OPC_MoveParent,
/*22376*/         OPC_MoveChild, 10,
/*22378*/         OPC_RecordNode, // #9 = $da
/*22379*/         OPC_MoveParent,
/*22380*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22425
/*22383*/           OPC_EmitMergeInputChains1_0,
/*22384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22396*/           OPC_EmitInteger, MVT::i1, 0, 
/*22399*/           OPC_EmitInteger, MVT::i1, 0, 
/*22402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22425*/         /*SwitchType*/ 42, MVT::v2f32,// ->22469
/*22427*/           OPC_EmitMergeInputChains1_0,
/*22428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22440*/           OPC_EmitInteger, MVT::i1, 0, 
/*22443*/           OPC_EmitInteger, MVT::i1, 0, 
/*22446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22469*/         /*SwitchType*/ 42, MVT::v4f32,// ->22513
/*22471*/           OPC_EmitMergeInputChains1_0,
/*22472*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22475*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22478*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22484*/           OPC_EmitInteger, MVT::i1, 0, 
/*22487*/           OPC_EmitInteger, MVT::i1, 0, 
/*22490*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22493*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22513*/         0, // EndSwitchType
/*22514*/       /*Scope*/ 27|128,1/*155*/, /*->22671*/
/*22516*/         OPC_CheckChild2Type, MVT::v4f32,
/*22518*/         OPC_RecordChild3, // #2 = $rsrc
/*22519*/         OPC_CheckChild3Type, MVT::v8i32,
/*22521*/         OPC_RecordChild4, // #3 = $sampler
/*22522*/         OPC_RecordChild5, // #4 = $dmask
/*22523*/         OPC_RecordChild6, // #5 = $unorm
/*22524*/         OPC_RecordChild7, // #6 = $glc
/*22525*/         OPC_MoveChild, 8,
/*22527*/         OPC_RecordNode, // #7 = $slc
/*22528*/         OPC_MoveParent,
/*22529*/         OPC_MoveChild, 9,
/*22531*/         OPC_RecordNode, // #8 = $lwe
/*22532*/         OPC_MoveParent,
/*22533*/         OPC_MoveChild, 10,
/*22535*/         OPC_RecordNode, // #9 = $da
/*22536*/         OPC_MoveParent,
/*22537*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22582
/*22540*/           OPC_EmitMergeInputChains1_0,
/*22541*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22544*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22547*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22550*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22553*/           OPC_EmitInteger, MVT::i1, 0, 
/*22556*/           OPC_EmitInteger, MVT::i1, 0, 
/*22559*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22562*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22565*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22582*/         /*SwitchType*/ 42, MVT::v2f32,// ->22626
/*22584*/           OPC_EmitMergeInputChains1_0,
/*22585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22597*/           OPC_EmitInteger, MVT::i1, 0, 
/*22600*/           OPC_EmitInteger, MVT::i1, 0, 
/*22603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22626*/         /*SwitchType*/ 42, MVT::v4f32,// ->22670
/*22628*/           OPC_EmitMergeInputChains1_0,
/*22629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22641*/           OPC_EmitInteger, MVT::i1, 0, 
/*22644*/           OPC_EmitInteger, MVT::i1, 0, 
/*22647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22670*/         0, // EndSwitchType
/*22671*/       /*Scope*/ 27|128,1/*155*/, /*->22828*/
/*22673*/         OPC_CheckChild2Type, MVT::v8f32,
/*22675*/         OPC_RecordChild3, // #2 = $rsrc
/*22676*/         OPC_CheckChild3Type, MVT::v8i32,
/*22678*/         OPC_RecordChild4, // #3 = $sampler
/*22679*/         OPC_RecordChild5, // #4 = $dmask
/*22680*/         OPC_RecordChild6, // #5 = $unorm
/*22681*/         OPC_RecordChild7, // #6 = $glc
/*22682*/         OPC_MoveChild, 8,
/*22684*/         OPC_RecordNode, // #7 = $slc
/*22685*/         OPC_MoveParent,
/*22686*/         OPC_MoveChild, 9,
/*22688*/         OPC_RecordNode, // #8 = $lwe
/*22689*/         OPC_MoveParent,
/*22690*/         OPC_MoveChild, 10,
/*22692*/         OPC_RecordNode, // #9 = $da
/*22693*/         OPC_MoveParent,
/*22694*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22739
/*22697*/           OPC_EmitMergeInputChains1_0,
/*22698*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22701*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22704*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22707*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22710*/           OPC_EmitInteger, MVT::i1, 0, 
/*22713*/           OPC_EmitInteger, MVT::i1, 0, 
/*22716*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22719*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22739*/         /*SwitchType*/ 42, MVT::v2f32,// ->22783
/*22741*/           OPC_EmitMergeInputChains1_0,
/*22742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22754*/           OPC_EmitInteger, MVT::i1, 0, 
/*22757*/           OPC_EmitInteger, MVT::i1, 0, 
/*22760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22783*/         /*SwitchType*/ 42, MVT::v4f32,// ->22827
/*22785*/           OPC_EmitMergeInputChains1_0,
/*22786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22798*/           OPC_EmitInteger, MVT::i1, 0, 
/*22801*/           OPC_EmitInteger, MVT::i1, 0, 
/*22804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22827*/         0, // EndSwitchType
/*22828*/       /*Scope*/ 27|128,1/*155*/, /*->22985*/
/*22830*/         OPC_CheckChild2Type, MVT::v16f32,
/*22832*/         OPC_RecordChild3, // #2 = $rsrc
/*22833*/         OPC_CheckChild3Type, MVT::v8i32,
/*22835*/         OPC_RecordChild4, // #3 = $sampler
/*22836*/         OPC_RecordChild5, // #4 = $dmask
/*22837*/         OPC_RecordChild6, // #5 = $unorm
/*22838*/         OPC_RecordChild7, // #6 = $glc
/*22839*/         OPC_MoveChild, 8,
/*22841*/         OPC_RecordNode, // #7 = $slc
/*22842*/         OPC_MoveParent,
/*22843*/         OPC_MoveChild, 9,
/*22845*/         OPC_RecordNode, // #8 = $lwe
/*22846*/         OPC_MoveParent,
/*22847*/         OPC_MoveChild, 10,
/*22849*/         OPC_RecordNode, // #9 = $da
/*22850*/         OPC_MoveParent,
/*22851*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22896
/*22854*/           OPC_EmitMergeInputChains1_0,
/*22855*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22858*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22861*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22864*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22867*/           OPC_EmitInteger, MVT::i1, 0, 
/*22870*/           OPC_EmitInteger, MVT::i1, 0, 
/*22873*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22876*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22879*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22896*/         /*SwitchType*/ 42, MVT::v2f32,// ->22940
/*22898*/           OPC_EmitMergeInputChains1_0,
/*22899*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22902*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22905*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22908*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22911*/           OPC_EmitInteger, MVT::i1, 0, 
/*22914*/           OPC_EmitInteger, MVT::i1, 0, 
/*22917*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22920*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22940*/         /*SwitchType*/ 42, MVT::v4f32,// ->22984
/*22942*/           OPC_EmitMergeInputChains1_0,
/*22943*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22946*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22949*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22952*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22955*/           OPC_EmitInteger, MVT::i1, 0, 
/*22958*/           OPC_EmitInteger, MVT::i1, 0, 
/*22961*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22964*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22967*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22984*/         0, // EndSwitchType
/*22985*/       0, /*End of Scope*/
/*22986*/     /*Scope*/ 23|128,6/*791*/, /*->23779*/
/*22988*/       OPC_CheckChild1Integer, 53|128,3/*437*/, 
/*22991*/       OPC_RecordChild2, // #1 = $addr
/*22992*/       OPC_Scope, 27|128,1/*155*/, /*->23150*/ // 5 children in Scope
/*22995*/         OPC_CheckChild2Type, MVT::f32,
/*22997*/         OPC_RecordChild3, // #2 = $rsrc
/*22998*/         OPC_CheckChild3Type, MVT::v8i32,
/*23000*/         OPC_RecordChild4, // #3 = $sampler
/*23001*/         OPC_RecordChild5, // #4 = $dmask
/*23002*/         OPC_RecordChild6, // #5 = $unorm
/*23003*/         OPC_RecordChild7, // #6 = $glc
/*23004*/         OPC_MoveChild, 8,
/*23006*/         OPC_RecordNode, // #7 = $slc
/*23007*/         OPC_MoveParent,
/*23008*/         OPC_MoveChild, 9,
/*23010*/         OPC_RecordNode, // #8 = $lwe
/*23011*/         OPC_MoveParent,
/*23012*/         OPC_MoveChild, 10,
/*23014*/         OPC_RecordNode, // #9 = $da
/*23015*/         OPC_MoveParent,
/*23016*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23061
/*23019*/           OPC_EmitMergeInputChains1_0,
/*23020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23032*/           OPC_EmitInteger, MVT::i1, 0, 
/*23035*/           OPC_EmitInteger, MVT::i1, 0, 
/*23038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23061*/         /*SwitchType*/ 42, MVT::v2f32,// ->23105
/*23063*/           OPC_EmitMergeInputChains1_0,
/*23064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23076*/           OPC_EmitInteger, MVT::i1, 0, 
/*23079*/           OPC_EmitInteger, MVT::i1, 0, 
/*23082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23105*/         /*SwitchType*/ 42, MVT::v4f32,// ->23149
/*23107*/           OPC_EmitMergeInputChains1_0,
/*23108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23120*/           OPC_EmitInteger, MVT::i1, 0, 
/*23123*/           OPC_EmitInteger, MVT::i1, 0, 
/*23126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23149*/         0, // EndSwitchType
/*23150*/       /*Scope*/ 27|128,1/*155*/, /*->23307*/
/*23152*/         OPC_CheckChild2Type, MVT::v2f32,
/*23154*/         OPC_RecordChild3, // #2 = $rsrc
/*23155*/         OPC_CheckChild3Type, MVT::v8i32,
/*23157*/         OPC_RecordChild4, // #3 = $sampler
/*23158*/         OPC_RecordChild5, // #4 = $dmask
/*23159*/         OPC_RecordChild6, // #5 = $unorm
/*23160*/         OPC_RecordChild7, // #6 = $glc
/*23161*/         OPC_MoveChild, 8,
/*23163*/         OPC_RecordNode, // #7 = $slc
/*23164*/         OPC_MoveParent,
/*23165*/         OPC_MoveChild, 9,
/*23167*/         OPC_RecordNode, // #8 = $lwe
/*23168*/         OPC_MoveParent,
/*23169*/         OPC_MoveChild, 10,
/*23171*/         OPC_RecordNode, // #9 = $da
/*23172*/         OPC_MoveParent,
/*23173*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23218
/*23176*/           OPC_EmitMergeInputChains1_0,
/*23177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23189*/           OPC_EmitInteger, MVT::i1, 0, 
/*23192*/           OPC_EmitInteger, MVT::i1, 0, 
/*23195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23218*/         /*SwitchType*/ 42, MVT::v2f32,// ->23262
/*23220*/           OPC_EmitMergeInputChains1_0,
/*23221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23233*/           OPC_EmitInteger, MVT::i1, 0, 
/*23236*/           OPC_EmitInteger, MVT::i1, 0, 
/*23239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23262*/         /*SwitchType*/ 42, MVT::v4f32,// ->23306
/*23264*/           OPC_EmitMergeInputChains1_0,
/*23265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23268*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23271*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23274*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23277*/           OPC_EmitInteger, MVT::i1, 0, 
/*23280*/           OPC_EmitInteger, MVT::i1, 0, 
/*23283*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23286*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23306*/         0, // EndSwitchType
/*23307*/       /*Scope*/ 27|128,1/*155*/, /*->23464*/
/*23309*/         OPC_CheckChild2Type, MVT::v4f32,
/*23311*/         OPC_RecordChild3, // #2 = $rsrc
/*23312*/         OPC_CheckChild3Type, MVT::v8i32,
/*23314*/         OPC_RecordChild4, // #3 = $sampler
/*23315*/         OPC_RecordChild5, // #4 = $dmask
/*23316*/         OPC_RecordChild6, // #5 = $unorm
/*23317*/         OPC_RecordChild7, // #6 = $glc
/*23318*/         OPC_MoveChild, 8,
/*23320*/         OPC_RecordNode, // #7 = $slc
/*23321*/         OPC_MoveParent,
/*23322*/         OPC_MoveChild, 9,
/*23324*/         OPC_RecordNode, // #8 = $lwe
/*23325*/         OPC_MoveParent,
/*23326*/         OPC_MoveChild, 10,
/*23328*/         OPC_RecordNode, // #9 = $da
/*23329*/         OPC_MoveParent,
/*23330*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23375
/*23333*/           OPC_EmitMergeInputChains1_0,
/*23334*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23337*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23340*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23343*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23346*/           OPC_EmitInteger, MVT::i1, 0, 
/*23349*/           OPC_EmitInteger, MVT::i1, 0, 
/*23352*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23355*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23358*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23375*/         /*SwitchType*/ 42, MVT::v2f32,// ->23419
/*23377*/           OPC_EmitMergeInputChains1_0,
/*23378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23390*/           OPC_EmitInteger, MVT::i1, 0, 
/*23393*/           OPC_EmitInteger, MVT::i1, 0, 
/*23396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23419*/         /*SwitchType*/ 42, MVT::v4f32,// ->23463
/*23421*/           OPC_EmitMergeInputChains1_0,
/*23422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23434*/           OPC_EmitInteger, MVT::i1, 0, 
/*23437*/           OPC_EmitInteger, MVT::i1, 0, 
/*23440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23463*/         0, // EndSwitchType
/*23464*/       /*Scope*/ 27|128,1/*155*/, /*->23621*/
/*23466*/         OPC_CheckChild2Type, MVT::v8f32,
/*23468*/         OPC_RecordChild3, // #2 = $rsrc
/*23469*/         OPC_CheckChild3Type, MVT::v8i32,
/*23471*/         OPC_RecordChild4, // #3 = $sampler
/*23472*/         OPC_RecordChild5, // #4 = $dmask
/*23473*/         OPC_RecordChild6, // #5 = $unorm
/*23474*/         OPC_RecordChild7, // #6 = $glc
/*23475*/         OPC_MoveChild, 8,
/*23477*/         OPC_RecordNode, // #7 = $slc
/*23478*/         OPC_MoveParent,
/*23479*/         OPC_MoveChild, 9,
/*23481*/         OPC_RecordNode, // #8 = $lwe
/*23482*/         OPC_MoveParent,
/*23483*/         OPC_MoveChild, 10,
/*23485*/         OPC_RecordNode, // #9 = $da
/*23486*/         OPC_MoveParent,
/*23487*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23532
/*23490*/           OPC_EmitMergeInputChains1_0,
/*23491*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23494*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23497*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23500*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23503*/           OPC_EmitInteger, MVT::i1, 0, 
/*23506*/           OPC_EmitInteger, MVT::i1, 0, 
/*23509*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23512*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23532*/         /*SwitchType*/ 42, MVT::v2f32,// ->23576
/*23534*/           OPC_EmitMergeInputChains1_0,
/*23535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23547*/           OPC_EmitInteger, MVT::i1, 0, 
/*23550*/           OPC_EmitInteger, MVT::i1, 0, 
/*23553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23576*/         /*SwitchType*/ 42, MVT::v4f32,// ->23620
/*23578*/           OPC_EmitMergeInputChains1_0,
/*23579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23591*/           OPC_EmitInteger, MVT::i1, 0, 
/*23594*/           OPC_EmitInteger, MVT::i1, 0, 
/*23597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23620*/         0, // EndSwitchType
/*23621*/       /*Scope*/ 27|128,1/*155*/, /*->23778*/
/*23623*/         OPC_CheckChild2Type, MVT::v16f32,
/*23625*/         OPC_RecordChild3, // #2 = $rsrc
/*23626*/         OPC_CheckChild3Type, MVT::v8i32,
/*23628*/         OPC_RecordChild4, // #3 = $sampler
/*23629*/         OPC_RecordChild5, // #4 = $dmask
/*23630*/         OPC_RecordChild6, // #5 = $unorm
/*23631*/         OPC_RecordChild7, // #6 = $glc
/*23632*/         OPC_MoveChild, 8,
/*23634*/         OPC_RecordNode, // #7 = $slc
/*23635*/         OPC_MoveParent,
/*23636*/         OPC_MoveChild, 9,
/*23638*/         OPC_RecordNode, // #8 = $lwe
/*23639*/         OPC_MoveParent,
/*23640*/         OPC_MoveChild, 10,
/*23642*/         OPC_RecordNode, // #9 = $da
/*23643*/         OPC_MoveParent,
/*23644*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23689
/*23647*/           OPC_EmitMergeInputChains1_0,
/*23648*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23651*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23654*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23657*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23660*/           OPC_EmitInteger, MVT::i1, 0, 
/*23663*/           OPC_EmitInteger, MVT::i1, 0, 
/*23666*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23669*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23672*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23689*/         /*SwitchType*/ 42, MVT::v2f32,// ->23733
/*23691*/           OPC_EmitMergeInputChains1_0,
/*23692*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23695*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23704*/           OPC_EmitInteger, MVT::i1, 0, 
/*23707*/           OPC_EmitInteger, MVT::i1, 0, 
/*23710*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23713*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23716*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23733*/         /*SwitchType*/ 42, MVT::v4f32,// ->23777
/*23735*/           OPC_EmitMergeInputChains1_0,
/*23736*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23739*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23742*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23745*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23748*/           OPC_EmitInteger, MVT::i1, 0, 
/*23751*/           OPC_EmitInteger, MVT::i1, 0, 
/*23754*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23757*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23760*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23777*/         0, // EndSwitchType
/*23778*/       0, /*End of Scope*/
/*23779*/     /*Scope*/ 23|128,6/*791*/, /*->24572*/
/*23781*/       OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*23784*/       OPC_RecordChild2, // #1 = $addr
/*23785*/       OPC_Scope, 27|128,1/*155*/, /*->23943*/ // 5 children in Scope
/*23788*/         OPC_CheckChild2Type, MVT::f32,
/*23790*/         OPC_RecordChild3, // #2 = $rsrc
/*23791*/         OPC_CheckChild3Type, MVT::v8i32,
/*23793*/         OPC_RecordChild4, // #3 = $sampler
/*23794*/         OPC_RecordChild5, // #4 = $dmask
/*23795*/         OPC_RecordChild6, // #5 = $unorm
/*23796*/         OPC_RecordChild7, // #6 = $glc
/*23797*/         OPC_MoveChild, 8,
/*23799*/         OPC_RecordNode, // #7 = $slc
/*23800*/         OPC_MoveParent,
/*23801*/         OPC_MoveChild, 9,
/*23803*/         OPC_RecordNode, // #8 = $lwe
/*23804*/         OPC_MoveParent,
/*23805*/         OPC_MoveChild, 10,
/*23807*/         OPC_RecordNode, // #9 = $da
/*23808*/         OPC_MoveParent,
/*23809*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23854
/*23812*/           OPC_EmitMergeInputChains1_0,
/*23813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23825*/           OPC_EmitInteger, MVT::i1, 0, 
/*23828*/           OPC_EmitInteger, MVT::i1, 0, 
/*23831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23854*/         /*SwitchType*/ 42, MVT::v2f32,// ->23898
/*23856*/           OPC_EmitMergeInputChains1_0,
/*23857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23869*/           OPC_EmitInteger, MVT::i1, 0, 
/*23872*/           OPC_EmitInteger, MVT::i1, 0, 
/*23875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23898*/         /*SwitchType*/ 42, MVT::v4f32,// ->23942
/*23900*/           OPC_EmitMergeInputChains1_0,
/*23901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23913*/           OPC_EmitInteger, MVT::i1, 0, 
/*23916*/           OPC_EmitInteger, MVT::i1, 0, 
/*23919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23942*/         0, // EndSwitchType
/*23943*/       /*Scope*/ 27|128,1/*155*/, /*->24100*/
/*23945*/         OPC_CheckChild2Type, MVT::v2f32,
/*23947*/         OPC_RecordChild3, // #2 = $rsrc
/*23948*/         OPC_CheckChild3Type, MVT::v8i32,
/*23950*/         OPC_RecordChild4, // #3 = $sampler
/*23951*/         OPC_RecordChild5, // #4 = $dmask
/*23952*/         OPC_RecordChild6, // #5 = $unorm
/*23953*/         OPC_RecordChild7, // #6 = $glc
/*23954*/         OPC_MoveChild, 8,
/*23956*/         OPC_RecordNode, // #7 = $slc
/*23957*/         OPC_MoveParent,
/*23958*/         OPC_MoveChild, 9,
/*23960*/         OPC_RecordNode, // #8 = $lwe
/*23961*/         OPC_MoveParent,
/*23962*/         OPC_MoveChild, 10,
/*23964*/         OPC_RecordNode, // #9 = $da
/*23965*/         OPC_MoveParent,
/*23966*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24011
/*23969*/           OPC_EmitMergeInputChains1_0,
/*23970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23982*/           OPC_EmitInteger, MVT::i1, 0, 
/*23985*/           OPC_EmitInteger, MVT::i1, 0, 
/*23988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24011*/         /*SwitchType*/ 42, MVT::v2f32,// ->24055
/*24013*/           OPC_EmitMergeInputChains1_0,
/*24014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24026*/           OPC_EmitInteger, MVT::i1, 0, 
/*24029*/           OPC_EmitInteger, MVT::i1, 0, 
/*24032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24055*/         /*SwitchType*/ 42, MVT::v4f32,// ->24099
/*24057*/           OPC_EmitMergeInputChains1_0,
/*24058*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24061*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24064*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24067*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24070*/           OPC_EmitInteger, MVT::i1, 0, 
/*24073*/           OPC_EmitInteger, MVT::i1, 0, 
/*24076*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24079*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24099*/         0, // EndSwitchType
/*24100*/       /*Scope*/ 27|128,1/*155*/, /*->24257*/
/*24102*/         OPC_CheckChild2Type, MVT::v4f32,
/*24104*/         OPC_RecordChild3, // #2 = $rsrc
/*24105*/         OPC_CheckChild3Type, MVT::v8i32,
/*24107*/         OPC_RecordChild4, // #3 = $sampler
/*24108*/         OPC_RecordChild5, // #4 = $dmask
/*24109*/         OPC_RecordChild6, // #5 = $unorm
/*24110*/         OPC_RecordChild7, // #6 = $glc
/*24111*/         OPC_MoveChild, 8,
/*24113*/         OPC_RecordNode, // #7 = $slc
/*24114*/         OPC_MoveParent,
/*24115*/         OPC_MoveChild, 9,
/*24117*/         OPC_RecordNode, // #8 = $lwe
/*24118*/         OPC_MoveParent,
/*24119*/         OPC_MoveChild, 10,
/*24121*/         OPC_RecordNode, // #9 = $da
/*24122*/         OPC_MoveParent,
/*24123*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24168
/*24126*/           OPC_EmitMergeInputChains1_0,
/*24127*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24130*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24133*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24136*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24139*/           OPC_EmitInteger, MVT::i1, 0, 
/*24142*/           OPC_EmitInteger, MVT::i1, 0, 
/*24145*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24148*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24151*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24168*/         /*SwitchType*/ 42, MVT::v2f32,// ->24212
/*24170*/           OPC_EmitMergeInputChains1_0,
/*24171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24183*/           OPC_EmitInteger, MVT::i1, 0, 
/*24186*/           OPC_EmitInteger, MVT::i1, 0, 
/*24189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24212*/         /*SwitchType*/ 42, MVT::v4f32,// ->24256
/*24214*/           OPC_EmitMergeInputChains1_0,
/*24215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24227*/           OPC_EmitInteger, MVT::i1, 0, 
/*24230*/           OPC_EmitInteger, MVT::i1, 0, 
/*24233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24256*/         0, // EndSwitchType
/*24257*/       /*Scope*/ 27|128,1/*155*/, /*->24414*/
/*24259*/         OPC_CheckChild2Type, MVT::v8f32,
/*24261*/         OPC_RecordChild3, // #2 = $rsrc
/*24262*/         OPC_CheckChild3Type, MVT::v8i32,
/*24264*/         OPC_RecordChild4, // #3 = $sampler
/*24265*/         OPC_RecordChild5, // #4 = $dmask
/*24266*/         OPC_RecordChild6, // #5 = $unorm
/*24267*/         OPC_RecordChild7, // #6 = $glc
/*24268*/         OPC_MoveChild, 8,
/*24270*/         OPC_RecordNode, // #7 = $slc
/*24271*/         OPC_MoveParent,
/*24272*/         OPC_MoveChild, 9,
/*24274*/         OPC_RecordNode, // #8 = $lwe
/*24275*/         OPC_MoveParent,
/*24276*/         OPC_MoveChild, 10,
/*24278*/         OPC_RecordNode, // #9 = $da
/*24279*/         OPC_MoveParent,
/*24280*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24325
/*24283*/           OPC_EmitMergeInputChains1_0,
/*24284*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24287*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24290*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24293*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24296*/           OPC_EmitInteger, MVT::i1, 0, 
/*24299*/           OPC_EmitInteger, MVT::i1, 0, 
/*24302*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24305*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24308*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24325*/         /*SwitchType*/ 42, MVT::v2f32,// ->24369
/*24327*/           OPC_EmitMergeInputChains1_0,
/*24328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24340*/           OPC_EmitInteger, MVT::i1, 0, 
/*24343*/           OPC_EmitInteger, MVT::i1, 0, 
/*24346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24369*/         /*SwitchType*/ 42, MVT::v4f32,// ->24413
/*24371*/           OPC_EmitMergeInputChains1_0,
/*24372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24384*/           OPC_EmitInteger, MVT::i1, 0, 
/*24387*/           OPC_EmitInteger, MVT::i1, 0, 
/*24390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24413*/         0, // EndSwitchType
/*24414*/       /*Scope*/ 27|128,1/*155*/, /*->24571*/
/*24416*/         OPC_CheckChild2Type, MVT::v16f32,
/*24418*/         OPC_RecordChild3, // #2 = $rsrc
/*24419*/         OPC_CheckChild3Type, MVT::v8i32,
/*24421*/         OPC_RecordChild4, // #3 = $sampler
/*24422*/         OPC_RecordChild5, // #4 = $dmask
/*24423*/         OPC_RecordChild6, // #5 = $unorm
/*24424*/         OPC_RecordChild7, // #6 = $glc
/*24425*/         OPC_MoveChild, 8,
/*24427*/         OPC_RecordNode, // #7 = $slc
/*24428*/         OPC_MoveParent,
/*24429*/         OPC_MoveChild, 9,
/*24431*/         OPC_RecordNode, // #8 = $lwe
/*24432*/         OPC_MoveParent,
/*24433*/         OPC_MoveChild, 10,
/*24435*/         OPC_RecordNode, // #9 = $da
/*24436*/         OPC_MoveParent,
/*24437*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24482
/*24440*/           OPC_EmitMergeInputChains1_0,
/*24441*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24444*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24447*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24450*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24453*/           OPC_EmitInteger, MVT::i1, 0, 
/*24456*/           OPC_EmitInteger, MVT::i1, 0, 
/*24459*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24462*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24482*/         /*SwitchType*/ 42, MVT::v2f32,// ->24526
/*24484*/           OPC_EmitMergeInputChains1_0,
/*24485*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24488*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24491*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24494*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24497*/           OPC_EmitInteger, MVT::i1, 0, 
/*24500*/           OPC_EmitInteger, MVT::i1, 0, 
/*24503*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24506*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24509*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24526*/         /*SwitchType*/ 42, MVT::v4f32,// ->24570
/*24528*/           OPC_EmitMergeInputChains1_0,
/*24529*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24532*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24535*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24538*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24541*/           OPC_EmitInteger, MVT::i1, 0, 
/*24544*/           OPC_EmitInteger, MVT::i1, 0, 
/*24547*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24550*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24570*/         0, // EndSwitchType
/*24571*/       0, /*End of Scope*/
/*24572*/     /*Scope*/ 23|128,6/*791*/, /*->25365*/
/*24574*/       OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*24577*/       OPC_RecordChild2, // #1 = $addr
/*24578*/       OPC_Scope, 27|128,1/*155*/, /*->24736*/ // 5 children in Scope
/*24581*/         OPC_CheckChild2Type, MVT::f32,
/*24583*/         OPC_RecordChild3, // #2 = $rsrc
/*24584*/         OPC_CheckChild3Type, MVT::v8i32,
/*24586*/         OPC_RecordChild4, // #3 = $sampler
/*24587*/         OPC_RecordChild5, // #4 = $dmask
/*24588*/         OPC_RecordChild6, // #5 = $unorm
/*24589*/         OPC_RecordChild7, // #6 = $glc
/*24590*/         OPC_MoveChild, 8,
/*24592*/         OPC_RecordNode, // #7 = $slc
/*24593*/         OPC_MoveParent,
/*24594*/         OPC_MoveChild, 9,
/*24596*/         OPC_RecordNode, // #8 = $lwe
/*24597*/         OPC_MoveParent,
/*24598*/         OPC_MoveChild, 10,
/*24600*/         OPC_RecordNode, // #9 = $da
/*24601*/         OPC_MoveParent,
/*24602*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24647
/*24605*/           OPC_EmitMergeInputChains1_0,
/*24606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24618*/           OPC_EmitInteger, MVT::i1, 0, 
/*24621*/           OPC_EmitInteger, MVT::i1, 0, 
/*24624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24647*/         /*SwitchType*/ 42, MVT::v2f32,// ->24691
/*24649*/           OPC_EmitMergeInputChains1_0,
/*24650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24662*/           OPC_EmitInteger, MVT::i1, 0, 
/*24665*/           OPC_EmitInteger, MVT::i1, 0, 
/*24668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24691*/         /*SwitchType*/ 42, MVT::v4f32,// ->24735
/*24693*/           OPC_EmitMergeInputChains1_0,
/*24694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24706*/           OPC_EmitInteger, MVT::i1, 0, 
/*24709*/           OPC_EmitInteger, MVT::i1, 0, 
/*24712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24735*/         0, // EndSwitchType
/*24736*/       /*Scope*/ 27|128,1/*155*/, /*->24893*/
/*24738*/         OPC_CheckChild2Type, MVT::v2f32,
/*24740*/         OPC_RecordChild3, // #2 = $rsrc
/*24741*/         OPC_CheckChild3Type, MVT::v8i32,
/*24743*/         OPC_RecordChild4, // #3 = $sampler
/*24744*/         OPC_RecordChild5, // #4 = $dmask
/*24745*/         OPC_RecordChild6, // #5 = $unorm
/*24746*/         OPC_RecordChild7, // #6 = $glc
/*24747*/         OPC_MoveChild, 8,
/*24749*/         OPC_RecordNode, // #7 = $slc
/*24750*/         OPC_MoveParent,
/*24751*/         OPC_MoveChild, 9,
/*24753*/         OPC_RecordNode, // #8 = $lwe
/*24754*/         OPC_MoveParent,
/*24755*/         OPC_MoveChild, 10,
/*24757*/         OPC_RecordNode, // #9 = $da
/*24758*/         OPC_MoveParent,
/*24759*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24804
/*24762*/           OPC_EmitMergeInputChains1_0,
/*24763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24775*/           OPC_EmitInteger, MVT::i1, 0, 
/*24778*/           OPC_EmitInteger, MVT::i1, 0, 
/*24781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24804*/         /*SwitchType*/ 42, MVT::v2f32,// ->24848
/*24806*/           OPC_EmitMergeInputChains1_0,
/*24807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24819*/           OPC_EmitInteger, MVT::i1, 0, 
/*24822*/           OPC_EmitInteger, MVT::i1, 0, 
/*24825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24848*/         /*SwitchType*/ 42, MVT::v4f32,// ->24892
/*24850*/           OPC_EmitMergeInputChains1_0,
/*24851*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24854*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24857*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24860*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24863*/           OPC_EmitInteger, MVT::i1, 0, 
/*24866*/           OPC_EmitInteger, MVT::i1, 0, 
/*24869*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24872*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24892*/         0, // EndSwitchType
/*24893*/       /*Scope*/ 27|128,1/*155*/, /*->25050*/
/*24895*/         OPC_CheckChild2Type, MVT::v4f32,
/*24897*/         OPC_RecordChild3, // #2 = $rsrc
/*24898*/         OPC_CheckChild3Type, MVT::v8i32,
/*24900*/         OPC_RecordChild4, // #3 = $sampler
/*24901*/         OPC_RecordChild5, // #4 = $dmask
/*24902*/         OPC_RecordChild6, // #5 = $unorm
/*24903*/         OPC_RecordChild7, // #6 = $glc
/*24904*/         OPC_MoveChild, 8,
/*24906*/         OPC_RecordNode, // #7 = $slc
/*24907*/         OPC_MoveParent,
/*24908*/         OPC_MoveChild, 9,
/*24910*/         OPC_RecordNode, // #8 = $lwe
/*24911*/         OPC_MoveParent,
/*24912*/         OPC_MoveChild, 10,
/*24914*/         OPC_RecordNode, // #9 = $da
/*24915*/         OPC_MoveParent,
/*24916*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24961
/*24919*/           OPC_EmitMergeInputChains1_0,
/*24920*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24923*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24926*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24929*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24932*/           OPC_EmitInteger, MVT::i1, 0, 
/*24935*/           OPC_EmitInteger, MVT::i1, 0, 
/*24938*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24941*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24944*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24961*/         /*SwitchType*/ 42, MVT::v2f32,// ->25005
/*24963*/           OPC_EmitMergeInputChains1_0,
/*24964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24976*/           OPC_EmitInteger, MVT::i1, 0, 
/*24979*/           OPC_EmitInteger, MVT::i1, 0, 
/*24982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25005*/         /*SwitchType*/ 42, MVT::v4f32,// ->25049
/*25007*/           OPC_EmitMergeInputChains1_0,
/*25008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25020*/           OPC_EmitInteger, MVT::i1, 0, 
/*25023*/           OPC_EmitInteger, MVT::i1, 0, 
/*25026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25049*/         0, // EndSwitchType
/*25050*/       /*Scope*/ 27|128,1/*155*/, /*->25207*/
/*25052*/         OPC_CheckChild2Type, MVT::v8f32,
/*25054*/         OPC_RecordChild3, // #2 = $rsrc
/*25055*/         OPC_CheckChild3Type, MVT::v8i32,
/*25057*/         OPC_RecordChild4, // #3 = $sampler
/*25058*/         OPC_RecordChild5, // #4 = $dmask
/*25059*/         OPC_RecordChild6, // #5 = $unorm
/*25060*/         OPC_RecordChild7, // #6 = $glc
/*25061*/         OPC_MoveChild, 8,
/*25063*/         OPC_RecordNode, // #7 = $slc
/*25064*/         OPC_MoveParent,
/*25065*/         OPC_MoveChild, 9,
/*25067*/         OPC_RecordNode, // #8 = $lwe
/*25068*/         OPC_MoveParent,
/*25069*/         OPC_MoveChild, 10,
/*25071*/         OPC_RecordNode, // #9 = $da
/*25072*/         OPC_MoveParent,
/*25073*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25118
/*25076*/           OPC_EmitMergeInputChains1_0,
/*25077*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25080*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25083*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25086*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25089*/           OPC_EmitInteger, MVT::i1, 0, 
/*25092*/           OPC_EmitInteger, MVT::i1, 0, 
/*25095*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25098*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25101*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25118*/         /*SwitchType*/ 42, MVT::v2f32,// ->25162
/*25120*/           OPC_EmitMergeInputChains1_0,
/*25121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25133*/           OPC_EmitInteger, MVT::i1, 0, 
/*25136*/           OPC_EmitInteger, MVT::i1, 0, 
/*25139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25162*/         /*SwitchType*/ 42, MVT::v4f32,// ->25206
/*25164*/           OPC_EmitMergeInputChains1_0,
/*25165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25177*/           OPC_EmitInteger, MVT::i1, 0, 
/*25180*/           OPC_EmitInteger, MVT::i1, 0, 
/*25183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25206*/         0, // EndSwitchType
/*25207*/       /*Scope*/ 27|128,1/*155*/, /*->25364*/
/*25209*/         OPC_CheckChild2Type, MVT::v16f32,
/*25211*/         OPC_RecordChild3, // #2 = $rsrc
/*25212*/         OPC_CheckChild3Type, MVT::v8i32,
/*25214*/         OPC_RecordChild4, // #3 = $sampler
/*25215*/         OPC_RecordChild5, // #4 = $dmask
/*25216*/         OPC_RecordChild6, // #5 = $unorm
/*25217*/         OPC_RecordChild7, // #6 = $glc
/*25218*/         OPC_MoveChild, 8,
/*25220*/         OPC_RecordNode, // #7 = $slc
/*25221*/         OPC_MoveParent,
/*25222*/         OPC_MoveChild, 9,
/*25224*/         OPC_RecordNode, // #8 = $lwe
/*25225*/         OPC_MoveParent,
/*25226*/         OPC_MoveChild, 10,
/*25228*/         OPC_RecordNode, // #9 = $da
/*25229*/         OPC_MoveParent,
/*25230*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25275
/*25233*/           OPC_EmitMergeInputChains1_0,
/*25234*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25237*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25240*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25243*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25246*/           OPC_EmitInteger, MVT::i1, 0, 
/*25249*/           OPC_EmitInteger, MVT::i1, 0, 
/*25252*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25255*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25275*/         /*SwitchType*/ 42, MVT::v2f32,// ->25319
/*25277*/           OPC_EmitMergeInputChains1_0,
/*25278*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25281*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25284*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25287*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25290*/           OPC_EmitInteger, MVT::i1, 0, 
/*25293*/           OPC_EmitInteger, MVT::i1, 0, 
/*25296*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25299*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25302*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25319*/         /*SwitchType*/ 42, MVT::v4f32,// ->25363
/*25321*/           OPC_EmitMergeInputChains1_0,
/*25322*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25325*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25328*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25331*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25334*/           OPC_EmitInteger, MVT::i1, 0, 
/*25337*/           OPC_EmitInteger, MVT::i1, 0, 
/*25340*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25343*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25346*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25363*/         0, // EndSwitchType
/*25364*/       0, /*End of Scope*/
/*25365*/     /*Scope*/ 23|128,6/*791*/, /*->26158*/
/*25367*/       OPC_CheckChild1Integer, 55|128,3/*439*/, 
/*25370*/       OPC_RecordChild2, // #1 = $addr
/*25371*/       OPC_Scope, 27|128,1/*155*/, /*->25529*/ // 5 children in Scope
/*25374*/         OPC_CheckChild2Type, MVT::f32,
/*25376*/         OPC_RecordChild3, // #2 = $rsrc
/*25377*/         OPC_CheckChild3Type, MVT::v8i32,
/*25379*/         OPC_RecordChild4, // #3 = $sampler
/*25380*/         OPC_RecordChild5, // #4 = $dmask
/*25381*/         OPC_RecordChild6, // #5 = $unorm
/*25382*/         OPC_RecordChild7, // #6 = $glc
/*25383*/         OPC_MoveChild, 8,
/*25385*/         OPC_RecordNode, // #7 = $slc
/*25386*/         OPC_MoveParent,
/*25387*/         OPC_MoveChild, 9,
/*25389*/         OPC_RecordNode, // #8 = $lwe
/*25390*/         OPC_MoveParent,
/*25391*/         OPC_MoveChild, 10,
/*25393*/         OPC_RecordNode, // #9 = $da
/*25394*/         OPC_MoveParent,
/*25395*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25440
/*25398*/           OPC_EmitMergeInputChains1_0,
/*25399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25411*/           OPC_EmitInteger, MVT::i1, 0, 
/*25414*/           OPC_EmitInteger, MVT::i1, 0, 
/*25417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25440*/         /*SwitchType*/ 42, MVT::v2f32,// ->25484
/*25442*/           OPC_EmitMergeInputChains1_0,
/*25443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25455*/           OPC_EmitInteger, MVT::i1, 0, 
/*25458*/           OPC_EmitInteger, MVT::i1, 0, 
/*25461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25484*/         /*SwitchType*/ 42, MVT::v4f32,// ->25528
/*25486*/           OPC_EmitMergeInputChains1_0,
/*25487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25499*/           OPC_EmitInteger, MVT::i1, 0, 
/*25502*/           OPC_EmitInteger, MVT::i1, 0, 
/*25505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25528*/         0, // EndSwitchType
/*25529*/       /*Scope*/ 27|128,1/*155*/, /*->25686*/
/*25531*/         OPC_CheckChild2Type, MVT::v2f32,
/*25533*/         OPC_RecordChild3, // #2 = $rsrc
/*25534*/         OPC_CheckChild3Type, MVT::v8i32,
/*25536*/         OPC_RecordChild4, // #3 = $sampler
/*25537*/         OPC_RecordChild5, // #4 = $dmask
/*25538*/         OPC_RecordChild6, // #5 = $unorm
/*25539*/         OPC_RecordChild7, // #6 = $glc
/*25540*/         OPC_MoveChild, 8,
/*25542*/         OPC_RecordNode, // #7 = $slc
/*25543*/         OPC_MoveParent,
/*25544*/         OPC_MoveChild, 9,
/*25546*/         OPC_RecordNode, // #8 = $lwe
/*25547*/         OPC_MoveParent,
/*25548*/         OPC_MoveChild, 10,
/*25550*/         OPC_RecordNode, // #9 = $da
/*25551*/         OPC_MoveParent,
/*25552*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25597
/*25555*/           OPC_EmitMergeInputChains1_0,
/*25556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25568*/           OPC_EmitInteger, MVT::i1, 0, 
/*25571*/           OPC_EmitInteger, MVT::i1, 0, 
/*25574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25597*/         /*SwitchType*/ 42, MVT::v2f32,// ->25641
/*25599*/           OPC_EmitMergeInputChains1_0,
/*25600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25612*/           OPC_EmitInteger, MVT::i1, 0, 
/*25615*/           OPC_EmitInteger, MVT::i1, 0, 
/*25618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25641*/         /*SwitchType*/ 42, MVT::v4f32,// ->25685
/*25643*/           OPC_EmitMergeInputChains1_0,
/*25644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25656*/           OPC_EmitInteger, MVT::i1, 0, 
/*25659*/           OPC_EmitInteger, MVT::i1, 0, 
/*25662*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25665*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25685*/         0, // EndSwitchType
/*25686*/       /*Scope*/ 27|128,1/*155*/, /*->25843*/
/*25688*/         OPC_CheckChild2Type, MVT::v4f32,
/*25690*/         OPC_RecordChild3, // #2 = $rsrc
/*25691*/         OPC_CheckChild3Type, MVT::v8i32,
/*25693*/         OPC_RecordChild4, // #3 = $sampler
/*25694*/         OPC_RecordChild5, // #4 = $dmask
/*25695*/         OPC_RecordChild6, // #5 = $unorm
/*25696*/         OPC_RecordChild7, // #6 = $glc
/*25697*/         OPC_MoveChild, 8,
/*25699*/         OPC_RecordNode, // #7 = $slc
/*25700*/         OPC_MoveParent,
/*25701*/         OPC_MoveChild, 9,
/*25703*/         OPC_RecordNode, // #8 = $lwe
/*25704*/         OPC_MoveParent,
/*25705*/         OPC_MoveChild, 10,
/*25707*/         OPC_RecordNode, // #9 = $da
/*25708*/         OPC_MoveParent,
/*25709*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25754
/*25712*/           OPC_EmitMergeInputChains1_0,
/*25713*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25716*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25719*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25722*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25725*/           OPC_EmitInteger, MVT::i1, 0, 
/*25728*/           OPC_EmitInteger, MVT::i1, 0, 
/*25731*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25734*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25737*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25754*/         /*SwitchType*/ 42, MVT::v2f32,// ->25798
/*25756*/           OPC_EmitMergeInputChains1_0,
/*25757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25769*/           OPC_EmitInteger, MVT::i1, 0, 
/*25772*/           OPC_EmitInteger, MVT::i1, 0, 
/*25775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25798*/         /*SwitchType*/ 42, MVT::v4f32,// ->25842
/*25800*/           OPC_EmitMergeInputChains1_0,
/*25801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25813*/           OPC_EmitInteger, MVT::i1, 0, 
/*25816*/           OPC_EmitInteger, MVT::i1, 0, 
/*25819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25842*/         0, // EndSwitchType
/*25843*/       /*Scope*/ 27|128,1/*155*/, /*->26000*/
/*25845*/         OPC_CheckChild2Type, MVT::v8f32,
/*25847*/         OPC_RecordChild3, // #2 = $rsrc
/*25848*/         OPC_CheckChild3Type, MVT::v8i32,
/*25850*/         OPC_RecordChild4, // #3 = $sampler
/*25851*/         OPC_RecordChild5, // #4 = $dmask
/*25852*/         OPC_RecordChild6, // #5 = $unorm
/*25853*/         OPC_RecordChild7, // #6 = $glc
/*25854*/         OPC_MoveChild, 8,
/*25856*/         OPC_RecordNode, // #7 = $slc
/*25857*/         OPC_MoveParent,
/*25858*/         OPC_MoveChild, 9,
/*25860*/         OPC_RecordNode, // #8 = $lwe
/*25861*/         OPC_MoveParent,
/*25862*/         OPC_MoveChild, 10,
/*25864*/         OPC_RecordNode, // #9 = $da
/*25865*/         OPC_MoveParent,
/*25866*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25911
/*25869*/           OPC_EmitMergeInputChains1_0,
/*25870*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25873*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25876*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25879*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25882*/           OPC_EmitInteger, MVT::i1, 0, 
/*25885*/           OPC_EmitInteger, MVT::i1, 0, 
/*25888*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25891*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25894*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25911*/         /*SwitchType*/ 42, MVT::v2f32,// ->25955
/*25913*/           OPC_EmitMergeInputChains1_0,
/*25914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25926*/           OPC_EmitInteger, MVT::i1, 0, 
/*25929*/           OPC_EmitInteger, MVT::i1, 0, 
/*25932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25955*/         /*SwitchType*/ 42, MVT::v4f32,// ->25999
/*25957*/           OPC_EmitMergeInputChains1_0,
/*25958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25970*/           OPC_EmitInteger, MVT::i1, 0, 
/*25973*/           OPC_EmitInteger, MVT::i1, 0, 
/*25976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25999*/         0, // EndSwitchType
/*26000*/       /*Scope*/ 27|128,1/*155*/, /*->26157*/
/*26002*/         OPC_CheckChild2Type, MVT::v16f32,
/*26004*/         OPC_RecordChild3, // #2 = $rsrc
/*26005*/         OPC_CheckChild3Type, MVT::v8i32,
/*26007*/         OPC_RecordChild4, // #3 = $sampler
/*26008*/         OPC_RecordChild5, // #4 = $dmask
/*26009*/         OPC_RecordChild6, // #5 = $unorm
/*26010*/         OPC_RecordChild7, // #6 = $glc
/*26011*/         OPC_MoveChild, 8,
/*26013*/         OPC_RecordNode, // #7 = $slc
/*26014*/         OPC_MoveParent,
/*26015*/         OPC_MoveChild, 9,
/*26017*/         OPC_RecordNode, // #8 = $lwe
/*26018*/         OPC_MoveParent,
/*26019*/         OPC_MoveChild, 10,
/*26021*/         OPC_RecordNode, // #9 = $da
/*26022*/         OPC_MoveParent,
/*26023*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26068
/*26026*/           OPC_EmitMergeInputChains1_0,
/*26027*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26030*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26033*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26036*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26039*/           OPC_EmitInteger, MVT::i1, 0, 
/*26042*/           OPC_EmitInteger, MVT::i1, 0, 
/*26045*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26048*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26051*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26068*/         /*SwitchType*/ 42, MVT::v2f32,// ->26112
/*26070*/           OPC_EmitMergeInputChains1_0,
/*26071*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26074*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26077*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26080*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26083*/           OPC_EmitInteger, MVT::i1, 0, 
/*26086*/           OPC_EmitInteger, MVT::i1, 0, 
/*26089*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26092*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26095*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26112*/         /*SwitchType*/ 42, MVT::v4f32,// ->26156
/*26114*/           OPC_EmitMergeInputChains1_0,
/*26115*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26118*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26121*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26124*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26127*/           OPC_EmitInteger, MVT::i1, 0, 
/*26130*/           OPC_EmitInteger, MVT::i1, 0, 
/*26133*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26136*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26139*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26156*/         0, // EndSwitchType
/*26157*/       0, /*End of Scope*/
/*26158*/     /*Scope*/ 23|128,6/*791*/, /*->26951*/
/*26160*/       OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*26163*/       OPC_RecordChild2, // #1 = $addr
/*26164*/       OPC_Scope, 27|128,1/*155*/, /*->26322*/ // 5 children in Scope
/*26167*/         OPC_CheckChild2Type, MVT::f32,
/*26169*/         OPC_RecordChild3, // #2 = $rsrc
/*26170*/         OPC_CheckChild3Type, MVT::v8i32,
/*26172*/         OPC_RecordChild4, // #3 = $sampler
/*26173*/         OPC_RecordChild5, // #4 = $dmask
/*26174*/         OPC_RecordChild6, // #5 = $unorm
/*26175*/         OPC_RecordChild7, // #6 = $glc
/*26176*/         OPC_MoveChild, 8,
/*26178*/         OPC_RecordNode, // #7 = $slc
/*26179*/         OPC_MoveParent,
/*26180*/         OPC_MoveChild, 9,
/*26182*/         OPC_RecordNode, // #8 = $lwe
/*26183*/         OPC_MoveParent,
/*26184*/         OPC_MoveChild, 10,
/*26186*/         OPC_RecordNode, // #9 = $da
/*26187*/         OPC_MoveParent,
/*26188*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26233
/*26191*/           OPC_EmitMergeInputChains1_0,
/*26192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26204*/           OPC_EmitInteger, MVT::i1, 0, 
/*26207*/           OPC_EmitInteger, MVT::i1, 0, 
/*26210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26233*/         /*SwitchType*/ 42, MVT::v2f32,// ->26277
/*26235*/           OPC_EmitMergeInputChains1_0,
/*26236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26248*/           OPC_EmitInteger, MVT::i1, 0, 
/*26251*/           OPC_EmitInteger, MVT::i1, 0, 
/*26254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26277*/         /*SwitchType*/ 42, MVT::v4f32,// ->26321
/*26279*/           OPC_EmitMergeInputChains1_0,
/*26280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26292*/           OPC_EmitInteger, MVT::i1, 0, 
/*26295*/           OPC_EmitInteger, MVT::i1, 0, 
/*26298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26321*/         0, // EndSwitchType
/*26322*/       /*Scope*/ 27|128,1/*155*/, /*->26479*/
/*26324*/         OPC_CheckChild2Type, MVT::v2f32,
/*26326*/         OPC_RecordChild3, // #2 = $rsrc
/*26327*/         OPC_CheckChild3Type, MVT::v8i32,
/*26329*/         OPC_RecordChild4, // #3 = $sampler
/*26330*/         OPC_RecordChild5, // #4 = $dmask
/*26331*/         OPC_RecordChild6, // #5 = $unorm
/*26332*/         OPC_RecordChild7, // #6 = $glc
/*26333*/         OPC_MoveChild, 8,
/*26335*/         OPC_RecordNode, // #7 = $slc
/*26336*/         OPC_MoveParent,
/*26337*/         OPC_MoveChild, 9,
/*26339*/         OPC_RecordNode, // #8 = $lwe
/*26340*/         OPC_MoveParent,
/*26341*/         OPC_MoveChild, 10,
/*26343*/         OPC_RecordNode, // #9 = $da
/*26344*/         OPC_MoveParent,
/*26345*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26390
/*26348*/           OPC_EmitMergeInputChains1_0,
/*26349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26361*/           OPC_EmitInteger, MVT::i1, 0, 
/*26364*/           OPC_EmitInteger, MVT::i1, 0, 
/*26367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26390*/         /*SwitchType*/ 42, MVT::v2f32,// ->26434
/*26392*/           OPC_EmitMergeInputChains1_0,
/*26393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26405*/           OPC_EmitInteger, MVT::i1, 0, 
/*26408*/           OPC_EmitInteger, MVT::i1, 0, 
/*26411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26434*/         /*SwitchType*/ 42, MVT::v4f32,// ->26478
/*26436*/           OPC_EmitMergeInputChains1_0,
/*26437*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26440*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26443*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26446*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26449*/           OPC_EmitInteger, MVT::i1, 0, 
/*26452*/           OPC_EmitInteger, MVT::i1, 0, 
/*26455*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26458*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26478*/         0, // EndSwitchType
/*26479*/       /*Scope*/ 27|128,1/*155*/, /*->26636*/
/*26481*/         OPC_CheckChild2Type, MVT::v4f32,
/*26483*/         OPC_RecordChild3, // #2 = $rsrc
/*26484*/         OPC_CheckChild3Type, MVT::v8i32,
/*26486*/         OPC_RecordChild4, // #3 = $sampler
/*26487*/         OPC_RecordChild5, // #4 = $dmask
/*26488*/         OPC_RecordChild6, // #5 = $unorm
/*26489*/         OPC_RecordChild7, // #6 = $glc
/*26490*/         OPC_MoveChild, 8,
/*26492*/         OPC_RecordNode, // #7 = $slc
/*26493*/         OPC_MoveParent,
/*26494*/         OPC_MoveChild, 9,
/*26496*/         OPC_RecordNode, // #8 = $lwe
/*26497*/         OPC_MoveParent,
/*26498*/         OPC_MoveChild, 10,
/*26500*/         OPC_RecordNode, // #9 = $da
/*26501*/         OPC_MoveParent,
/*26502*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26547
/*26505*/           OPC_EmitMergeInputChains1_0,
/*26506*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26509*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26512*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26515*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26518*/           OPC_EmitInteger, MVT::i1, 0, 
/*26521*/           OPC_EmitInteger, MVT::i1, 0, 
/*26524*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26527*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26530*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26547*/         /*SwitchType*/ 42, MVT::v2f32,// ->26591
/*26549*/           OPC_EmitMergeInputChains1_0,
/*26550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26562*/           OPC_EmitInteger, MVT::i1, 0, 
/*26565*/           OPC_EmitInteger, MVT::i1, 0, 
/*26568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26591*/         /*SwitchType*/ 42, MVT::v4f32,// ->26635
/*26593*/           OPC_EmitMergeInputChains1_0,
/*26594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26606*/           OPC_EmitInteger, MVT::i1, 0, 
/*26609*/           OPC_EmitInteger, MVT::i1, 0, 
/*26612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26635*/         0, // EndSwitchType
/*26636*/       /*Scope*/ 27|128,1/*155*/, /*->26793*/
/*26638*/         OPC_CheckChild2Type, MVT::v8f32,
/*26640*/         OPC_RecordChild3, // #2 = $rsrc
/*26641*/         OPC_CheckChild3Type, MVT::v8i32,
/*26643*/         OPC_RecordChild4, // #3 = $sampler
/*26644*/         OPC_RecordChild5, // #4 = $dmask
/*26645*/         OPC_RecordChild6, // #5 = $unorm
/*26646*/         OPC_RecordChild7, // #6 = $glc
/*26647*/         OPC_MoveChild, 8,
/*26649*/         OPC_RecordNode, // #7 = $slc
/*26650*/         OPC_MoveParent,
/*26651*/         OPC_MoveChild, 9,
/*26653*/         OPC_RecordNode, // #8 = $lwe
/*26654*/         OPC_MoveParent,
/*26655*/         OPC_MoveChild, 10,
/*26657*/         OPC_RecordNode, // #9 = $da
/*26658*/         OPC_MoveParent,
/*26659*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26704
/*26662*/           OPC_EmitMergeInputChains1_0,
/*26663*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26666*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26669*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26672*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26675*/           OPC_EmitInteger, MVT::i1, 0, 
/*26678*/           OPC_EmitInteger, MVT::i1, 0, 
/*26681*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26684*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26687*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26704*/         /*SwitchType*/ 42, MVT::v2f32,// ->26748
/*26706*/           OPC_EmitMergeInputChains1_0,
/*26707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26719*/           OPC_EmitInteger, MVT::i1, 0, 
/*26722*/           OPC_EmitInteger, MVT::i1, 0, 
/*26725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26748*/         /*SwitchType*/ 42, MVT::v4f32,// ->26792
/*26750*/           OPC_EmitMergeInputChains1_0,
/*26751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26763*/           OPC_EmitInteger, MVT::i1, 0, 
/*26766*/           OPC_EmitInteger, MVT::i1, 0, 
/*26769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26792*/         0, // EndSwitchType
/*26793*/       /*Scope*/ 27|128,1/*155*/, /*->26950*/
/*26795*/         OPC_CheckChild2Type, MVT::v16f32,
/*26797*/         OPC_RecordChild3, // #2 = $rsrc
/*26798*/         OPC_CheckChild3Type, MVT::v8i32,
/*26800*/         OPC_RecordChild4, // #3 = $sampler
/*26801*/         OPC_RecordChild5, // #4 = $dmask
/*26802*/         OPC_RecordChild6, // #5 = $unorm
/*26803*/         OPC_RecordChild7, // #6 = $glc
/*26804*/         OPC_MoveChild, 8,
/*26806*/         OPC_RecordNode, // #7 = $slc
/*26807*/         OPC_MoveParent,
/*26808*/         OPC_MoveChild, 9,
/*26810*/         OPC_RecordNode, // #8 = $lwe
/*26811*/         OPC_MoveParent,
/*26812*/         OPC_MoveChild, 10,
/*26814*/         OPC_RecordNode, // #9 = $da
/*26815*/         OPC_MoveParent,
/*26816*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26861
/*26819*/           OPC_EmitMergeInputChains1_0,
/*26820*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26823*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26826*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26829*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26832*/           OPC_EmitInteger, MVT::i1, 0, 
/*26835*/           OPC_EmitInteger, MVT::i1, 0, 
/*26838*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26841*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26844*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26861*/         /*SwitchType*/ 42, MVT::v2f32,// ->26905
/*26863*/           OPC_EmitMergeInputChains1_0,
/*26864*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26867*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26870*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26873*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26876*/           OPC_EmitInteger, MVT::i1, 0, 
/*26879*/           OPC_EmitInteger, MVT::i1, 0, 
/*26882*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26885*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26888*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26905*/         /*SwitchType*/ 42, MVT::v4f32,// ->26949
/*26907*/           OPC_EmitMergeInputChains1_0,
/*26908*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26911*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26914*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26917*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26920*/           OPC_EmitInteger, MVT::i1, 0, 
/*26923*/           OPC_EmitInteger, MVT::i1, 0, 
/*26926*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26929*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26932*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26949*/         0, // EndSwitchType
/*26950*/       0, /*End of Scope*/
/*26951*/     /*Scope*/ 23|128,6/*791*/, /*->27744*/
/*26953*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*26956*/       OPC_RecordChild2, // #1 = $addr
/*26957*/       OPC_Scope, 27|128,1/*155*/, /*->27115*/ // 5 children in Scope
/*26960*/         OPC_CheckChild2Type, MVT::f32,
/*26962*/         OPC_RecordChild3, // #2 = $rsrc
/*26963*/         OPC_CheckChild3Type, MVT::v8i32,
/*26965*/         OPC_RecordChild4, // #3 = $sampler
/*26966*/         OPC_RecordChild5, // #4 = $dmask
/*26967*/         OPC_RecordChild6, // #5 = $unorm
/*26968*/         OPC_RecordChild7, // #6 = $glc
/*26969*/         OPC_MoveChild, 8,
/*26971*/         OPC_RecordNode, // #7 = $slc
/*26972*/         OPC_MoveParent,
/*26973*/         OPC_MoveChild, 9,
/*26975*/         OPC_RecordNode, // #8 = $lwe
/*26976*/         OPC_MoveParent,
/*26977*/         OPC_MoveChild, 10,
/*26979*/         OPC_RecordNode, // #9 = $da
/*26980*/         OPC_MoveParent,
/*26981*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27026
/*26984*/           OPC_EmitMergeInputChains1_0,
/*26985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26997*/           OPC_EmitInteger, MVT::i1, 0, 
/*27000*/           OPC_EmitInteger, MVT::i1, 0, 
/*27003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27026*/         /*SwitchType*/ 42, MVT::v2f32,// ->27070
/*27028*/           OPC_EmitMergeInputChains1_0,
/*27029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27041*/           OPC_EmitInteger, MVT::i1, 0, 
/*27044*/           OPC_EmitInteger, MVT::i1, 0, 
/*27047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27070*/         /*SwitchType*/ 42, MVT::v4f32,// ->27114
/*27072*/           OPC_EmitMergeInputChains1_0,
/*27073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27085*/           OPC_EmitInteger, MVT::i1, 0, 
/*27088*/           OPC_EmitInteger, MVT::i1, 0, 
/*27091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27114*/         0, // EndSwitchType
/*27115*/       /*Scope*/ 27|128,1/*155*/, /*->27272*/
/*27117*/         OPC_CheckChild2Type, MVT::v2f32,
/*27119*/         OPC_RecordChild3, // #2 = $rsrc
/*27120*/         OPC_CheckChild3Type, MVT::v8i32,
/*27122*/         OPC_RecordChild4, // #3 = $sampler
/*27123*/         OPC_RecordChild5, // #4 = $dmask
/*27124*/         OPC_RecordChild6, // #5 = $unorm
/*27125*/         OPC_RecordChild7, // #6 = $glc
/*27126*/         OPC_MoveChild, 8,
/*27128*/         OPC_RecordNode, // #7 = $slc
/*27129*/         OPC_MoveParent,
/*27130*/         OPC_MoveChild, 9,
/*27132*/         OPC_RecordNode, // #8 = $lwe
/*27133*/         OPC_MoveParent,
/*27134*/         OPC_MoveChild, 10,
/*27136*/         OPC_RecordNode, // #9 = $da
/*27137*/         OPC_MoveParent,
/*27138*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27183
/*27141*/           OPC_EmitMergeInputChains1_0,
/*27142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27154*/           OPC_EmitInteger, MVT::i1, 0, 
/*27157*/           OPC_EmitInteger, MVT::i1, 0, 
/*27160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27183*/         /*SwitchType*/ 42, MVT::v2f32,// ->27227
/*27185*/           OPC_EmitMergeInputChains1_0,
/*27186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27198*/           OPC_EmitInteger, MVT::i1, 0, 
/*27201*/           OPC_EmitInteger, MVT::i1, 0, 
/*27204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27227*/         /*SwitchType*/ 42, MVT::v4f32,// ->27271
/*27229*/           OPC_EmitMergeInputChains1_0,
/*27230*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27233*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27236*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27239*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27242*/           OPC_EmitInteger, MVT::i1, 0, 
/*27245*/           OPC_EmitInteger, MVT::i1, 0, 
/*27248*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27251*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27271*/         0, // EndSwitchType
/*27272*/       /*Scope*/ 27|128,1/*155*/, /*->27429*/
/*27274*/         OPC_CheckChild2Type, MVT::v4f32,
/*27276*/         OPC_RecordChild3, // #2 = $rsrc
/*27277*/         OPC_CheckChild3Type, MVT::v8i32,
/*27279*/         OPC_RecordChild4, // #3 = $sampler
/*27280*/         OPC_RecordChild5, // #4 = $dmask
/*27281*/         OPC_RecordChild6, // #5 = $unorm
/*27282*/         OPC_RecordChild7, // #6 = $glc
/*27283*/         OPC_MoveChild, 8,
/*27285*/         OPC_RecordNode, // #7 = $slc
/*27286*/         OPC_MoveParent,
/*27287*/         OPC_MoveChild, 9,
/*27289*/         OPC_RecordNode, // #8 = $lwe
/*27290*/         OPC_MoveParent,
/*27291*/         OPC_MoveChild, 10,
/*27293*/         OPC_RecordNode, // #9 = $da
/*27294*/         OPC_MoveParent,
/*27295*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27340
/*27298*/           OPC_EmitMergeInputChains1_0,
/*27299*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27302*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27305*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27308*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27311*/           OPC_EmitInteger, MVT::i1, 0, 
/*27314*/           OPC_EmitInteger, MVT::i1, 0, 
/*27317*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27320*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27323*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27340*/         /*SwitchType*/ 42, MVT::v2f32,// ->27384
/*27342*/           OPC_EmitMergeInputChains1_0,
/*27343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27355*/           OPC_EmitInteger, MVT::i1, 0, 
/*27358*/           OPC_EmitInteger, MVT::i1, 0, 
/*27361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27384*/         /*SwitchType*/ 42, MVT::v4f32,// ->27428
/*27386*/           OPC_EmitMergeInputChains1_0,
/*27387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27399*/           OPC_EmitInteger, MVT::i1, 0, 
/*27402*/           OPC_EmitInteger, MVT::i1, 0, 
/*27405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27428*/         0, // EndSwitchType
/*27429*/       /*Scope*/ 27|128,1/*155*/, /*->27586*/
/*27431*/         OPC_CheckChild2Type, MVT::v8f32,
/*27433*/         OPC_RecordChild3, // #2 = $rsrc
/*27434*/         OPC_CheckChild3Type, MVT::v8i32,
/*27436*/         OPC_RecordChild4, // #3 = $sampler
/*27437*/         OPC_RecordChild5, // #4 = $dmask
/*27438*/         OPC_RecordChild6, // #5 = $unorm
/*27439*/         OPC_RecordChild7, // #6 = $glc
/*27440*/         OPC_MoveChild, 8,
/*27442*/         OPC_RecordNode, // #7 = $slc
/*27443*/         OPC_MoveParent,
/*27444*/         OPC_MoveChild, 9,
/*27446*/         OPC_RecordNode, // #8 = $lwe
/*27447*/         OPC_MoveParent,
/*27448*/         OPC_MoveChild, 10,
/*27450*/         OPC_RecordNode, // #9 = $da
/*27451*/         OPC_MoveParent,
/*27452*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27497
/*27455*/           OPC_EmitMergeInputChains1_0,
/*27456*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27459*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27462*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27465*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27468*/           OPC_EmitInteger, MVT::i1, 0, 
/*27471*/           OPC_EmitInteger, MVT::i1, 0, 
/*27474*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27477*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27497*/         /*SwitchType*/ 42, MVT::v2f32,// ->27541
/*27499*/           OPC_EmitMergeInputChains1_0,
/*27500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27512*/           OPC_EmitInteger, MVT::i1, 0, 
/*27515*/           OPC_EmitInteger, MVT::i1, 0, 
/*27518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27541*/         /*SwitchType*/ 42, MVT::v4f32,// ->27585
/*27543*/           OPC_EmitMergeInputChains1_0,
/*27544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27556*/           OPC_EmitInteger, MVT::i1, 0, 
/*27559*/           OPC_EmitInteger, MVT::i1, 0, 
/*27562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27585*/         0, // EndSwitchType
/*27586*/       /*Scope*/ 27|128,1/*155*/, /*->27743*/
/*27588*/         OPC_CheckChild2Type, MVT::v16f32,
/*27590*/         OPC_RecordChild3, // #2 = $rsrc
/*27591*/         OPC_CheckChild3Type, MVT::v8i32,
/*27593*/         OPC_RecordChild4, // #3 = $sampler
/*27594*/         OPC_RecordChild5, // #4 = $dmask
/*27595*/         OPC_RecordChild6, // #5 = $unorm
/*27596*/         OPC_RecordChild7, // #6 = $glc
/*27597*/         OPC_MoveChild, 8,
/*27599*/         OPC_RecordNode, // #7 = $slc
/*27600*/         OPC_MoveParent,
/*27601*/         OPC_MoveChild, 9,
/*27603*/         OPC_RecordNode, // #8 = $lwe
/*27604*/         OPC_MoveParent,
/*27605*/         OPC_MoveChild, 10,
/*27607*/         OPC_RecordNode, // #9 = $da
/*27608*/         OPC_MoveParent,
/*27609*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27654
/*27612*/           OPC_EmitMergeInputChains1_0,
/*27613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27625*/           OPC_EmitInteger, MVT::i1, 0, 
/*27628*/           OPC_EmitInteger, MVT::i1, 0, 
/*27631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27654*/         /*SwitchType*/ 42, MVT::v2f32,// ->27698
/*27656*/           OPC_EmitMergeInputChains1_0,
/*27657*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27660*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27663*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27666*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27669*/           OPC_EmitInteger, MVT::i1, 0, 
/*27672*/           OPC_EmitInteger, MVT::i1, 0, 
/*27675*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27678*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27681*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27698*/         /*SwitchType*/ 42, MVT::v4f32,// ->27742
/*27700*/           OPC_EmitMergeInputChains1_0,
/*27701*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27704*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27707*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27710*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27713*/           OPC_EmitInteger, MVT::i1, 0, 
/*27716*/           OPC_EmitInteger, MVT::i1, 0, 
/*27719*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27722*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27725*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27742*/         0, // EndSwitchType
/*27743*/       0, /*End of Scope*/
/*27744*/     /*Scope*/ 23|128,6/*791*/, /*->28537*/
/*27746*/       OPC_CheckChild1Integer, 72|128,3/*456*/, 
/*27749*/       OPC_RecordChild2, // #1 = $addr
/*27750*/       OPC_Scope, 27|128,1/*155*/, /*->27908*/ // 5 children in Scope
/*27753*/         OPC_CheckChild2Type, MVT::f32,
/*27755*/         OPC_RecordChild3, // #2 = $rsrc
/*27756*/         OPC_CheckChild3Type, MVT::v8i32,
/*27758*/         OPC_RecordChild4, // #3 = $sampler
/*27759*/         OPC_RecordChild5, // #4 = $dmask
/*27760*/         OPC_RecordChild6, // #5 = $unorm
/*27761*/         OPC_RecordChild7, // #6 = $glc
/*27762*/         OPC_MoveChild, 8,
/*27764*/         OPC_RecordNode, // #7 = $slc
/*27765*/         OPC_MoveParent,
/*27766*/         OPC_MoveChild, 9,
/*27768*/         OPC_RecordNode, // #8 = $lwe
/*27769*/         OPC_MoveParent,
/*27770*/         OPC_MoveChild, 10,
/*27772*/         OPC_RecordNode, // #9 = $da
/*27773*/         OPC_MoveParent,
/*27774*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27819
/*27777*/           OPC_EmitMergeInputChains1_0,
/*27778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27790*/           OPC_EmitInteger, MVT::i1, 0, 
/*27793*/           OPC_EmitInteger, MVT::i1, 0, 
/*27796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27819*/         /*SwitchType*/ 42, MVT::v2f32,// ->27863
/*27821*/           OPC_EmitMergeInputChains1_0,
/*27822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27834*/           OPC_EmitInteger, MVT::i1, 0, 
/*27837*/           OPC_EmitInteger, MVT::i1, 0, 
/*27840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27863*/         /*SwitchType*/ 42, MVT::v4f32,// ->27907
/*27865*/           OPC_EmitMergeInputChains1_0,
/*27866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27878*/           OPC_EmitInteger, MVT::i1, 0, 
/*27881*/           OPC_EmitInteger, MVT::i1, 0, 
/*27884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27907*/         0, // EndSwitchType
/*27908*/       /*Scope*/ 27|128,1/*155*/, /*->28065*/
/*27910*/         OPC_CheckChild2Type, MVT::v2f32,
/*27912*/         OPC_RecordChild3, // #2 = $rsrc
/*27913*/         OPC_CheckChild3Type, MVT::v8i32,
/*27915*/         OPC_RecordChild4, // #3 = $sampler
/*27916*/         OPC_RecordChild5, // #4 = $dmask
/*27917*/         OPC_RecordChild6, // #5 = $unorm
/*27918*/         OPC_RecordChild7, // #6 = $glc
/*27919*/         OPC_MoveChild, 8,
/*27921*/         OPC_RecordNode, // #7 = $slc
/*27922*/         OPC_MoveParent,
/*27923*/         OPC_MoveChild, 9,
/*27925*/         OPC_RecordNode, // #8 = $lwe
/*27926*/         OPC_MoveParent,
/*27927*/         OPC_MoveChild, 10,
/*27929*/         OPC_RecordNode, // #9 = $da
/*27930*/         OPC_MoveParent,
/*27931*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27976
/*27934*/           OPC_EmitMergeInputChains1_0,
/*27935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27947*/           OPC_EmitInteger, MVT::i1, 0, 
/*27950*/           OPC_EmitInteger, MVT::i1, 0, 
/*27953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27976*/         /*SwitchType*/ 42, MVT::v2f32,// ->28020
/*27978*/           OPC_EmitMergeInputChains1_0,
/*27979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27991*/           OPC_EmitInteger, MVT::i1, 0, 
/*27994*/           OPC_EmitInteger, MVT::i1, 0, 
/*27997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28020*/         /*SwitchType*/ 42, MVT::v4f32,// ->28064
/*28022*/           OPC_EmitMergeInputChains1_0,
/*28023*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28026*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28029*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28035*/           OPC_EmitInteger, MVT::i1, 0, 
/*28038*/           OPC_EmitInteger, MVT::i1, 0, 
/*28041*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28044*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28064*/         0, // EndSwitchType
/*28065*/       /*Scope*/ 27|128,1/*155*/, /*->28222*/
/*28067*/         OPC_CheckChild2Type, MVT::v4f32,
/*28069*/         OPC_RecordChild3, // #2 = $rsrc
/*28070*/         OPC_CheckChild3Type, MVT::v8i32,
/*28072*/         OPC_RecordChild4, // #3 = $sampler
/*28073*/         OPC_RecordChild5, // #4 = $dmask
/*28074*/         OPC_RecordChild6, // #5 = $unorm
/*28075*/         OPC_RecordChild7, // #6 = $glc
/*28076*/         OPC_MoveChild, 8,
/*28078*/         OPC_RecordNode, // #7 = $slc
/*28079*/         OPC_MoveParent,
/*28080*/         OPC_MoveChild, 9,
/*28082*/         OPC_RecordNode, // #8 = $lwe
/*28083*/         OPC_MoveParent,
/*28084*/         OPC_MoveChild, 10,
/*28086*/         OPC_RecordNode, // #9 = $da
/*28087*/         OPC_MoveParent,
/*28088*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28133
/*28091*/           OPC_EmitMergeInputChains1_0,
/*28092*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28095*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28098*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28101*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28104*/           OPC_EmitInteger, MVT::i1, 0, 
/*28107*/           OPC_EmitInteger, MVT::i1, 0, 
/*28110*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28113*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28133*/         /*SwitchType*/ 42, MVT::v2f32,// ->28177
/*28135*/           OPC_EmitMergeInputChains1_0,
/*28136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28148*/           OPC_EmitInteger, MVT::i1, 0, 
/*28151*/           OPC_EmitInteger, MVT::i1, 0, 
/*28154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28177*/         /*SwitchType*/ 42, MVT::v4f32,// ->28221
/*28179*/           OPC_EmitMergeInputChains1_0,
/*28180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28192*/           OPC_EmitInteger, MVT::i1, 0, 
/*28195*/           OPC_EmitInteger, MVT::i1, 0, 
/*28198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28221*/         0, // EndSwitchType
/*28222*/       /*Scope*/ 27|128,1/*155*/, /*->28379*/
/*28224*/         OPC_CheckChild2Type, MVT::v8f32,
/*28226*/         OPC_RecordChild3, // #2 = $rsrc
/*28227*/         OPC_CheckChild3Type, MVT::v8i32,
/*28229*/         OPC_RecordChild4, // #3 = $sampler
/*28230*/         OPC_RecordChild5, // #4 = $dmask
/*28231*/         OPC_RecordChild6, // #5 = $unorm
/*28232*/         OPC_RecordChild7, // #6 = $glc
/*28233*/         OPC_MoveChild, 8,
/*28235*/         OPC_RecordNode, // #7 = $slc
/*28236*/         OPC_MoveParent,
/*28237*/         OPC_MoveChild, 9,
/*28239*/         OPC_RecordNode, // #8 = $lwe
/*28240*/         OPC_MoveParent,
/*28241*/         OPC_MoveChild, 10,
/*28243*/         OPC_RecordNode, // #9 = $da
/*28244*/         OPC_MoveParent,
/*28245*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28290
/*28248*/           OPC_EmitMergeInputChains1_0,
/*28249*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28252*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28255*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28258*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28261*/           OPC_EmitInteger, MVT::i1, 0, 
/*28264*/           OPC_EmitInteger, MVT::i1, 0, 
/*28267*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28270*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28290*/         /*SwitchType*/ 42, MVT::v2f32,// ->28334
/*28292*/           OPC_EmitMergeInputChains1_0,
/*28293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28305*/           OPC_EmitInteger, MVT::i1, 0, 
/*28308*/           OPC_EmitInteger, MVT::i1, 0, 
/*28311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28334*/         /*SwitchType*/ 42, MVT::v4f32,// ->28378
/*28336*/           OPC_EmitMergeInputChains1_0,
/*28337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28349*/           OPC_EmitInteger, MVT::i1, 0, 
/*28352*/           OPC_EmitInteger, MVT::i1, 0, 
/*28355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28378*/         0, // EndSwitchType
/*28379*/       /*Scope*/ 27|128,1/*155*/, /*->28536*/
/*28381*/         OPC_CheckChild2Type, MVT::v16f32,
/*28383*/         OPC_RecordChild3, // #2 = $rsrc
/*28384*/         OPC_CheckChild3Type, MVT::v8i32,
/*28386*/         OPC_RecordChild4, // #3 = $sampler
/*28387*/         OPC_RecordChild5, // #4 = $dmask
/*28388*/         OPC_RecordChild6, // #5 = $unorm
/*28389*/         OPC_RecordChild7, // #6 = $glc
/*28390*/         OPC_MoveChild, 8,
/*28392*/         OPC_RecordNode, // #7 = $slc
/*28393*/         OPC_MoveParent,
/*28394*/         OPC_MoveChild, 9,
/*28396*/         OPC_RecordNode, // #8 = $lwe
/*28397*/         OPC_MoveParent,
/*28398*/         OPC_MoveChild, 10,
/*28400*/         OPC_RecordNode, // #9 = $da
/*28401*/         OPC_MoveParent,
/*28402*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28447
/*28405*/           OPC_EmitMergeInputChains1_0,
/*28406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28418*/           OPC_EmitInteger, MVT::i1, 0, 
/*28421*/           OPC_EmitInteger, MVT::i1, 0, 
/*28424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28447*/         /*SwitchType*/ 42, MVT::v2f32,// ->28491
/*28449*/           OPC_EmitMergeInputChains1_0,
/*28450*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28453*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28456*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28459*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28462*/           OPC_EmitInteger, MVT::i1, 0, 
/*28465*/           OPC_EmitInteger, MVT::i1, 0, 
/*28468*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28471*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28474*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28491*/         /*SwitchType*/ 42, MVT::v4f32,// ->28535
/*28493*/           OPC_EmitMergeInputChains1_0,
/*28494*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28497*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28500*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28503*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28506*/           OPC_EmitInteger, MVT::i1, 0, 
/*28509*/           OPC_EmitInteger, MVT::i1, 0, 
/*28512*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28515*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28518*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28535*/         0, // EndSwitchType
/*28536*/       0, /*End of Scope*/
/*28537*/     /*Scope*/ 23|128,6/*791*/, /*->29330*/
/*28539*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*28542*/       OPC_RecordChild2, // #1 = $addr
/*28543*/       OPC_Scope, 27|128,1/*155*/, /*->28701*/ // 5 children in Scope
/*28546*/         OPC_CheckChild2Type, MVT::f32,
/*28548*/         OPC_RecordChild3, // #2 = $rsrc
/*28549*/         OPC_CheckChild3Type, MVT::v8i32,
/*28551*/         OPC_RecordChild4, // #3 = $sampler
/*28552*/         OPC_RecordChild5, // #4 = $dmask
/*28553*/         OPC_RecordChild6, // #5 = $unorm
/*28554*/         OPC_RecordChild7, // #6 = $glc
/*28555*/         OPC_MoveChild, 8,
/*28557*/         OPC_RecordNode, // #7 = $slc
/*28558*/         OPC_MoveParent,
/*28559*/         OPC_MoveChild, 9,
/*28561*/         OPC_RecordNode, // #8 = $lwe
/*28562*/         OPC_MoveParent,
/*28563*/         OPC_MoveChild, 10,
/*28565*/         OPC_RecordNode, // #9 = $da
/*28566*/         OPC_MoveParent,
/*28567*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28612
/*28570*/           OPC_EmitMergeInputChains1_0,
/*28571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28583*/           OPC_EmitInteger, MVT::i1, 0, 
/*28586*/           OPC_EmitInteger, MVT::i1, 0, 
/*28589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28612*/         /*SwitchType*/ 42, MVT::v2f32,// ->28656
/*28614*/           OPC_EmitMergeInputChains1_0,
/*28615*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28618*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28621*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28624*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28627*/           OPC_EmitInteger, MVT::i1, 0, 
/*28630*/           OPC_EmitInteger, MVT::i1, 0, 
/*28633*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28636*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28639*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28656*/         /*SwitchType*/ 42, MVT::v4f32,// ->28700
/*28658*/           OPC_EmitMergeInputChains1_0,
/*28659*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28662*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28665*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28668*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28671*/           OPC_EmitInteger, MVT::i1, 0, 
/*28674*/           OPC_EmitInteger, MVT::i1, 0, 
/*28677*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28680*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28700*/         0, // EndSwitchType
/*28701*/       /*Scope*/ 27|128,1/*155*/, /*->28858*/
/*28703*/         OPC_CheckChild2Type, MVT::v2f32,
/*28705*/         OPC_RecordChild3, // #2 = $rsrc
/*28706*/         OPC_CheckChild3Type, MVT::v8i32,
/*28708*/         OPC_RecordChild4, // #3 = $sampler
/*28709*/         OPC_RecordChild5, // #4 = $dmask
/*28710*/         OPC_RecordChild6, // #5 = $unorm
/*28711*/         OPC_RecordChild7, // #6 = $glc
/*28712*/         OPC_MoveChild, 8,
/*28714*/         OPC_RecordNode, // #7 = $slc
/*28715*/         OPC_MoveParent,
/*28716*/         OPC_MoveChild, 9,
/*28718*/         OPC_RecordNode, // #8 = $lwe
/*28719*/         OPC_MoveParent,
/*28720*/         OPC_MoveChild, 10,
/*28722*/         OPC_RecordNode, // #9 = $da
/*28723*/         OPC_MoveParent,
/*28724*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28769
/*28727*/           OPC_EmitMergeInputChains1_0,
/*28728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28740*/           OPC_EmitInteger, MVT::i1, 0, 
/*28743*/           OPC_EmitInteger, MVT::i1, 0, 
/*28746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28769*/         /*SwitchType*/ 42, MVT::v2f32,// ->28813
/*28771*/           OPC_EmitMergeInputChains1_0,
/*28772*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28775*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28778*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28781*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28784*/           OPC_EmitInteger, MVT::i1, 0, 
/*28787*/           OPC_EmitInteger, MVT::i1, 0, 
/*28790*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28793*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28813*/         /*SwitchType*/ 42, MVT::v4f32,// ->28857
/*28815*/           OPC_EmitMergeInputChains1_0,
/*28816*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28819*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28822*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28825*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28828*/           OPC_EmitInteger, MVT::i1, 0, 
/*28831*/           OPC_EmitInteger, MVT::i1, 0, 
/*28834*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28837*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28857*/         0, // EndSwitchType
/*28858*/       /*Scope*/ 27|128,1/*155*/, /*->29015*/
/*28860*/         OPC_CheckChild2Type, MVT::v4f32,
/*28862*/         OPC_RecordChild3, // #2 = $rsrc
/*28863*/         OPC_CheckChild3Type, MVT::v8i32,
/*28865*/         OPC_RecordChild4, // #3 = $sampler
/*28866*/         OPC_RecordChild5, // #4 = $dmask
/*28867*/         OPC_RecordChild6, // #5 = $unorm
/*28868*/         OPC_RecordChild7, // #6 = $glc
/*28869*/         OPC_MoveChild, 8,
/*28871*/         OPC_RecordNode, // #7 = $slc
/*28872*/         OPC_MoveParent,
/*28873*/         OPC_MoveChild, 9,
/*28875*/         OPC_RecordNode, // #8 = $lwe
/*28876*/         OPC_MoveParent,
/*28877*/         OPC_MoveChild, 10,
/*28879*/         OPC_RecordNode, // #9 = $da
/*28880*/         OPC_MoveParent,
/*28881*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28926
/*28884*/           OPC_EmitMergeInputChains1_0,
/*28885*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28888*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28891*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28894*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28897*/           OPC_EmitInteger, MVT::i1, 0, 
/*28900*/           OPC_EmitInteger, MVT::i1, 0, 
/*28903*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28906*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28909*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28926*/         /*SwitchType*/ 42, MVT::v2f32,// ->28970
/*28928*/           OPC_EmitMergeInputChains1_0,
/*28929*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28932*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28935*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28938*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28941*/           OPC_EmitInteger, MVT::i1, 0, 
/*28944*/           OPC_EmitInteger, MVT::i1, 0, 
/*28947*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28950*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28970*/         /*SwitchType*/ 42, MVT::v4f32,// ->29014
/*28972*/           OPC_EmitMergeInputChains1_0,
/*28973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28985*/           OPC_EmitInteger, MVT::i1, 0, 
/*28988*/           OPC_EmitInteger, MVT::i1, 0, 
/*28991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29014*/         0, // EndSwitchType
/*29015*/       /*Scope*/ 27|128,1/*155*/, /*->29172*/
/*29017*/         OPC_CheckChild2Type, MVT::v8f32,
/*29019*/         OPC_RecordChild3, // #2 = $rsrc
/*29020*/         OPC_CheckChild3Type, MVT::v8i32,
/*29022*/         OPC_RecordChild4, // #3 = $sampler
/*29023*/         OPC_RecordChild5, // #4 = $dmask
/*29024*/         OPC_RecordChild6, // #5 = $unorm
/*29025*/         OPC_RecordChild7, // #6 = $glc
/*29026*/         OPC_MoveChild, 8,
/*29028*/         OPC_RecordNode, // #7 = $slc
/*29029*/         OPC_MoveParent,
/*29030*/         OPC_MoveChild, 9,
/*29032*/         OPC_RecordNode, // #8 = $lwe
/*29033*/         OPC_MoveParent,
/*29034*/         OPC_MoveChild, 10,
/*29036*/         OPC_RecordNode, // #9 = $da
/*29037*/         OPC_MoveParent,
/*29038*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29083
/*29041*/           OPC_EmitMergeInputChains1_0,
/*29042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29054*/           OPC_EmitInteger, MVT::i1, 0, 
/*29057*/           OPC_EmitInteger, MVT::i1, 0, 
/*29060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29083*/         /*SwitchType*/ 42, MVT::v2f32,// ->29127
/*29085*/           OPC_EmitMergeInputChains1_0,
/*29086*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29089*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29092*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29095*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29098*/           OPC_EmitInteger, MVT::i1, 0, 
/*29101*/           OPC_EmitInteger, MVT::i1, 0, 
/*29104*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29107*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29127*/         /*SwitchType*/ 42, MVT::v4f32,// ->29171
/*29129*/           OPC_EmitMergeInputChains1_0,
/*29130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29142*/           OPC_EmitInteger, MVT::i1, 0, 
/*29145*/           OPC_EmitInteger, MVT::i1, 0, 
/*29148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29171*/         0, // EndSwitchType
/*29172*/       /*Scope*/ 27|128,1/*155*/, /*->29329*/
/*29174*/         OPC_CheckChild2Type, MVT::v16f32,
/*29176*/         OPC_RecordChild3, // #2 = $rsrc
/*29177*/         OPC_CheckChild3Type, MVT::v8i32,
/*29179*/         OPC_RecordChild4, // #3 = $sampler
/*29180*/         OPC_RecordChild5, // #4 = $dmask
/*29181*/         OPC_RecordChild6, // #5 = $unorm
/*29182*/         OPC_RecordChild7, // #6 = $glc
/*29183*/         OPC_MoveChild, 8,
/*29185*/         OPC_RecordNode, // #7 = $slc
/*29186*/         OPC_MoveParent,
/*29187*/         OPC_MoveChild, 9,
/*29189*/         OPC_RecordNode, // #8 = $lwe
/*29190*/         OPC_MoveParent,
/*29191*/         OPC_MoveChild, 10,
/*29193*/         OPC_RecordNode, // #9 = $da
/*29194*/         OPC_MoveParent,
/*29195*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29240
/*29198*/           OPC_EmitMergeInputChains1_0,
/*29199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29211*/           OPC_EmitInteger, MVT::i1, 0, 
/*29214*/           OPC_EmitInteger, MVT::i1, 0, 
/*29217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29240*/         /*SwitchType*/ 42, MVT::v2f32,// ->29284
/*29242*/           OPC_EmitMergeInputChains1_0,
/*29243*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29246*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29249*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29252*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29255*/           OPC_EmitInteger, MVT::i1, 0, 
/*29258*/           OPC_EmitInteger, MVT::i1, 0, 
/*29261*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29264*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29267*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29284*/         /*SwitchType*/ 42, MVT::v4f32,// ->29328
/*29286*/           OPC_EmitMergeInputChains1_0,
/*29287*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29290*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29293*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29296*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29299*/           OPC_EmitInteger, MVT::i1, 0, 
/*29302*/           OPC_EmitInteger, MVT::i1, 0, 
/*29305*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29308*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29311*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29328*/         0, // EndSwitchType
/*29329*/       0, /*End of Scope*/
/*29330*/     /*Scope*/ 23|128,6/*791*/, /*->30123*/
/*29332*/       OPC_CheckChild1Integer, 67|128,3/*451*/, 
/*29335*/       OPC_RecordChild2, // #1 = $addr
/*29336*/       OPC_Scope, 27|128,1/*155*/, /*->29494*/ // 5 children in Scope
/*29339*/         OPC_CheckChild2Type, MVT::f32,
/*29341*/         OPC_RecordChild3, // #2 = $rsrc
/*29342*/         OPC_CheckChild3Type, MVT::v8i32,
/*29344*/         OPC_RecordChild4, // #3 = $sampler
/*29345*/         OPC_RecordChild5, // #4 = $dmask
/*29346*/         OPC_RecordChild6, // #5 = $unorm
/*29347*/         OPC_RecordChild7, // #6 = $glc
/*29348*/         OPC_MoveChild, 8,
/*29350*/         OPC_RecordNode, // #7 = $slc
/*29351*/         OPC_MoveParent,
/*29352*/         OPC_MoveChild, 9,
/*29354*/         OPC_RecordNode, // #8 = $lwe
/*29355*/         OPC_MoveParent,
/*29356*/         OPC_MoveChild, 10,
/*29358*/         OPC_RecordNode, // #9 = $da
/*29359*/         OPC_MoveParent,
/*29360*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29405
/*29363*/           OPC_EmitMergeInputChains1_0,
/*29364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29376*/           OPC_EmitInteger, MVT::i1, 0, 
/*29379*/           OPC_EmitInteger, MVT::i1, 0, 
/*29382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29405*/         /*SwitchType*/ 42, MVT::v2f32,// ->29449
/*29407*/           OPC_EmitMergeInputChains1_0,
/*29408*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29420*/           OPC_EmitInteger, MVT::i1, 0, 
/*29423*/           OPC_EmitInteger, MVT::i1, 0, 
/*29426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29429*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29449*/         /*SwitchType*/ 42, MVT::v4f32,// ->29493
/*29451*/           OPC_EmitMergeInputChains1_0,
/*29452*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29455*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29458*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29461*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29464*/           OPC_EmitInteger, MVT::i1, 0, 
/*29467*/           OPC_EmitInteger, MVT::i1, 0, 
/*29470*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29473*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29493*/         0, // EndSwitchType
/*29494*/       /*Scope*/ 27|128,1/*155*/, /*->29651*/
/*29496*/         OPC_CheckChild2Type, MVT::v2f32,
/*29498*/         OPC_RecordChild3, // #2 = $rsrc
/*29499*/         OPC_CheckChild3Type, MVT::v8i32,
/*29501*/         OPC_RecordChild4, // #3 = $sampler
/*29502*/         OPC_RecordChild5, // #4 = $dmask
/*29503*/         OPC_RecordChild6, // #5 = $unorm
/*29504*/         OPC_RecordChild7, // #6 = $glc
/*29505*/         OPC_MoveChild, 8,
/*29507*/         OPC_RecordNode, // #7 = $slc
/*29508*/         OPC_MoveParent,
/*29509*/         OPC_MoveChild, 9,
/*29511*/         OPC_RecordNode, // #8 = $lwe
/*29512*/         OPC_MoveParent,
/*29513*/         OPC_MoveChild, 10,
/*29515*/         OPC_RecordNode, // #9 = $da
/*29516*/         OPC_MoveParent,
/*29517*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29562
/*29520*/           OPC_EmitMergeInputChains1_0,
/*29521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29533*/           OPC_EmitInteger, MVT::i1, 0, 
/*29536*/           OPC_EmitInteger, MVT::i1, 0, 
/*29539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29562*/         /*SwitchType*/ 42, MVT::v2f32,// ->29606
/*29564*/           OPC_EmitMergeInputChains1_0,
/*29565*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29568*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29571*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29574*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29577*/           OPC_EmitInteger, MVT::i1, 0, 
/*29580*/           OPC_EmitInteger, MVT::i1, 0, 
/*29583*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29586*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29606*/         /*SwitchType*/ 42, MVT::v4f32,// ->29650
/*29608*/           OPC_EmitMergeInputChains1_0,
/*29609*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29612*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29615*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29618*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29621*/           OPC_EmitInteger, MVT::i1, 0, 
/*29624*/           OPC_EmitInteger, MVT::i1, 0, 
/*29627*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29630*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29650*/         0, // EndSwitchType
/*29651*/       /*Scope*/ 27|128,1/*155*/, /*->29808*/
/*29653*/         OPC_CheckChild2Type, MVT::v4f32,
/*29655*/         OPC_RecordChild3, // #2 = $rsrc
/*29656*/         OPC_CheckChild3Type, MVT::v8i32,
/*29658*/         OPC_RecordChild4, // #3 = $sampler
/*29659*/         OPC_RecordChild5, // #4 = $dmask
/*29660*/         OPC_RecordChild6, // #5 = $unorm
/*29661*/         OPC_RecordChild7, // #6 = $glc
/*29662*/         OPC_MoveChild, 8,
/*29664*/         OPC_RecordNode, // #7 = $slc
/*29665*/         OPC_MoveParent,
/*29666*/         OPC_MoveChild, 9,
/*29668*/         OPC_RecordNode, // #8 = $lwe
/*29669*/         OPC_MoveParent,
/*29670*/         OPC_MoveChild, 10,
/*29672*/         OPC_RecordNode, // #9 = $da
/*29673*/         OPC_MoveParent,
/*29674*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29719
/*29677*/           OPC_EmitMergeInputChains1_0,
/*29678*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29681*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29684*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29687*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29690*/           OPC_EmitInteger, MVT::i1, 0, 
/*29693*/           OPC_EmitInteger, MVT::i1, 0, 
/*29696*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29699*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29719*/         /*SwitchType*/ 42, MVT::v2f32,// ->29763
/*29721*/           OPC_EmitMergeInputChains1_0,
/*29722*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29725*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29728*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29731*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29734*/           OPC_EmitInteger, MVT::i1, 0, 
/*29737*/           OPC_EmitInteger, MVT::i1, 0, 
/*29740*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29743*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29763*/         /*SwitchType*/ 42, MVT::v4f32,// ->29807
/*29765*/           OPC_EmitMergeInputChains1_0,
/*29766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29778*/           OPC_EmitInteger, MVT::i1, 0, 
/*29781*/           OPC_EmitInteger, MVT::i1, 0, 
/*29784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29807*/         0, // EndSwitchType
/*29808*/       /*Scope*/ 27|128,1/*155*/, /*->29965*/
/*29810*/         OPC_CheckChild2Type, MVT::v8f32,
/*29812*/         OPC_RecordChild3, // #2 = $rsrc
/*29813*/         OPC_CheckChild3Type, MVT::v8i32,
/*29815*/         OPC_RecordChild4, // #3 = $sampler
/*29816*/         OPC_RecordChild5, // #4 = $dmask
/*29817*/         OPC_RecordChild6, // #5 = $unorm
/*29818*/         OPC_RecordChild7, // #6 = $glc
/*29819*/         OPC_MoveChild, 8,
/*29821*/         OPC_RecordNode, // #7 = $slc
/*29822*/         OPC_MoveParent,
/*29823*/         OPC_MoveChild, 9,
/*29825*/         OPC_RecordNode, // #8 = $lwe
/*29826*/         OPC_MoveParent,
/*29827*/         OPC_MoveChild, 10,
/*29829*/         OPC_RecordNode, // #9 = $da
/*29830*/         OPC_MoveParent,
/*29831*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29876
/*29834*/           OPC_EmitMergeInputChains1_0,
/*29835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29847*/           OPC_EmitInteger, MVT::i1, 0, 
/*29850*/           OPC_EmitInteger, MVT::i1, 0, 
/*29853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29876*/         /*SwitchType*/ 42, MVT::v2f32,// ->29920
/*29878*/           OPC_EmitMergeInputChains1_0,
/*29879*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29882*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29885*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29888*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29891*/           OPC_EmitInteger, MVT::i1, 0, 
/*29894*/           OPC_EmitInteger, MVT::i1, 0, 
/*29897*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29900*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29920*/         /*SwitchType*/ 42, MVT::v4f32,// ->29964
/*29922*/           OPC_EmitMergeInputChains1_0,
/*29923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29935*/           OPC_EmitInteger, MVT::i1, 0, 
/*29938*/           OPC_EmitInteger, MVT::i1, 0, 
/*29941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29964*/         0, // EndSwitchType
/*29965*/       /*Scope*/ 27|128,1/*155*/, /*->30122*/
/*29967*/         OPC_CheckChild2Type, MVT::v16f32,
/*29969*/         OPC_RecordChild3, // #2 = $rsrc
/*29970*/         OPC_CheckChild3Type, MVT::v8i32,
/*29972*/         OPC_RecordChild4, // #3 = $sampler
/*29973*/         OPC_RecordChild5, // #4 = $dmask
/*29974*/         OPC_RecordChild6, // #5 = $unorm
/*29975*/         OPC_RecordChild7, // #6 = $glc
/*29976*/         OPC_MoveChild, 8,
/*29978*/         OPC_RecordNode, // #7 = $slc
/*29979*/         OPC_MoveParent,
/*29980*/         OPC_MoveChild, 9,
/*29982*/         OPC_RecordNode, // #8 = $lwe
/*29983*/         OPC_MoveParent,
/*29984*/         OPC_MoveChild, 10,
/*29986*/         OPC_RecordNode, // #9 = $da
/*29987*/         OPC_MoveParent,
/*29988*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30033
/*29991*/           OPC_EmitMergeInputChains1_0,
/*29992*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29995*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30004*/           OPC_EmitInteger, MVT::i1, 0, 
/*30007*/           OPC_EmitInteger, MVT::i1, 0, 
/*30010*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30013*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30016*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30033*/         /*SwitchType*/ 42, MVT::v2f32,// ->30077
/*30035*/           OPC_EmitMergeInputChains1_0,
/*30036*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30039*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30042*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30045*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30048*/           OPC_EmitInteger, MVT::i1, 0, 
/*30051*/           OPC_EmitInteger, MVT::i1, 0, 
/*30054*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30057*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30060*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30077*/         /*SwitchType*/ 42, MVT::v4f32,// ->30121
/*30079*/           OPC_EmitMergeInputChains1_0,
/*30080*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30083*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30086*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30089*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30092*/           OPC_EmitInteger, MVT::i1, 0, 
/*30095*/           OPC_EmitInteger, MVT::i1, 0, 
/*30098*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30101*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30104*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30121*/         0, // EndSwitchType
/*30122*/       0, /*End of Scope*/
/*30123*/     /*Scope*/ 23|128,6/*791*/, /*->30916*/
/*30125*/       OPC_CheckChild1Integer, 66|128,3/*450*/, 
/*30128*/       OPC_RecordChild2, // #1 = $addr
/*30129*/       OPC_Scope, 27|128,1/*155*/, /*->30287*/ // 5 children in Scope
/*30132*/         OPC_CheckChild2Type, MVT::f32,
/*30134*/         OPC_RecordChild3, // #2 = $rsrc
/*30135*/         OPC_CheckChild3Type, MVT::v8i32,
/*30137*/         OPC_RecordChild4, // #3 = $sampler
/*30138*/         OPC_RecordChild5, // #4 = $dmask
/*30139*/         OPC_RecordChild6, // #5 = $unorm
/*30140*/         OPC_RecordChild7, // #6 = $glc
/*30141*/         OPC_MoveChild, 8,
/*30143*/         OPC_RecordNode, // #7 = $slc
/*30144*/         OPC_MoveParent,
/*30145*/         OPC_MoveChild, 9,
/*30147*/         OPC_RecordNode, // #8 = $lwe
/*30148*/         OPC_MoveParent,
/*30149*/         OPC_MoveChild, 10,
/*30151*/         OPC_RecordNode, // #9 = $da
/*30152*/         OPC_MoveParent,
/*30153*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30198
/*30156*/           OPC_EmitMergeInputChains1_0,
/*30157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30169*/           OPC_EmitInteger, MVT::i1, 0, 
/*30172*/           OPC_EmitInteger, MVT::i1, 0, 
/*30175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30198*/         /*SwitchType*/ 42, MVT::v2f32,// ->30242
/*30200*/           OPC_EmitMergeInputChains1_0,
/*30201*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30204*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30207*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30210*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30213*/           OPC_EmitInteger, MVT::i1, 0, 
/*30216*/           OPC_EmitInteger, MVT::i1, 0, 
/*30219*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30222*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30225*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30242*/         /*SwitchType*/ 42, MVT::v4f32,// ->30286
/*30244*/           OPC_EmitMergeInputChains1_0,
/*30245*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30248*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30251*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30254*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30257*/           OPC_EmitInteger, MVT::i1, 0, 
/*30260*/           OPC_EmitInteger, MVT::i1, 0, 
/*30263*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30266*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30269*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30286*/         0, // EndSwitchType
/*30287*/       /*Scope*/ 27|128,1/*155*/, /*->30444*/
/*30289*/         OPC_CheckChild2Type, MVT::v2f32,
/*30291*/         OPC_RecordChild3, // #2 = $rsrc
/*30292*/         OPC_CheckChild3Type, MVT::v8i32,
/*30294*/         OPC_RecordChild4, // #3 = $sampler
/*30295*/         OPC_RecordChild5, // #4 = $dmask
/*30296*/         OPC_RecordChild6, // #5 = $unorm
/*30297*/         OPC_RecordChild7, // #6 = $glc
/*30298*/         OPC_MoveChild, 8,
/*30300*/         OPC_RecordNode, // #7 = $slc
/*30301*/         OPC_MoveParent,
/*30302*/         OPC_MoveChild, 9,
/*30304*/         OPC_RecordNode, // #8 = $lwe
/*30305*/         OPC_MoveParent,
/*30306*/         OPC_MoveChild, 10,
/*30308*/         OPC_RecordNode, // #9 = $da
/*30309*/         OPC_MoveParent,
/*30310*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30355
/*30313*/           OPC_EmitMergeInputChains1_0,
/*30314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30326*/           OPC_EmitInteger, MVT::i1, 0, 
/*30329*/           OPC_EmitInteger, MVT::i1, 0, 
/*30332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30355*/         /*SwitchType*/ 42, MVT::v2f32,// ->30399
/*30357*/           OPC_EmitMergeInputChains1_0,
/*30358*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30361*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30364*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30367*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30370*/           OPC_EmitInteger, MVT::i1, 0, 
/*30373*/           OPC_EmitInteger, MVT::i1, 0, 
/*30376*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30379*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30399*/         /*SwitchType*/ 42, MVT::v4f32,// ->30443
/*30401*/           OPC_EmitMergeInputChains1_0,
/*30402*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30405*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30408*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30411*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30414*/           OPC_EmitInteger, MVT::i1, 0, 
/*30417*/           OPC_EmitInteger, MVT::i1, 0, 
/*30420*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30423*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30426*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30443*/         0, // EndSwitchType
/*30444*/       /*Scope*/ 27|128,1/*155*/, /*->30601*/
/*30446*/         OPC_CheckChild2Type, MVT::v4f32,
/*30448*/         OPC_RecordChild3, // #2 = $rsrc
/*30449*/         OPC_CheckChild3Type, MVT::v8i32,
/*30451*/         OPC_RecordChild4, // #3 = $sampler
/*30452*/         OPC_RecordChild5, // #4 = $dmask
/*30453*/         OPC_RecordChild6, // #5 = $unorm
/*30454*/         OPC_RecordChild7, // #6 = $glc
/*30455*/         OPC_MoveChild, 8,
/*30457*/         OPC_RecordNode, // #7 = $slc
/*30458*/         OPC_MoveParent,
/*30459*/         OPC_MoveChild, 9,
/*30461*/         OPC_RecordNode, // #8 = $lwe
/*30462*/         OPC_MoveParent,
/*30463*/         OPC_MoveChild, 10,
/*30465*/         OPC_RecordNode, // #9 = $da
/*30466*/         OPC_MoveParent,
/*30467*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30512
/*30470*/           OPC_EmitMergeInputChains1_0,
/*30471*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30474*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30477*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30480*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30483*/           OPC_EmitInteger, MVT::i1, 0, 
/*30486*/           OPC_EmitInteger, MVT::i1, 0, 
/*30489*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30492*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30495*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30512*/         /*SwitchType*/ 42, MVT::v2f32,// ->30556
/*30514*/           OPC_EmitMergeInputChains1_0,
/*30515*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30518*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30521*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30524*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30527*/           OPC_EmitInteger, MVT::i1, 0, 
/*30530*/           OPC_EmitInteger, MVT::i1, 0, 
/*30533*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30536*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30556*/         /*SwitchType*/ 42, MVT::v4f32,// ->30600
/*30558*/           OPC_EmitMergeInputChains1_0,
/*30559*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30562*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30565*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30568*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30571*/           OPC_EmitInteger, MVT::i1, 0, 
/*30574*/           OPC_EmitInteger, MVT::i1, 0, 
/*30577*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30580*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30600*/         0, // EndSwitchType
/*30601*/       /*Scope*/ 27|128,1/*155*/, /*->30758*/
/*30603*/         OPC_CheckChild2Type, MVT::v8f32,
/*30605*/         OPC_RecordChild3, // #2 = $rsrc
/*30606*/         OPC_CheckChild3Type, MVT::v8i32,
/*30608*/         OPC_RecordChild4, // #3 = $sampler
/*30609*/         OPC_RecordChild5, // #4 = $dmask
/*30610*/         OPC_RecordChild6, // #5 = $unorm
/*30611*/         OPC_RecordChild7, // #6 = $glc
/*30612*/         OPC_MoveChild, 8,
/*30614*/         OPC_RecordNode, // #7 = $slc
/*30615*/         OPC_MoveParent,
/*30616*/         OPC_MoveChild, 9,
/*30618*/         OPC_RecordNode, // #8 = $lwe
/*30619*/         OPC_MoveParent,
/*30620*/         OPC_MoveChild, 10,
/*30622*/         OPC_RecordNode, // #9 = $da
/*30623*/         OPC_MoveParent,
/*30624*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30669
/*30627*/           OPC_EmitMergeInputChains1_0,
/*30628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30640*/           OPC_EmitInteger, MVT::i1, 0, 
/*30643*/           OPC_EmitInteger, MVT::i1, 0, 
/*30646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30669*/         /*SwitchType*/ 42, MVT::v2f32,// ->30713
/*30671*/           OPC_EmitMergeInputChains1_0,
/*30672*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30675*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30678*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30681*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30684*/           OPC_EmitInteger, MVT::i1, 0, 
/*30687*/           OPC_EmitInteger, MVT::i1, 0, 
/*30690*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30693*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30713*/         /*SwitchType*/ 42, MVT::v4f32,// ->30757
/*30715*/           OPC_EmitMergeInputChains1_0,
/*30716*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30719*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30722*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30725*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30728*/           OPC_EmitInteger, MVT::i1, 0, 
/*30731*/           OPC_EmitInteger, MVT::i1, 0, 
/*30734*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30737*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30757*/         0, // EndSwitchType
/*30758*/       /*Scope*/ 27|128,1/*155*/, /*->30915*/
/*30760*/         OPC_CheckChild2Type, MVT::v16f32,
/*30762*/         OPC_RecordChild3, // #2 = $rsrc
/*30763*/         OPC_CheckChild3Type, MVT::v8i32,
/*30765*/         OPC_RecordChild4, // #3 = $sampler
/*30766*/         OPC_RecordChild5, // #4 = $dmask
/*30767*/         OPC_RecordChild6, // #5 = $unorm
/*30768*/         OPC_RecordChild7, // #6 = $glc
/*30769*/         OPC_MoveChild, 8,
/*30771*/         OPC_RecordNode, // #7 = $slc
/*30772*/         OPC_MoveParent,
/*30773*/         OPC_MoveChild, 9,
/*30775*/         OPC_RecordNode, // #8 = $lwe
/*30776*/         OPC_MoveParent,
/*30777*/         OPC_MoveChild, 10,
/*30779*/         OPC_RecordNode, // #9 = $da
/*30780*/         OPC_MoveParent,
/*30781*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30826
/*30784*/           OPC_EmitMergeInputChains1_0,
/*30785*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30788*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30791*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30797*/           OPC_EmitInteger, MVT::i1, 0, 
/*30800*/           OPC_EmitInteger, MVT::i1, 0, 
/*30803*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30806*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30826*/         /*SwitchType*/ 42, MVT::v2f32,// ->30870
/*30828*/           OPC_EmitMergeInputChains1_0,
/*30829*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30832*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30835*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30838*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30841*/           OPC_EmitInteger, MVT::i1, 0, 
/*30844*/           OPC_EmitInteger, MVT::i1, 0, 
/*30847*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30850*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30853*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30870*/         /*SwitchType*/ 42, MVT::v4f32,// ->30914
/*30872*/           OPC_EmitMergeInputChains1_0,
/*30873*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30876*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30879*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30882*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30885*/           OPC_EmitInteger, MVT::i1, 0, 
/*30888*/           OPC_EmitInteger, MVT::i1, 0, 
/*30891*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30894*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30897*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30914*/         0, // EndSwitchType
/*30915*/       0, /*End of Scope*/
/*30916*/     /*Scope*/ 23|128,6/*791*/, /*->31709*/
/*30918*/       OPC_CheckChild1Integer, 69|128,3/*453*/, 
/*30921*/       OPC_RecordChild2, // #1 = $addr
/*30922*/       OPC_Scope, 27|128,1/*155*/, /*->31080*/ // 5 children in Scope
/*30925*/         OPC_CheckChild2Type, MVT::f32,
/*30927*/         OPC_RecordChild3, // #2 = $rsrc
/*30928*/         OPC_CheckChild3Type, MVT::v8i32,
/*30930*/         OPC_RecordChild4, // #3 = $sampler
/*30931*/         OPC_RecordChild5, // #4 = $dmask
/*30932*/         OPC_RecordChild6, // #5 = $unorm
/*30933*/         OPC_RecordChild7, // #6 = $glc
/*30934*/         OPC_MoveChild, 8,
/*30936*/         OPC_RecordNode, // #7 = $slc
/*30937*/         OPC_MoveParent,
/*30938*/         OPC_MoveChild, 9,
/*30940*/         OPC_RecordNode, // #8 = $lwe
/*30941*/         OPC_MoveParent,
/*30942*/         OPC_MoveChild, 10,
/*30944*/         OPC_RecordNode, // #9 = $da
/*30945*/         OPC_MoveParent,
/*30946*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30991
/*30949*/           OPC_EmitMergeInputChains1_0,
/*30950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30962*/           OPC_EmitInteger, MVT::i1, 0, 
/*30965*/           OPC_EmitInteger, MVT::i1, 0, 
/*30968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30991*/         /*SwitchType*/ 42, MVT::v2f32,// ->31035
/*30993*/           OPC_EmitMergeInputChains1_0,
/*30994*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30997*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31000*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31003*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31006*/           OPC_EmitInteger, MVT::i1, 0, 
/*31009*/           OPC_EmitInteger, MVT::i1, 0, 
/*31012*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31015*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31035*/         /*SwitchType*/ 42, MVT::v4f32,// ->31079
/*31037*/           OPC_EmitMergeInputChains1_0,
/*31038*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31041*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31044*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31047*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31050*/           OPC_EmitInteger, MVT::i1, 0, 
/*31053*/           OPC_EmitInteger, MVT::i1, 0, 
/*31056*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31059*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31079*/         0, // EndSwitchType
/*31080*/       /*Scope*/ 27|128,1/*155*/, /*->31237*/
/*31082*/         OPC_CheckChild2Type, MVT::v2f32,
/*31084*/         OPC_RecordChild3, // #2 = $rsrc
/*31085*/         OPC_CheckChild3Type, MVT::v8i32,
/*31087*/         OPC_RecordChild4, // #3 = $sampler
/*31088*/         OPC_RecordChild5, // #4 = $dmask
/*31089*/         OPC_RecordChild6, // #5 = $unorm
/*31090*/         OPC_RecordChild7, // #6 = $glc
/*31091*/         OPC_MoveChild, 8,
/*31093*/         OPC_RecordNode, // #7 = $slc
/*31094*/         OPC_MoveParent,
/*31095*/         OPC_MoveChild, 9,
/*31097*/         OPC_RecordNode, // #8 = $lwe
/*31098*/         OPC_MoveParent,
/*31099*/         OPC_MoveChild, 10,
/*31101*/         OPC_RecordNode, // #9 = $da
/*31102*/         OPC_MoveParent,
/*31103*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31148
/*31106*/           OPC_EmitMergeInputChains1_0,
/*31107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31119*/           OPC_EmitInteger, MVT::i1, 0, 
/*31122*/           OPC_EmitInteger, MVT::i1, 0, 
/*31125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31148*/         /*SwitchType*/ 42, MVT::v2f32,// ->31192
/*31150*/           OPC_EmitMergeInputChains1_0,
/*31151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31154*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31157*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31160*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31163*/           OPC_EmitInteger, MVT::i1, 0, 
/*31166*/           OPC_EmitInteger, MVT::i1, 0, 
/*31169*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31172*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31192*/         /*SwitchType*/ 42, MVT::v4f32,// ->31236
/*31194*/           OPC_EmitMergeInputChains1_0,
/*31195*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31198*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31201*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31204*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31207*/           OPC_EmitInteger, MVT::i1, 0, 
/*31210*/           OPC_EmitInteger, MVT::i1, 0, 
/*31213*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31216*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31219*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31236*/         0, // EndSwitchType
/*31237*/       /*Scope*/ 27|128,1/*155*/, /*->31394*/
/*31239*/         OPC_CheckChild2Type, MVT::v4f32,
/*31241*/         OPC_RecordChild3, // #2 = $rsrc
/*31242*/         OPC_CheckChild3Type, MVT::v8i32,
/*31244*/         OPC_RecordChild4, // #3 = $sampler
/*31245*/         OPC_RecordChild5, // #4 = $dmask
/*31246*/         OPC_RecordChild6, // #5 = $unorm
/*31247*/         OPC_RecordChild7, // #6 = $glc
/*31248*/         OPC_MoveChild, 8,
/*31250*/         OPC_RecordNode, // #7 = $slc
/*31251*/         OPC_MoveParent,
/*31252*/         OPC_MoveChild, 9,
/*31254*/         OPC_RecordNode, // #8 = $lwe
/*31255*/         OPC_MoveParent,
/*31256*/         OPC_MoveChild, 10,
/*31258*/         OPC_RecordNode, // #9 = $da
/*31259*/         OPC_MoveParent,
/*31260*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31305
/*31263*/           OPC_EmitMergeInputChains1_0,
/*31264*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31267*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31270*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31273*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31276*/           OPC_EmitInteger, MVT::i1, 0, 
/*31279*/           OPC_EmitInteger, MVT::i1, 0, 
/*31282*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31285*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31305*/         /*SwitchType*/ 42, MVT::v2f32,// ->31349
/*31307*/           OPC_EmitMergeInputChains1_0,
/*31308*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31311*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31314*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31317*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31320*/           OPC_EmitInteger, MVT::i1, 0, 
/*31323*/           OPC_EmitInteger, MVT::i1, 0, 
/*31326*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31329*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31349*/         /*SwitchType*/ 42, MVT::v4f32,// ->31393
/*31351*/           OPC_EmitMergeInputChains1_0,
/*31352*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31355*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31358*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31361*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31364*/           OPC_EmitInteger, MVT::i1, 0, 
/*31367*/           OPC_EmitInteger, MVT::i1, 0, 
/*31370*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31373*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31376*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31393*/         0, // EndSwitchType
/*31394*/       /*Scope*/ 27|128,1/*155*/, /*->31551*/
/*31396*/         OPC_CheckChild2Type, MVT::v8f32,
/*31398*/         OPC_RecordChild3, // #2 = $rsrc
/*31399*/         OPC_CheckChild3Type, MVT::v8i32,
/*31401*/         OPC_RecordChild4, // #3 = $sampler
/*31402*/         OPC_RecordChild5, // #4 = $dmask
/*31403*/         OPC_RecordChild6, // #5 = $unorm
/*31404*/         OPC_RecordChild7, // #6 = $glc
/*31405*/         OPC_MoveChild, 8,
/*31407*/         OPC_RecordNode, // #7 = $slc
/*31408*/         OPC_MoveParent,
/*31409*/         OPC_MoveChild, 9,
/*31411*/         OPC_RecordNode, // #8 = $lwe
/*31412*/         OPC_MoveParent,
/*31413*/         OPC_MoveChild, 10,
/*31415*/         OPC_RecordNode, // #9 = $da
/*31416*/         OPC_MoveParent,
/*31417*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31462
/*31420*/           OPC_EmitMergeInputChains1_0,
/*31421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31433*/           OPC_EmitInteger, MVT::i1, 0, 
/*31436*/           OPC_EmitInteger, MVT::i1, 0, 
/*31439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31462*/         /*SwitchType*/ 42, MVT::v2f32,// ->31506
/*31464*/           OPC_EmitMergeInputChains1_0,
/*31465*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31468*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31471*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31474*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31477*/           OPC_EmitInteger, MVT::i1, 0, 
/*31480*/           OPC_EmitInteger, MVT::i1, 0, 
/*31483*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31486*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31489*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31506*/         /*SwitchType*/ 42, MVT::v4f32,// ->31550
/*31508*/           OPC_EmitMergeInputChains1_0,
/*31509*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31512*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31515*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31518*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31521*/           OPC_EmitInteger, MVT::i1, 0, 
/*31524*/           OPC_EmitInteger, MVT::i1, 0, 
/*31527*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31530*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31533*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31550*/         0, // EndSwitchType
/*31551*/       /*Scope*/ 27|128,1/*155*/, /*->31708*/
/*31553*/         OPC_CheckChild2Type, MVT::v16f32,
/*31555*/         OPC_RecordChild3, // #2 = $rsrc
/*31556*/         OPC_CheckChild3Type, MVT::v8i32,
/*31558*/         OPC_RecordChild4, // #3 = $sampler
/*31559*/         OPC_RecordChild5, // #4 = $dmask
/*31560*/         OPC_RecordChild6, // #5 = $unorm
/*31561*/         OPC_RecordChild7, // #6 = $glc
/*31562*/         OPC_MoveChild, 8,
/*31564*/         OPC_RecordNode, // #7 = $slc
/*31565*/         OPC_MoveParent,
/*31566*/         OPC_MoveChild, 9,
/*31568*/         OPC_RecordNode, // #8 = $lwe
/*31569*/         OPC_MoveParent,
/*31570*/         OPC_MoveChild, 10,
/*31572*/         OPC_RecordNode, // #9 = $da
/*31573*/         OPC_MoveParent,
/*31574*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31619
/*31577*/           OPC_EmitMergeInputChains1_0,
/*31578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31584*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31587*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31590*/           OPC_EmitInteger, MVT::i1, 0, 
/*31593*/           OPC_EmitInteger, MVT::i1, 0, 
/*31596*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31599*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31619*/         /*SwitchType*/ 42, MVT::v2f32,// ->31663
/*31621*/           OPC_EmitMergeInputChains1_0,
/*31622*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31625*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31628*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31631*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31634*/           OPC_EmitInteger, MVT::i1, 0, 
/*31637*/           OPC_EmitInteger, MVT::i1, 0, 
/*31640*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31643*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31663*/         /*SwitchType*/ 42, MVT::v4f32,// ->31707
/*31665*/           OPC_EmitMergeInputChains1_0,
/*31666*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31669*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31672*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31675*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31678*/           OPC_EmitInteger, MVT::i1, 0, 
/*31681*/           OPC_EmitInteger, MVT::i1, 0, 
/*31684*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31687*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31690*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31707*/         0, // EndSwitchType
/*31708*/       0, /*End of Scope*/
/*31709*/     /*Scope*/ 23|128,6/*791*/, /*->32502*/
/*31711*/       OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*31714*/       OPC_RecordChild2, // #1 = $addr
/*31715*/       OPC_Scope, 27|128,1/*155*/, /*->31873*/ // 5 children in Scope
/*31718*/         OPC_CheckChild2Type, MVT::f32,
/*31720*/         OPC_RecordChild3, // #2 = $rsrc
/*31721*/         OPC_CheckChild3Type, MVT::v8i32,
/*31723*/         OPC_RecordChild4, // #3 = $sampler
/*31724*/         OPC_RecordChild5, // #4 = $dmask
/*31725*/         OPC_RecordChild6, // #5 = $unorm
/*31726*/         OPC_RecordChild7, // #6 = $glc
/*31727*/         OPC_MoveChild, 8,
/*31729*/         OPC_RecordNode, // #7 = $slc
/*31730*/         OPC_MoveParent,
/*31731*/         OPC_MoveChild, 9,
/*31733*/         OPC_RecordNode, // #8 = $lwe
/*31734*/         OPC_MoveParent,
/*31735*/         OPC_MoveChild, 10,
/*31737*/         OPC_RecordNode, // #9 = $da
/*31738*/         OPC_MoveParent,
/*31739*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31784
/*31742*/           OPC_EmitMergeInputChains1_0,
/*31743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31755*/           OPC_EmitInteger, MVT::i1, 0, 
/*31758*/           OPC_EmitInteger, MVT::i1, 0, 
/*31761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31784*/         /*SwitchType*/ 42, MVT::v2f32,// ->31828
/*31786*/           OPC_EmitMergeInputChains1_0,
/*31787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31790*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31793*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31796*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31799*/           OPC_EmitInteger, MVT::i1, 0, 
/*31802*/           OPC_EmitInteger, MVT::i1, 0, 
/*31805*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31808*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31828*/         /*SwitchType*/ 42, MVT::v4f32,// ->31872
/*31830*/           OPC_EmitMergeInputChains1_0,
/*31831*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31834*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31837*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31840*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31843*/           OPC_EmitInteger, MVT::i1, 0, 
/*31846*/           OPC_EmitInteger, MVT::i1, 0, 
/*31849*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31852*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31872*/         0, // EndSwitchType
/*31873*/       /*Scope*/ 27|128,1/*155*/, /*->32030*/
/*31875*/         OPC_CheckChild2Type, MVT::v2f32,
/*31877*/         OPC_RecordChild3, // #2 = $rsrc
/*31878*/         OPC_CheckChild3Type, MVT::v8i32,
/*31880*/         OPC_RecordChild4, // #3 = $sampler
/*31881*/         OPC_RecordChild5, // #4 = $dmask
/*31882*/         OPC_RecordChild6, // #5 = $unorm
/*31883*/         OPC_RecordChild7, // #6 = $glc
/*31884*/         OPC_MoveChild, 8,
/*31886*/         OPC_RecordNode, // #7 = $slc
/*31887*/         OPC_MoveParent,
/*31888*/         OPC_MoveChild, 9,
/*31890*/         OPC_RecordNode, // #8 = $lwe
/*31891*/         OPC_MoveParent,
/*31892*/         OPC_MoveChild, 10,
/*31894*/         OPC_RecordNode, // #9 = $da
/*31895*/         OPC_MoveParent,
/*31896*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31941
/*31899*/           OPC_EmitMergeInputChains1_0,
/*31900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31912*/           OPC_EmitInteger, MVT::i1, 0, 
/*31915*/           OPC_EmitInteger, MVT::i1, 0, 
/*31918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31941*/         /*SwitchType*/ 42, MVT::v2f32,// ->31985
/*31943*/           OPC_EmitMergeInputChains1_0,
/*31944*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31950*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31953*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31956*/           OPC_EmitInteger, MVT::i1, 0, 
/*31959*/           OPC_EmitInteger, MVT::i1, 0, 
/*31962*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31965*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31985*/         /*SwitchType*/ 42, MVT::v4f32,// ->32029
/*31987*/           OPC_EmitMergeInputChains1_0,
/*31988*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31991*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31994*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31997*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32000*/           OPC_EmitInteger, MVT::i1, 0, 
/*32003*/           OPC_EmitInteger, MVT::i1, 0, 
/*32006*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32009*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32012*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32029*/         0, // EndSwitchType
/*32030*/       /*Scope*/ 27|128,1/*155*/, /*->32187*/
/*32032*/         OPC_CheckChild2Type, MVT::v4f32,
/*32034*/         OPC_RecordChild3, // #2 = $rsrc
/*32035*/         OPC_CheckChild3Type, MVT::v8i32,
/*32037*/         OPC_RecordChild4, // #3 = $sampler
/*32038*/         OPC_RecordChild5, // #4 = $dmask
/*32039*/         OPC_RecordChild6, // #5 = $unorm
/*32040*/         OPC_RecordChild7, // #6 = $glc
/*32041*/         OPC_MoveChild, 8,
/*32043*/         OPC_RecordNode, // #7 = $slc
/*32044*/         OPC_MoveParent,
/*32045*/         OPC_MoveChild, 9,
/*32047*/         OPC_RecordNode, // #8 = $lwe
/*32048*/         OPC_MoveParent,
/*32049*/         OPC_MoveChild, 10,
/*32051*/         OPC_RecordNode, // #9 = $da
/*32052*/         OPC_MoveParent,
/*32053*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32098
/*32056*/           OPC_EmitMergeInputChains1_0,
/*32057*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32060*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32069*/           OPC_EmitInteger, MVT::i1, 0, 
/*32072*/           OPC_EmitInteger, MVT::i1, 0, 
/*32075*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32078*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32098*/         /*SwitchType*/ 42, MVT::v2f32,// ->32142
/*32100*/           OPC_EmitMergeInputChains1_0,
/*32101*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32104*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32107*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32110*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32113*/           OPC_EmitInteger, MVT::i1, 0, 
/*32116*/           OPC_EmitInteger, MVT::i1, 0, 
/*32119*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32122*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32142*/         /*SwitchType*/ 42, MVT::v4f32,// ->32186
/*32144*/           OPC_EmitMergeInputChains1_0,
/*32145*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32148*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32151*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32154*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32157*/           OPC_EmitInteger, MVT::i1, 0, 
/*32160*/           OPC_EmitInteger, MVT::i1, 0, 
/*32163*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32166*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32169*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32186*/         0, // EndSwitchType
/*32187*/       /*Scope*/ 27|128,1/*155*/, /*->32344*/
/*32189*/         OPC_CheckChild2Type, MVT::v8f32,
/*32191*/         OPC_RecordChild3, // #2 = $rsrc
/*32192*/         OPC_CheckChild3Type, MVT::v8i32,
/*32194*/         OPC_RecordChild4, // #3 = $sampler
/*32195*/         OPC_RecordChild5, // #4 = $dmask
/*32196*/         OPC_RecordChild6, // #5 = $unorm
/*32197*/         OPC_RecordChild7, // #6 = $glc
/*32198*/         OPC_MoveChild, 8,
/*32200*/         OPC_RecordNode, // #7 = $slc
/*32201*/         OPC_MoveParent,
/*32202*/         OPC_MoveChild, 9,
/*32204*/         OPC_RecordNode, // #8 = $lwe
/*32205*/         OPC_MoveParent,
/*32206*/         OPC_MoveChild, 10,
/*32208*/         OPC_RecordNode, // #9 = $da
/*32209*/         OPC_MoveParent,
/*32210*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32255
/*32213*/           OPC_EmitMergeInputChains1_0,
/*32214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32226*/           OPC_EmitInteger, MVT::i1, 0, 
/*32229*/           OPC_EmitInteger, MVT::i1, 0, 
/*32232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32255*/         /*SwitchType*/ 42, MVT::v2f32,// ->32299
/*32257*/           OPC_EmitMergeInputChains1_0,
/*32258*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32261*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32264*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32267*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32270*/           OPC_EmitInteger, MVT::i1, 0, 
/*32273*/           OPC_EmitInteger, MVT::i1, 0, 
/*32276*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32279*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32282*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32299*/         /*SwitchType*/ 42, MVT::v4f32,// ->32343
/*32301*/           OPC_EmitMergeInputChains1_0,
/*32302*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32305*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32308*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32311*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32314*/           OPC_EmitInteger, MVT::i1, 0, 
/*32317*/           OPC_EmitInteger, MVT::i1, 0, 
/*32320*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32323*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32326*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32343*/         0, // EndSwitchType
/*32344*/       /*Scope*/ 27|128,1/*155*/, /*->32501*/
/*32346*/         OPC_CheckChild2Type, MVT::v16f32,
/*32348*/         OPC_RecordChild3, // #2 = $rsrc
/*32349*/         OPC_CheckChild3Type, MVT::v8i32,
/*32351*/         OPC_RecordChild4, // #3 = $sampler
/*32352*/         OPC_RecordChild5, // #4 = $dmask
/*32353*/         OPC_RecordChild6, // #5 = $unorm
/*32354*/         OPC_RecordChild7, // #6 = $glc
/*32355*/         OPC_MoveChild, 8,
/*32357*/         OPC_RecordNode, // #7 = $slc
/*32358*/         OPC_MoveParent,
/*32359*/         OPC_MoveChild, 9,
/*32361*/         OPC_RecordNode, // #8 = $lwe
/*32362*/         OPC_MoveParent,
/*32363*/         OPC_MoveChild, 10,
/*32365*/         OPC_RecordNode, // #9 = $da
/*32366*/         OPC_MoveParent,
/*32367*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32412
/*32370*/           OPC_EmitMergeInputChains1_0,
/*32371*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32374*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32377*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32380*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32383*/           OPC_EmitInteger, MVT::i1, 0, 
/*32386*/           OPC_EmitInteger, MVT::i1, 0, 
/*32389*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32392*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32412*/         /*SwitchType*/ 42, MVT::v2f32,// ->32456
/*32414*/           OPC_EmitMergeInputChains1_0,
/*32415*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32418*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32421*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32424*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32427*/           OPC_EmitInteger, MVT::i1, 0, 
/*32430*/           OPC_EmitInteger, MVT::i1, 0, 
/*32433*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32436*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32439*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32456*/         /*SwitchType*/ 42, MVT::v4f32,// ->32500
/*32458*/           OPC_EmitMergeInputChains1_0,
/*32459*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32462*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32465*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32468*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32471*/           OPC_EmitInteger, MVT::i1, 0, 
/*32474*/           OPC_EmitInteger, MVT::i1, 0, 
/*32477*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32480*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32483*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32500*/         0, // EndSwitchType
/*32501*/       0, /*End of Scope*/
/*32502*/     /*Scope*/ 23|128,6/*791*/, /*->33295*/
/*32504*/       OPC_CheckChild1Integer, 36|128,3/*420*/, 
/*32507*/       OPC_RecordChild2, // #1 = $addr
/*32508*/       OPC_Scope, 27|128,1/*155*/, /*->32666*/ // 5 children in Scope
/*32511*/         OPC_CheckChild2Type, MVT::f32,
/*32513*/         OPC_RecordChild3, // #2 = $rsrc
/*32514*/         OPC_CheckChild3Type, MVT::v8i32,
/*32516*/         OPC_RecordChild4, // #3 = $sampler
/*32517*/         OPC_RecordChild5, // #4 = $dmask
/*32518*/         OPC_RecordChild6, // #5 = $unorm
/*32519*/         OPC_RecordChild7, // #6 = $glc
/*32520*/         OPC_MoveChild, 8,
/*32522*/         OPC_RecordNode, // #7 = $slc
/*32523*/         OPC_MoveParent,
/*32524*/         OPC_MoveChild, 9,
/*32526*/         OPC_RecordNode, // #8 = $lwe
/*32527*/         OPC_MoveParent,
/*32528*/         OPC_MoveChild, 10,
/*32530*/         OPC_RecordNode, // #9 = $da
/*32531*/         OPC_MoveParent,
/*32532*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32577
/*32535*/           OPC_EmitMergeInputChains1_0,
/*32536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32548*/           OPC_EmitInteger, MVT::i1, 0, 
/*32551*/           OPC_EmitInteger, MVT::i1, 0, 
/*32554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32577*/         /*SwitchType*/ 42, MVT::v2f32,// ->32621
/*32579*/           OPC_EmitMergeInputChains1_0,
/*32580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32592*/           OPC_EmitInteger, MVT::i1, 0, 
/*32595*/           OPC_EmitInteger, MVT::i1, 0, 
/*32598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32621*/         /*SwitchType*/ 42, MVT::v4f32,// ->32665
/*32623*/           OPC_EmitMergeInputChains1_0,
/*32624*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32627*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32630*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32633*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32636*/           OPC_EmitInteger, MVT::i1, 0, 
/*32639*/           OPC_EmitInteger, MVT::i1, 0, 
/*32642*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32645*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32648*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32665*/         0, // EndSwitchType
/*32666*/       /*Scope*/ 27|128,1/*155*/, /*->32823*/
/*32668*/         OPC_CheckChild2Type, MVT::v2f32,
/*32670*/         OPC_RecordChild3, // #2 = $rsrc
/*32671*/         OPC_CheckChild3Type, MVT::v8i32,
/*32673*/         OPC_RecordChild4, // #3 = $sampler
/*32674*/         OPC_RecordChild5, // #4 = $dmask
/*32675*/         OPC_RecordChild6, // #5 = $unorm
/*32676*/         OPC_RecordChild7, // #6 = $glc
/*32677*/         OPC_MoveChild, 8,
/*32679*/         OPC_RecordNode, // #7 = $slc
/*32680*/         OPC_MoveParent,
/*32681*/         OPC_MoveChild, 9,
/*32683*/         OPC_RecordNode, // #8 = $lwe
/*32684*/         OPC_MoveParent,
/*32685*/         OPC_MoveChild, 10,
/*32687*/         OPC_RecordNode, // #9 = $da
/*32688*/         OPC_MoveParent,
/*32689*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32734
/*32692*/           OPC_EmitMergeInputChains1_0,
/*32693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32705*/           OPC_EmitInteger, MVT::i1, 0, 
/*32708*/           OPC_EmitInteger, MVT::i1, 0, 
/*32711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32734*/         /*SwitchType*/ 42, MVT::v2f32,// ->32778
/*32736*/           OPC_EmitMergeInputChains1_0,
/*32737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32749*/           OPC_EmitInteger, MVT::i1, 0, 
/*32752*/           OPC_EmitInteger, MVT::i1, 0, 
/*32755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32778*/         /*SwitchType*/ 42, MVT::v4f32,// ->32822
/*32780*/           OPC_EmitMergeInputChains1_0,
/*32781*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32784*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32787*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32790*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32793*/           OPC_EmitInteger, MVT::i1, 0, 
/*32796*/           OPC_EmitInteger, MVT::i1, 0, 
/*32799*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32802*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32805*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32822*/         0, // EndSwitchType
/*32823*/       /*Scope*/ 27|128,1/*155*/, /*->32980*/
/*32825*/         OPC_CheckChild2Type, MVT::v4f32,
/*32827*/         OPC_RecordChild3, // #2 = $rsrc
/*32828*/         OPC_CheckChild3Type, MVT::v8i32,
/*32830*/         OPC_RecordChild4, // #3 = $sampler
/*32831*/         OPC_RecordChild5, // #4 = $dmask
/*32832*/         OPC_RecordChild6, // #5 = $unorm
/*32833*/         OPC_RecordChild7, // #6 = $glc
/*32834*/         OPC_MoveChild, 8,
/*32836*/         OPC_RecordNode, // #7 = $slc
/*32837*/         OPC_MoveParent,
/*32838*/         OPC_MoveChild, 9,
/*32840*/         OPC_RecordNode, // #8 = $lwe
/*32841*/         OPC_MoveParent,
/*32842*/         OPC_MoveChild, 10,
/*32844*/         OPC_RecordNode, // #9 = $da
/*32845*/         OPC_MoveParent,
/*32846*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32891
/*32849*/           OPC_EmitMergeInputChains1_0,
/*32850*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32853*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32856*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32859*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32862*/           OPC_EmitInteger, MVT::i1, 0, 
/*32865*/           OPC_EmitInteger, MVT::i1, 0, 
/*32868*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32871*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32874*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32891*/         /*SwitchType*/ 42, MVT::v2f32,// ->32935
/*32893*/           OPC_EmitMergeInputChains1_0,
/*32894*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32897*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32900*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32903*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32906*/           OPC_EmitInteger, MVT::i1, 0, 
/*32909*/           OPC_EmitInteger, MVT::i1, 0, 
/*32912*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32915*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32918*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32935*/         /*SwitchType*/ 42, MVT::v4f32,// ->32979
/*32937*/           OPC_EmitMergeInputChains1_0,
/*32938*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32941*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32944*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32947*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32950*/           OPC_EmitInteger, MVT::i1, 0, 
/*32953*/           OPC_EmitInteger, MVT::i1, 0, 
/*32956*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32959*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32979*/         0, // EndSwitchType
/*32980*/       /*Scope*/ 27|128,1/*155*/, /*->33137*/
/*32982*/         OPC_CheckChild2Type, MVT::v8f32,
/*32984*/         OPC_RecordChild3, // #2 = $rsrc
/*32985*/         OPC_CheckChild3Type, MVT::v8i32,
/*32987*/         OPC_RecordChild4, // #3 = $sampler
/*32988*/         OPC_RecordChild5, // #4 = $dmask
/*32989*/         OPC_RecordChild6, // #5 = $unorm
/*32990*/         OPC_RecordChild7, // #6 = $glc
/*32991*/         OPC_MoveChild, 8,
/*32993*/         OPC_RecordNode, // #7 = $slc
/*32994*/         OPC_MoveParent,
/*32995*/         OPC_MoveChild, 9,
/*32997*/         OPC_RecordNode, // #8 = $lwe
/*32998*/         OPC_MoveParent,
/*32999*/         OPC_MoveChild, 10,
/*33001*/         OPC_RecordNode, // #9 = $da
/*33002*/         OPC_MoveParent,
/*33003*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33048
/*33006*/           OPC_EmitMergeInputChains1_0,
/*33007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33019*/           OPC_EmitInteger, MVT::i1, 0, 
/*33022*/           OPC_EmitInteger, MVT::i1, 0, 
/*33025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33048*/         /*SwitchType*/ 42, MVT::v2f32,// ->33092
/*33050*/           OPC_EmitMergeInputChains1_0,
/*33051*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33057*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33060*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33063*/           OPC_EmitInteger, MVT::i1, 0, 
/*33066*/           OPC_EmitInteger, MVT::i1, 0, 
/*33069*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33072*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33092*/         /*SwitchType*/ 42, MVT::v4f32,// ->33136
/*33094*/           OPC_EmitMergeInputChains1_0,
/*33095*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33098*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33107*/           OPC_EmitInteger, MVT::i1, 0, 
/*33110*/           OPC_EmitInteger, MVT::i1, 0, 
/*33113*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33116*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33119*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33136*/         0, // EndSwitchType
/*33137*/       /*Scope*/ 27|128,1/*155*/, /*->33294*/
/*33139*/         OPC_CheckChild2Type, MVT::v16f32,
/*33141*/         OPC_RecordChild3, // #2 = $rsrc
/*33142*/         OPC_CheckChild3Type, MVT::v8i32,
/*33144*/         OPC_RecordChild4, // #3 = $sampler
/*33145*/         OPC_RecordChild5, // #4 = $dmask
/*33146*/         OPC_RecordChild6, // #5 = $unorm
/*33147*/         OPC_RecordChild7, // #6 = $glc
/*33148*/         OPC_MoveChild, 8,
/*33150*/         OPC_RecordNode, // #7 = $slc
/*33151*/         OPC_MoveParent,
/*33152*/         OPC_MoveChild, 9,
/*33154*/         OPC_RecordNode, // #8 = $lwe
/*33155*/         OPC_MoveParent,
/*33156*/         OPC_MoveChild, 10,
/*33158*/         OPC_RecordNode, // #9 = $da
/*33159*/         OPC_MoveParent,
/*33160*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33205
/*33163*/           OPC_EmitMergeInputChains1_0,
/*33164*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33167*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33170*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33173*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33176*/           OPC_EmitInteger, MVT::i1, 0, 
/*33179*/           OPC_EmitInteger, MVT::i1, 0, 
/*33182*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33185*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33205*/         /*SwitchType*/ 42, MVT::v2f32,// ->33249
/*33207*/           OPC_EmitMergeInputChains1_0,
/*33208*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33211*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33214*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33217*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33220*/           OPC_EmitInteger, MVT::i1, 0, 
/*33223*/           OPC_EmitInteger, MVT::i1, 0, 
/*33226*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33229*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33232*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33249*/         /*SwitchType*/ 42, MVT::v4f32,// ->33293
/*33251*/           OPC_EmitMergeInputChains1_0,
/*33252*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33255*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33258*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33261*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33264*/           OPC_EmitInteger, MVT::i1, 0, 
/*33267*/           OPC_EmitInteger, MVT::i1, 0, 
/*33270*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33273*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33276*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33293*/         0, // EndSwitchType
/*33294*/       0, /*End of Scope*/
/*33295*/     /*Scope*/ 23|128,6/*791*/, /*->34088*/
/*33297*/       OPC_CheckChild1Integer, 71|128,3/*455*/, 
/*33300*/       OPC_RecordChild2, // #1 = $addr
/*33301*/       OPC_Scope, 27|128,1/*155*/, /*->33459*/ // 5 children in Scope
/*33304*/         OPC_CheckChild2Type, MVT::f32,
/*33306*/         OPC_RecordChild3, // #2 = $rsrc
/*33307*/         OPC_CheckChild3Type, MVT::v8i32,
/*33309*/         OPC_RecordChild4, // #3 = $sampler
/*33310*/         OPC_RecordChild5, // #4 = $dmask
/*33311*/         OPC_RecordChild6, // #5 = $unorm
/*33312*/         OPC_RecordChild7, // #6 = $glc
/*33313*/         OPC_MoveChild, 8,
/*33315*/         OPC_RecordNode, // #7 = $slc
/*33316*/         OPC_MoveParent,
/*33317*/         OPC_MoveChild, 9,
/*33319*/         OPC_RecordNode, // #8 = $lwe
/*33320*/         OPC_MoveParent,
/*33321*/         OPC_MoveChild, 10,
/*33323*/         OPC_RecordNode, // #9 = $da
/*33324*/         OPC_MoveParent,
/*33325*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33370
/*33328*/           OPC_EmitMergeInputChains1_0,
/*33329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33341*/           OPC_EmitInteger, MVT::i1, 0, 
/*33344*/           OPC_EmitInteger, MVT::i1, 0, 
/*33347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33370*/         /*SwitchType*/ 42, MVT::v2f32,// ->33414
/*33372*/           OPC_EmitMergeInputChains1_0,
/*33373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33385*/           OPC_EmitInteger, MVT::i1, 0, 
/*33388*/           OPC_EmitInteger, MVT::i1, 0, 
/*33391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33414*/         /*SwitchType*/ 42, MVT::v4f32,// ->33458
/*33416*/           OPC_EmitMergeInputChains1_0,
/*33417*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33420*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33423*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33426*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33429*/           OPC_EmitInteger, MVT::i1, 0, 
/*33432*/           OPC_EmitInteger, MVT::i1, 0, 
/*33435*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33438*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33441*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33458*/         0, // EndSwitchType
/*33459*/       /*Scope*/ 27|128,1/*155*/, /*->33616*/
/*33461*/         OPC_CheckChild2Type, MVT::v2f32,
/*33463*/         OPC_RecordChild3, // #2 = $rsrc
/*33464*/         OPC_CheckChild3Type, MVT::v8i32,
/*33466*/         OPC_RecordChild4, // #3 = $sampler
/*33467*/         OPC_RecordChild5, // #4 = $dmask
/*33468*/         OPC_RecordChild6, // #5 = $unorm
/*33469*/         OPC_RecordChild7, // #6 = $glc
/*33470*/         OPC_MoveChild, 8,
/*33472*/         OPC_RecordNode, // #7 = $slc
/*33473*/         OPC_MoveParent,
/*33474*/         OPC_MoveChild, 9,
/*33476*/         OPC_RecordNode, // #8 = $lwe
/*33477*/         OPC_MoveParent,
/*33478*/         OPC_MoveChild, 10,
/*33480*/         OPC_RecordNode, // #9 = $da
/*33481*/         OPC_MoveParent,
/*33482*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33527
/*33485*/           OPC_EmitMergeInputChains1_0,
/*33486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33498*/           OPC_EmitInteger, MVT::i1, 0, 
/*33501*/           OPC_EmitInteger, MVT::i1, 0, 
/*33504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33527*/         /*SwitchType*/ 42, MVT::v2f32,// ->33571
/*33529*/           OPC_EmitMergeInputChains1_0,
/*33530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33542*/           OPC_EmitInteger, MVT::i1, 0, 
/*33545*/           OPC_EmitInteger, MVT::i1, 0, 
/*33548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33571*/         /*SwitchType*/ 42, MVT::v4f32,// ->33615
/*33573*/           OPC_EmitMergeInputChains1_0,
/*33574*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33577*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33580*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33583*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33586*/           OPC_EmitInteger, MVT::i1, 0, 
/*33589*/           OPC_EmitInteger, MVT::i1, 0, 
/*33592*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33595*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33615*/         0, // EndSwitchType
/*33616*/       /*Scope*/ 27|128,1/*155*/, /*->33773*/
/*33618*/         OPC_CheckChild2Type, MVT::v4f32,
/*33620*/         OPC_RecordChild3, // #2 = $rsrc
/*33621*/         OPC_CheckChild3Type, MVT::v8i32,
/*33623*/         OPC_RecordChild4, // #3 = $sampler
/*33624*/         OPC_RecordChild5, // #4 = $dmask
/*33625*/         OPC_RecordChild6, // #5 = $unorm
/*33626*/         OPC_RecordChild7, // #6 = $glc
/*33627*/         OPC_MoveChild, 8,
/*33629*/         OPC_RecordNode, // #7 = $slc
/*33630*/         OPC_MoveParent,
/*33631*/         OPC_MoveChild, 9,
/*33633*/         OPC_RecordNode, // #8 = $lwe
/*33634*/         OPC_MoveParent,
/*33635*/         OPC_MoveChild, 10,
/*33637*/         OPC_RecordNode, // #9 = $da
/*33638*/         OPC_MoveParent,
/*33639*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33684
/*33642*/           OPC_EmitMergeInputChains1_0,
/*33643*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33649*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33652*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33655*/           OPC_EmitInteger, MVT::i1, 0, 
/*33658*/           OPC_EmitInteger, MVT::i1, 0, 
/*33661*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33664*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33684*/         /*SwitchType*/ 42, MVT::v2f32,// ->33728
/*33686*/           OPC_EmitMergeInputChains1_0,
/*33687*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33690*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33693*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33696*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33699*/           OPC_EmitInteger, MVT::i1, 0, 
/*33702*/           OPC_EmitInteger, MVT::i1, 0, 
/*33705*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33708*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33711*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33728*/         /*SwitchType*/ 42, MVT::v4f32,// ->33772
/*33730*/           OPC_EmitMergeInputChains1_0,
/*33731*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33734*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33737*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33740*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33743*/           OPC_EmitInteger, MVT::i1, 0, 
/*33746*/           OPC_EmitInteger, MVT::i1, 0, 
/*33749*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33752*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33772*/         0, // EndSwitchType
/*33773*/       /*Scope*/ 27|128,1/*155*/, /*->33930*/
/*33775*/         OPC_CheckChild2Type, MVT::v8f32,
/*33777*/         OPC_RecordChild3, // #2 = $rsrc
/*33778*/         OPC_CheckChild3Type, MVT::v8i32,
/*33780*/         OPC_RecordChild4, // #3 = $sampler
/*33781*/         OPC_RecordChild5, // #4 = $dmask
/*33782*/         OPC_RecordChild6, // #5 = $unorm
/*33783*/         OPC_RecordChild7, // #6 = $glc
/*33784*/         OPC_MoveChild, 8,
/*33786*/         OPC_RecordNode, // #7 = $slc
/*33787*/         OPC_MoveParent,
/*33788*/         OPC_MoveChild, 9,
/*33790*/         OPC_RecordNode, // #8 = $lwe
/*33791*/         OPC_MoveParent,
/*33792*/         OPC_MoveChild, 10,
/*33794*/         OPC_RecordNode, // #9 = $da
/*33795*/         OPC_MoveParent,
/*33796*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33841
/*33799*/           OPC_EmitMergeInputChains1_0,
/*33800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33812*/           OPC_EmitInteger, MVT::i1, 0, 
/*33815*/           OPC_EmitInteger, MVT::i1, 0, 
/*33818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33841*/         /*SwitchType*/ 42, MVT::v2f32,// ->33885
/*33843*/           OPC_EmitMergeInputChains1_0,
/*33844*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33847*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33850*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33853*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33856*/           OPC_EmitInteger, MVT::i1, 0, 
/*33859*/           OPC_EmitInteger, MVT::i1, 0, 
/*33862*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33865*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33885*/         /*SwitchType*/ 42, MVT::v4f32,// ->33929
/*33887*/           OPC_EmitMergeInputChains1_0,
/*33888*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33891*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33894*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33897*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33900*/           OPC_EmitInteger, MVT::i1, 0, 
/*33903*/           OPC_EmitInteger, MVT::i1, 0, 
/*33906*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33909*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33912*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33929*/         0, // EndSwitchType
/*33930*/       /*Scope*/ 27|128,1/*155*/, /*->34087*/
/*33932*/         OPC_CheckChild2Type, MVT::v16f32,
/*33934*/         OPC_RecordChild3, // #2 = $rsrc
/*33935*/         OPC_CheckChild3Type, MVT::v8i32,
/*33937*/         OPC_RecordChild4, // #3 = $sampler
/*33938*/         OPC_RecordChild5, // #4 = $dmask
/*33939*/         OPC_RecordChild6, // #5 = $unorm
/*33940*/         OPC_RecordChild7, // #6 = $glc
/*33941*/         OPC_MoveChild, 8,
/*33943*/         OPC_RecordNode, // #7 = $slc
/*33944*/         OPC_MoveParent,
/*33945*/         OPC_MoveChild, 9,
/*33947*/         OPC_RecordNode, // #8 = $lwe
/*33948*/         OPC_MoveParent,
/*33949*/         OPC_MoveChild, 10,
/*33951*/         OPC_RecordNode, // #9 = $da
/*33952*/         OPC_MoveParent,
/*33953*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33998
/*33956*/           OPC_EmitMergeInputChains1_0,
/*33957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33960*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33963*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33966*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33969*/           OPC_EmitInteger, MVT::i1, 0, 
/*33972*/           OPC_EmitInteger, MVT::i1, 0, 
/*33975*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33978*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33998*/         /*SwitchType*/ 42, MVT::v2f32,// ->34042
/*34000*/           OPC_EmitMergeInputChains1_0,
/*34001*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34004*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34007*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34010*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34013*/           OPC_EmitInteger, MVT::i1, 0, 
/*34016*/           OPC_EmitInteger, MVT::i1, 0, 
/*34019*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34022*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34025*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34042*/         /*SwitchType*/ 42, MVT::v4f32,// ->34086
/*34044*/           OPC_EmitMergeInputChains1_0,
/*34045*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34048*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34051*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34054*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34057*/           OPC_EmitInteger, MVT::i1, 0, 
/*34060*/           OPC_EmitInteger, MVT::i1, 0, 
/*34063*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34066*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34069*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34086*/         0, // EndSwitchType
/*34087*/       0, /*End of Scope*/
/*34088*/     /*Scope*/ 23|128,6/*791*/, /*->34881*/
/*34090*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*34093*/       OPC_RecordChild2, // #1 = $addr
/*34094*/       OPC_Scope, 27|128,1/*155*/, /*->34252*/ // 5 children in Scope
/*34097*/         OPC_CheckChild2Type, MVT::f32,
/*34099*/         OPC_RecordChild3, // #2 = $rsrc
/*34100*/         OPC_CheckChild3Type, MVT::v8i32,
/*34102*/         OPC_RecordChild4, // #3 = $sampler
/*34103*/         OPC_RecordChild5, // #4 = $dmask
/*34104*/         OPC_RecordChild6, // #5 = $unorm
/*34105*/         OPC_RecordChild7, // #6 = $glc
/*34106*/         OPC_MoveChild, 8,
/*34108*/         OPC_RecordNode, // #7 = $slc
/*34109*/         OPC_MoveParent,
/*34110*/         OPC_MoveChild, 9,
/*34112*/         OPC_RecordNode, // #8 = $lwe
/*34113*/         OPC_MoveParent,
/*34114*/         OPC_MoveChild, 10,
/*34116*/         OPC_RecordNode, // #9 = $da
/*34117*/         OPC_MoveParent,
/*34118*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34163
/*34121*/           OPC_EmitMergeInputChains1_0,
/*34122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34134*/           OPC_EmitInteger, MVT::i1, 0, 
/*34137*/           OPC_EmitInteger, MVT::i1, 0, 
/*34140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34163*/         /*SwitchType*/ 42, MVT::v2f32,// ->34207
/*34165*/           OPC_EmitMergeInputChains1_0,
/*34166*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34169*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34172*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34175*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34178*/           OPC_EmitInteger, MVT::i1, 0, 
/*34181*/           OPC_EmitInteger, MVT::i1, 0, 
/*34184*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34187*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34207*/         /*SwitchType*/ 42, MVT::v4f32,// ->34251
/*34209*/           OPC_EmitMergeInputChains1_0,
/*34210*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34213*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34216*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34219*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34222*/           OPC_EmitInteger, MVT::i1, 0, 
/*34225*/           OPC_EmitInteger, MVT::i1, 0, 
/*34228*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34231*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34234*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34251*/         0, // EndSwitchType
/*34252*/       /*Scope*/ 27|128,1/*155*/, /*->34409*/
/*34254*/         OPC_CheckChild2Type, MVT::v2f32,
/*34256*/         OPC_RecordChild3, // #2 = $rsrc
/*34257*/         OPC_CheckChild3Type, MVT::v8i32,
/*34259*/         OPC_RecordChild4, // #3 = $sampler
/*34260*/         OPC_RecordChild5, // #4 = $dmask
/*34261*/         OPC_RecordChild6, // #5 = $unorm
/*34262*/         OPC_RecordChild7, // #6 = $glc
/*34263*/         OPC_MoveChild, 8,
/*34265*/         OPC_RecordNode, // #7 = $slc
/*34266*/         OPC_MoveParent,
/*34267*/         OPC_MoveChild, 9,
/*34269*/         OPC_RecordNode, // #8 = $lwe
/*34270*/         OPC_MoveParent,
/*34271*/         OPC_MoveChild, 10,
/*34273*/         OPC_RecordNode, // #9 = $da
/*34274*/         OPC_MoveParent,
/*34275*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34320
/*34278*/           OPC_EmitMergeInputChains1_0,
/*34279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34291*/           OPC_EmitInteger, MVT::i1, 0, 
/*34294*/           OPC_EmitInteger, MVT::i1, 0, 
/*34297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34320*/         /*SwitchType*/ 42, MVT::v2f32,// ->34364
/*34322*/           OPC_EmitMergeInputChains1_0,
/*34323*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34326*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34329*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34332*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34335*/           OPC_EmitInteger, MVT::i1, 0, 
/*34338*/           OPC_EmitInteger, MVT::i1, 0, 
/*34341*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34344*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34364*/         /*SwitchType*/ 42, MVT::v4f32,// ->34408
/*34366*/           OPC_EmitMergeInputChains1_0,
/*34367*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34370*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34373*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34376*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34379*/           OPC_EmitInteger, MVT::i1, 0, 
/*34382*/           OPC_EmitInteger, MVT::i1, 0, 
/*34385*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34388*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34391*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34408*/         0, // EndSwitchType
/*34409*/       /*Scope*/ 27|128,1/*155*/, /*->34566*/
/*34411*/         OPC_CheckChild2Type, MVT::v4f32,
/*34413*/         OPC_RecordChild3, // #2 = $rsrc
/*34414*/         OPC_CheckChild3Type, MVT::v8i32,
/*34416*/         OPC_RecordChild4, // #3 = $sampler
/*34417*/         OPC_RecordChild5, // #4 = $dmask
/*34418*/         OPC_RecordChild6, // #5 = $unorm
/*34419*/         OPC_RecordChild7, // #6 = $glc
/*34420*/         OPC_MoveChild, 8,
/*34422*/         OPC_RecordNode, // #7 = $slc
/*34423*/         OPC_MoveParent,
/*34424*/         OPC_MoveChild, 9,
/*34426*/         OPC_RecordNode, // #8 = $lwe
/*34427*/         OPC_MoveParent,
/*34428*/         OPC_MoveChild, 10,
/*34430*/         OPC_RecordNode, // #9 = $da
/*34431*/         OPC_MoveParent,
/*34432*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34477
/*34435*/           OPC_EmitMergeInputChains1_0,
/*34436*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34439*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34442*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34445*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34448*/           OPC_EmitInteger, MVT::i1, 0, 
/*34451*/           OPC_EmitInteger, MVT::i1, 0, 
/*34454*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34457*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34477*/         /*SwitchType*/ 42, MVT::v2f32,// ->34521
/*34479*/           OPC_EmitMergeInputChains1_0,
/*34480*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34483*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34486*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34489*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34492*/           OPC_EmitInteger, MVT::i1, 0, 
/*34495*/           OPC_EmitInteger, MVT::i1, 0, 
/*34498*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34501*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34521*/         /*SwitchType*/ 42, MVT::v4f32,// ->34565
/*34523*/           OPC_EmitMergeInputChains1_0,
/*34524*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34527*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34530*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34533*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34536*/           OPC_EmitInteger, MVT::i1, 0, 
/*34539*/           OPC_EmitInteger, MVT::i1, 0, 
/*34542*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34545*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34548*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34565*/         0, // EndSwitchType
/*34566*/       /*Scope*/ 27|128,1/*155*/, /*->34723*/
/*34568*/         OPC_CheckChild2Type, MVT::v8f32,
/*34570*/         OPC_RecordChild3, // #2 = $rsrc
/*34571*/         OPC_CheckChild3Type, MVT::v8i32,
/*34573*/         OPC_RecordChild4, // #3 = $sampler
/*34574*/         OPC_RecordChild5, // #4 = $dmask
/*34575*/         OPC_RecordChild6, // #5 = $unorm
/*34576*/         OPC_RecordChild7, // #6 = $glc
/*34577*/         OPC_MoveChild, 8,
/*34579*/         OPC_RecordNode, // #7 = $slc
/*34580*/         OPC_MoveParent,
/*34581*/         OPC_MoveChild, 9,
/*34583*/         OPC_RecordNode, // #8 = $lwe
/*34584*/         OPC_MoveParent,
/*34585*/         OPC_MoveChild, 10,
/*34587*/         OPC_RecordNode, // #9 = $da
/*34588*/         OPC_MoveParent,
/*34589*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34634
/*34592*/           OPC_EmitMergeInputChains1_0,
/*34593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34605*/           OPC_EmitInteger, MVT::i1, 0, 
/*34608*/           OPC_EmitInteger, MVT::i1, 0, 
/*34611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34634*/         /*SwitchType*/ 42, MVT::v2f32,// ->34678
/*34636*/           OPC_EmitMergeInputChains1_0,
/*34637*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34640*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34643*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34646*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34649*/           OPC_EmitInteger, MVT::i1, 0, 
/*34652*/           OPC_EmitInteger, MVT::i1, 0, 
/*34655*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34658*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34678*/         /*SwitchType*/ 42, MVT::v4f32,// ->34722
/*34680*/           OPC_EmitMergeInputChains1_0,
/*34681*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34684*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34687*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34690*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34693*/           OPC_EmitInteger, MVT::i1, 0, 
/*34696*/           OPC_EmitInteger, MVT::i1, 0, 
/*34699*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34702*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34705*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34722*/         0, // EndSwitchType
/*34723*/       /*Scope*/ 27|128,1/*155*/, /*->34880*/
/*34725*/         OPC_CheckChild2Type, MVT::v16f32,
/*34727*/         OPC_RecordChild3, // #2 = $rsrc
/*34728*/         OPC_CheckChild3Type, MVT::v8i32,
/*34730*/         OPC_RecordChild4, // #3 = $sampler
/*34731*/         OPC_RecordChild5, // #4 = $dmask
/*34732*/         OPC_RecordChild6, // #5 = $unorm
/*34733*/         OPC_RecordChild7, // #6 = $glc
/*34734*/         OPC_MoveChild, 8,
/*34736*/         OPC_RecordNode, // #7 = $slc
/*34737*/         OPC_MoveParent,
/*34738*/         OPC_MoveChild, 9,
/*34740*/         OPC_RecordNode, // #8 = $lwe
/*34741*/         OPC_MoveParent,
/*34742*/         OPC_MoveChild, 10,
/*34744*/         OPC_RecordNode, // #9 = $da
/*34745*/         OPC_MoveParent,
/*34746*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34791
/*34749*/           OPC_EmitMergeInputChains1_0,
/*34750*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34759*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34762*/           OPC_EmitInteger, MVT::i1, 0, 
/*34765*/           OPC_EmitInteger, MVT::i1, 0, 
/*34768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34771*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34791*/         /*SwitchType*/ 42, MVT::v2f32,// ->34835
/*34793*/           OPC_EmitMergeInputChains1_0,
/*34794*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34797*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34800*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34803*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34806*/           OPC_EmitInteger, MVT::i1, 0, 
/*34809*/           OPC_EmitInteger, MVT::i1, 0, 
/*34812*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34815*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34818*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34835*/         /*SwitchType*/ 42, MVT::v4f32,// ->34879
/*34837*/           OPC_EmitMergeInputChains1_0,
/*34838*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34841*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34844*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34847*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34850*/           OPC_EmitInteger, MVT::i1, 0, 
/*34853*/           OPC_EmitInteger, MVT::i1, 0, 
/*34856*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34859*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34862*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34879*/         0, // EndSwitchType
/*34880*/       0, /*End of Scope*/
/*34881*/     /*Scope*/ 23|128,6/*791*/, /*->35674*/
/*34883*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*34886*/       OPC_RecordChild2, // #1 = $addr
/*34887*/       OPC_Scope, 27|128,1/*155*/, /*->35045*/ // 5 children in Scope
/*34890*/         OPC_CheckChild2Type, MVT::f32,
/*34892*/         OPC_RecordChild3, // #2 = $rsrc
/*34893*/         OPC_CheckChild3Type, MVT::v8i32,
/*34895*/         OPC_RecordChild4, // #3 = $sampler
/*34896*/         OPC_RecordChild5, // #4 = $dmask
/*34897*/         OPC_RecordChild6, // #5 = $unorm
/*34898*/         OPC_RecordChild7, // #6 = $glc
/*34899*/         OPC_MoveChild, 8,
/*34901*/         OPC_RecordNode, // #7 = $slc
/*34902*/         OPC_MoveParent,
/*34903*/         OPC_MoveChild, 9,
/*34905*/         OPC_RecordNode, // #8 = $lwe
/*34906*/         OPC_MoveParent,
/*34907*/         OPC_MoveChild, 10,
/*34909*/         OPC_RecordNode, // #9 = $da
/*34910*/         OPC_MoveParent,
/*34911*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34956
/*34914*/           OPC_EmitMergeInputChains1_0,
/*34915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34927*/           OPC_EmitInteger, MVT::i1, 0, 
/*34930*/           OPC_EmitInteger, MVT::i1, 0, 
/*34933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34956*/         /*SwitchType*/ 42, MVT::v2f32,// ->35000
/*34958*/           OPC_EmitMergeInputChains1_0,
/*34959*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34968*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34971*/           OPC_EmitInteger, MVT::i1, 0, 
/*34974*/           OPC_EmitInteger, MVT::i1, 0, 
/*34977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34980*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34983*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35000*/         /*SwitchType*/ 42, MVT::v4f32,// ->35044
/*35002*/           OPC_EmitMergeInputChains1_0,
/*35003*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35006*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35009*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35012*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35015*/           OPC_EmitInteger, MVT::i1, 0, 
/*35018*/           OPC_EmitInteger, MVT::i1, 0, 
/*35021*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35024*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35027*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35044*/         0, // EndSwitchType
/*35045*/       /*Scope*/ 27|128,1/*155*/, /*->35202*/
/*35047*/         OPC_CheckChild2Type, MVT::v2f32,
/*35049*/         OPC_RecordChild3, // #2 = $rsrc
/*35050*/         OPC_CheckChild3Type, MVT::v8i32,
/*35052*/         OPC_RecordChild4, // #3 = $sampler
/*35053*/         OPC_RecordChild5, // #4 = $dmask
/*35054*/         OPC_RecordChild6, // #5 = $unorm
/*35055*/         OPC_RecordChild7, // #6 = $glc
/*35056*/         OPC_MoveChild, 8,
/*35058*/         OPC_RecordNode, // #7 = $slc
/*35059*/         OPC_MoveParent,
/*35060*/         OPC_MoveChild, 9,
/*35062*/         OPC_RecordNode, // #8 = $lwe
/*35063*/         OPC_MoveParent,
/*35064*/         OPC_MoveChild, 10,
/*35066*/         OPC_RecordNode, // #9 = $da
/*35067*/         OPC_MoveParent,
/*35068*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35113
/*35071*/           OPC_EmitMergeInputChains1_0,
/*35072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35084*/           OPC_EmitInteger, MVT::i1, 0, 
/*35087*/           OPC_EmitInteger, MVT::i1, 0, 
/*35090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35113*/         /*SwitchType*/ 42, MVT::v2f32,// ->35157
/*35115*/           OPC_EmitMergeInputChains1_0,
/*35116*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35119*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35128*/           OPC_EmitInteger, MVT::i1, 0, 
/*35131*/           OPC_EmitInteger, MVT::i1, 0, 
/*35134*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35137*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35157*/         /*SwitchType*/ 42, MVT::v4f32,// ->35201
/*35159*/           OPC_EmitMergeInputChains1_0,
/*35160*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35163*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35166*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35169*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35172*/           OPC_EmitInteger, MVT::i1, 0, 
/*35175*/           OPC_EmitInteger, MVT::i1, 0, 
/*35178*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35181*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35184*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35201*/         0, // EndSwitchType
/*35202*/       /*Scope*/ 27|128,1/*155*/, /*->35359*/
/*35204*/         OPC_CheckChild2Type, MVT::v4f32,
/*35206*/         OPC_RecordChild3, // #2 = $rsrc
/*35207*/         OPC_CheckChild3Type, MVT::v8i32,
/*35209*/         OPC_RecordChild4, // #3 = $sampler
/*35210*/         OPC_RecordChild5, // #4 = $dmask
/*35211*/         OPC_RecordChild6, // #5 = $unorm
/*35212*/         OPC_RecordChild7, // #6 = $glc
/*35213*/         OPC_MoveChild, 8,
/*35215*/         OPC_RecordNode, // #7 = $slc
/*35216*/         OPC_MoveParent,
/*35217*/         OPC_MoveChild, 9,
/*35219*/         OPC_RecordNode, // #8 = $lwe
/*35220*/         OPC_MoveParent,
/*35221*/         OPC_MoveChild, 10,
/*35223*/         OPC_RecordNode, // #9 = $da
/*35224*/         OPC_MoveParent,
/*35225*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35270
/*35228*/           OPC_EmitMergeInputChains1_0,
/*35229*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35232*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35235*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35238*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35241*/           OPC_EmitInteger, MVT::i1, 0, 
/*35244*/           OPC_EmitInteger, MVT::i1, 0, 
/*35247*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35250*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35270*/         /*SwitchType*/ 42, MVT::v2f32,// ->35314
/*35272*/           OPC_EmitMergeInputChains1_0,
/*35273*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35276*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35279*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35282*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35285*/           OPC_EmitInteger, MVT::i1, 0, 
/*35288*/           OPC_EmitInteger, MVT::i1, 0, 
/*35291*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35294*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35297*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35314*/         /*SwitchType*/ 42, MVT::v4f32,// ->35358
/*35316*/           OPC_EmitMergeInputChains1_0,
/*35317*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35320*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35323*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35326*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35329*/           OPC_EmitInteger, MVT::i1, 0, 
/*35332*/           OPC_EmitInteger, MVT::i1, 0, 
/*35335*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35338*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35358*/         0, // EndSwitchType
/*35359*/       /*Scope*/ 27|128,1/*155*/, /*->35516*/
/*35361*/         OPC_CheckChild2Type, MVT::v8f32,
/*35363*/         OPC_RecordChild3, // #2 = $rsrc
/*35364*/         OPC_CheckChild3Type, MVT::v8i32,
/*35366*/         OPC_RecordChild4, // #3 = $sampler
/*35367*/         OPC_RecordChild5, // #4 = $dmask
/*35368*/         OPC_RecordChild6, // #5 = $unorm
/*35369*/         OPC_RecordChild7, // #6 = $glc
/*35370*/         OPC_MoveChild, 8,
/*35372*/         OPC_RecordNode, // #7 = $slc
/*35373*/         OPC_MoveParent,
/*35374*/         OPC_MoveChild, 9,
/*35376*/         OPC_RecordNode, // #8 = $lwe
/*35377*/         OPC_MoveParent,
/*35378*/         OPC_MoveChild, 10,
/*35380*/         OPC_RecordNode, // #9 = $da
/*35381*/         OPC_MoveParent,
/*35382*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35427
/*35385*/           OPC_EmitMergeInputChains1_0,
/*35386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35398*/           OPC_EmitInteger, MVT::i1, 0, 
/*35401*/           OPC_EmitInteger, MVT::i1, 0, 
/*35404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35427*/         /*SwitchType*/ 42, MVT::v2f32,// ->35471
/*35429*/           OPC_EmitMergeInputChains1_0,
/*35430*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35433*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35436*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35439*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35442*/           OPC_EmitInteger, MVT::i1, 0, 
/*35445*/           OPC_EmitInteger, MVT::i1, 0, 
/*35448*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35451*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35471*/         /*SwitchType*/ 42, MVT::v4f32,// ->35515
/*35473*/           OPC_EmitMergeInputChains1_0,
/*35474*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35477*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35480*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35483*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35486*/           OPC_EmitInteger, MVT::i1, 0, 
/*35489*/           OPC_EmitInteger, MVT::i1, 0, 
/*35492*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35495*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35498*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35515*/         0, // EndSwitchType
/*35516*/       /*Scope*/ 27|128,1/*155*/, /*->35673*/
/*35518*/         OPC_CheckChild2Type, MVT::v16f32,
/*35520*/         OPC_RecordChild3, // #2 = $rsrc
/*35521*/         OPC_CheckChild3Type, MVT::v8i32,
/*35523*/         OPC_RecordChild4, // #3 = $sampler
/*35524*/         OPC_RecordChild5, // #4 = $dmask
/*35525*/         OPC_RecordChild6, // #5 = $unorm
/*35526*/         OPC_RecordChild7, // #6 = $glc
/*35527*/         OPC_MoveChild, 8,
/*35529*/         OPC_RecordNode, // #7 = $slc
/*35530*/         OPC_MoveParent,
/*35531*/         OPC_MoveChild, 9,
/*35533*/         OPC_RecordNode, // #8 = $lwe
/*35534*/         OPC_MoveParent,
/*35535*/         OPC_MoveChild, 10,
/*35537*/         OPC_RecordNode, // #9 = $da
/*35538*/         OPC_MoveParent,
/*35539*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35584
/*35542*/           OPC_EmitMergeInputChains1_0,
/*35543*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35546*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35549*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35552*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35555*/           OPC_EmitInteger, MVT::i1, 0, 
/*35558*/           OPC_EmitInteger, MVT::i1, 0, 
/*35561*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35564*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35584*/         /*SwitchType*/ 42, MVT::v2f32,// ->35628
/*35586*/           OPC_EmitMergeInputChains1_0,
/*35587*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35590*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35593*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35596*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35599*/           OPC_EmitInteger, MVT::i1, 0, 
/*35602*/           OPC_EmitInteger, MVT::i1, 0, 
/*35605*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35608*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35611*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35628*/         /*SwitchType*/ 42, MVT::v4f32,// ->35672
/*35630*/           OPC_EmitMergeInputChains1_0,
/*35631*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35634*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35637*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35640*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35643*/           OPC_EmitInteger, MVT::i1, 0, 
/*35646*/           OPC_EmitInteger, MVT::i1, 0, 
/*35649*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35652*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35655*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35672*/         0, // EndSwitchType
/*35673*/       0, /*End of Scope*/
/*35674*/     /*Scope*/ 23|128,6/*791*/, /*->36467*/
/*35676*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*35679*/       OPC_RecordChild2, // #1 = $addr
/*35680*/       OPC_Scope, 27|128,1/*155*/, /*->35838*/ // 5 children in Scope
/*35683*/         OPC_CheckChild2Type, MVT::f32,
/*35685*/         OPC_RecordChild3, // #2 = $rsrc
/*35686*/         OPC_CheckChild3Type, MVT::v8i32,
/*35688*/         OPC_RecordChild4, // #3 = $sampler
/*35689*/         OPC_RecordChild5, // #4 = $dmask
/*35690*/         OPC_RecordChild6, // #5 = $unorm
/*35691*/         OPC_RecordChild7, // #6 = $glc
/*35692*/         OPC_MoveChild, 8,
/*35694*/         OPC_RecordNode, // #7 = $slc
/*35695*/         OPC_MoveParent,
/*35696*/         OPC_MoveChild, 9,
/*35698*/         OPC_RecordNode, // #8 = $lwe
/*35699*/         OPC_MoveParent,
/*35700*/         OPC_MoveChild, 10,
/*35702*/         OPC_RecordNode, // #9 = $da
/*35703*/         OPC_MoveParent,
/*35704*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35749
/*35707*/           OPC_EmitMergeInputChains1_0,
/*35708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35720*/           OPC_EmitInteger, MVT::i1, 0, 
/*35723*/           OPC_EmitInteger, MVT::i1, 0, 
/*35726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35749*/         /*SwitchType*/ 42, MVT::v2f32,// ->35793
/*35751*/           OPC_EmitMergeInputChains1_0,
/*35752*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35755*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35764*/           OPC_EmitInteger, MVT::i1, 0, 
/*35767*/           OPC_EmitInteger, MVT::i1, 0, 
/*35770*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35773*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35793*/         /*SwitchType*/ 42, MVT::v4f32,// ->35837
/*35795*/           OPC_EmitMergeInputChains1_0,
/*35796*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35799*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35802*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35805*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35808*/           OPC_EmitInteger, MVT::i1, 0, 
/*35811*/           OPC_EmitInteger, MVT::i1, 0, 
/*35814*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35817*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35820*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35837*/         0, // EndSwitchType
/*35838*/       /*Scope*/ 27|128,1/*155*/, /*->35995*/
/*35840*/         OPC_CheckChild2Type, MVT::v2f32,
/*35842*/         OPC_RecordChild3, // #2 = $rsrc
/*35843*/         OPC_CheckChild3Type, MVT::v8i32,
/*35845*/         OPC_RecordChild4, // #3 = $sampler
/*35846*/         OPC_RecordChild5, // #4 = $dmask
/*35847*/         OPC_RecordChild6, // #5 = $unorm
/*35848*/         OPC_RecordChild7, // #6 = $glc
/*35849*/         OPC_MoveChild, 8,
/*35851*/         OPC_RecordNode, // #7 = $slc
/*35852*/         OPC_MoveParent,
/*35853*/         OPC_MoveChild, 9,
/*35855*/         OPC_RecordNode, // #8 = $lwe
/*35856*/         OPC_MoveParent,
/*35857*/         OPC_MoveChild, 10,
/*35859*/         OPC_RecordNode, // #9 = $da
/*35860*/         OPC_MoveParent,
/*35861*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35906
/*35864*/           OPC_EmitMergeInputChains1_0,
/*35865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35877*/           OPC_EmitInteger, MVT::i1, 0, 
/*35880*/           OPC_EmitInteger, MVT::i1, 0, 
/*35883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35906*/         /*SwitchType*/ 42, MVT::v2f32,// ->35950
/*35908*/           OPC_EmitMergeInputChains1_0,
/*35909*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35912*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35915*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35918*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35921*/           OPC_EmitInteger, MVT::i1, 0, 
/*35924*/           OPC_EmitInteger, MVT::i1, 0, 
/*35927*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35930*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35950*/         /*SwitchType*/ 42, MVT::v4f32,// ->35994
/*35952*/           OPC_EmitMergeInputChains1_0,
/*35953*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35956*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35959*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35962*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35965*/           OPC_EmitInteger, MVT::i1, 0, 
/*35968*/           OPC_EmitInteger, MVT::i1, 0, 
/*35971*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35974*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35977*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35994*/         0, // EndSwitchType
/*35995*/       /*Scope*/ 27|128,1/*155*/, /*->36152*/
/*35997*/         OPC_CheckChild2Type, MVT::v4f32,
/*35999*/         OPC_RecordChild3, // #2 = $rsrc
/*36000*/         OPC_CheckChild3Type, MVT::v8i32,
/*36002*/         OPC_RecordChild4, // #3 = $sampler
/*36003*/         OPC_RecordChild5, // #4 = $dmask
/*36004*/         OPC_RecordChild6, // #5 = $unorm
/*36005*/         OPC_RecordChild7, // #6 = $glc
/*36006*/         OPC_MoveChild, 8,
/*36008*/         OPC_RecordNode, // #7 = $slc
/*36009*/         OPC_MoveParent,
/*36010*/         OPC_MoveChild, 9,
/*36012*/         OPC_RecordNode, // #8 = $lwe
/*36013*/         OPC_MoveParent,
/*36014*/         OPC_MoveChild, 10,
/*36016*/         OPC_RecordNode, // #9 = $da
/*36017*/         OPC_MoveParent,
/*36018*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36063
/*36021*/           OPC_EmitMergeInputChains1_0,
/*36022*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36025*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36028*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36031*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36034*/           OPC_EmitInteger, MVT::i1, 0, 
/*36037*/           OPC_EmitInteger, MVT::i1, 0, 
/*36040*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36043*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36046*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36063*/         /*SwitchType*/ 42, MVT::v2f32,// ->36107
/*36065*/           OPC_EmitMergeInputChains1_0,
/*36066*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36069*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36072*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36075*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36078*/           OPC_EmitInteger, MVT::i1, 0, 
/*36081*/           OPC_EmitInteger, MVT::i1, 0, 
/*36084*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36087*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36107*/         /*SwitchType*/ 42, MVT::v4f32,// ->36151
/*36109*/           OPC_EmitMergeInputChains1_0,
/*36110*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36113*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36116*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36119*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36122*/           OPC_EmitInteger, MVT::i1, 0, 
/*36125*/           OPC_EmitInteger, MVT::i1, 0, 
/*36128*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36131*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36134*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36151*/         0, // EndSwitchType
/*36152*/       /*Scope*/ 27|128,1/*155*/, /*->36309*/
/*36154*/         OPC_CheckChild2Type, MVT::v8f32,
/*36156*/         OPC_RecordChild3, // #2 = $rsrc
/*36157*/         OPC_CheckChild3Type, MVT::v8i32,
/*36159*/         OPC_RecordChild4, // #3 = $sampler
/*36160*/         OPC_RecordChild5, // #4 = $dmask
/*36161*/         OPC_RecordChild6, // #5 = $unorm
/*36162*/         OPC_RecordChild7, // #6 = $glc
/*36163*/         OPC_MoveChild, 8,
/*36165*/         OPC_RecordNode, // #7 = $slc
/*36166*/         OPC_MoveParent,
/*36167*/         OPC_MoveChild, 9,
/*36169*/         OPC_RecordNode, // #8 = $lwe
/*36170*/         OPC_MoveParent,
/*36171*/         OPC_MoveChild, 10,
/*36173*/         OPC_RecordNode, // #9 = $da
/*36174*/         OPC_MoveParent,
/*36175*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36220
/*36178*/           OPC_EmitMergeInputChains1_0,
/*36179*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36182*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36185*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36188*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36191*/           OPC_EmitInteger, MVT::i1, 0, 
/*36194*/           OPC_EmitInteger, MVT::i1, 0, 
/*36197*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36200*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36220*/         /*SwitchType*/ 42, MVT::v2f32,// ->36264
/*36222*/           OPC_EmitMergeInputChains1_0,
/*36223*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36226*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36229*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36232*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36235*/           OPC_EmitInteger, MVT::i1, 0, 
/*36238*/           OPC_EmitInteger, MVT::i1, 0, 
/*36241*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36244*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36247*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36264*/         /*SwitchType*/ 42, MVT::v4f32,// ->36308
/*36266*/           OPC_EmitMergeInputChains1_0,
/*36267*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36270*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36273*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36276*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36279*/           OPC_EmitInteger, MVT::i1, 0, 
/*36282*/           OPC_EmitInteger, MVT::i1, 0, 
/*36285*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36288*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36291*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36308*/         0, // EndSwitchType
/*36309*/       /*Scope*/ 27|128,1/*155*/, /*->36466*/
/*36311*/         OPC_CheckChild2Type, MVT::v16f32,
/*36313*/         OPC_RecordChild3, // #2 = $rsrc
/*36314*/         OPC_CheckChild3Type, MVT::v8i32,
/*36316*/         OPC_RecordChild4, // #3 = $sampler
/*36317*/         OPC_RecordChild5, // #4 = $dmask
/*36318*/         OPC_RecordChild6, // #5 = $unorm
/*36319*/         OPC_RecordChild7, // #6 = $glc
/*36320*/         OPC_MoveChild, 8,
/*36322*/         OPC_RecordNode, // #7 = $slc
/*36323*/         OPC_MoveParent,
/*36324*/         OPC_MoveChild, 9,
/*36326*/         OPC_RecordNode, // #8 = $lwe
/*36327*/         OPC_MoveParent,
/*36328*/         OPC_MoveChild, 10,
/*36330*/         OPC_RecordNode, // #9 = $da
/*36331*/         OPC_MoveParent,
/*36332*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36377
/*36335*/           OPC_EmitMergeInputChains1_0,
/*36336*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36339*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36342*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36348*/           OPC_EmitInteger, MVT::i1, 0, 
/*36351*/           OPC_EmitInteger, MVT::i1, 0, 
/*36354*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36357*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36377*/         /*SwitchType*/ 42, MVT::v2f32,// ->36421
/*36379*/           OPC_EmitMergeInputChains1_0,
/*36380*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36383*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36386*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36389*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36392*/           OPC_EmitInteger, MVT::i1, 0, 
/*36395*/           OPC_EmitInteger, MVT::i1, 0, 
/*36398*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36401*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36421*/         /*SwitchType*/ 42, MVT::v4f32,// ->36465
/*36423*/           OPC_EmitMergeInputChains1_0,
/*36424*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36427*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36430*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36433*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36436*/           OPC_EmitInteger, MVT::i1, 0, 
/*36439*/           OPC_EmitInteger, MVT::i1, 0, 
/*36442*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36445*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36448*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36465*/         0, // EndSwitchType
/*36466*/       0, /*End of Scope*/
/*36467*/     /*Scope*/ 23|128,6/*791*/, /*->37260*/
/*36469*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*36472*/       OPC_RecordChild2, // #1 = $addr
/*36473*/       OPC_Scope, 27|128,1/*155*/, /*->36631*/ // 5 children in Scope
/*36476*/         OPC_CheckChild2Type, MVT::f32,
/*36478*/         OPC_RecordChild3, // #2 = $rsrc
/*36479*/         OPC_CheckChild3Type, MVT::v8i32,
/*36481*/         OPC_RecordChild4, // #3 = $sampler
/*36482*/         OPC_RecordChild5, // #4 = $dmask
/*36483*/         OPC_RecordChild6, // #5 = $unorm
/*36484*/         OPC_RecordChild7, // #6 = $glc
/*36485*/         OPC_MoveChild, 8,
/*36487*/         OPC_RecordNode, // #7 = $slc
/*36488*/         OPC_MoveParent,
/*36489*/         OPC_MoveChild, 9,
/*36491*/         OPC_RecordNode, // #8 = $lwe
/*36492*/         OPC_MoveParent,
/*36493*/         OPC_MoveChild, 10,
/*36495*/         OPC_RecordNode, // #9 = $da
/*36496*/         OPC_MoveParent,
/*36497*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36542
/*36500*/           OPC_EmitMergeInputChains1_0,
/*36501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36513*/           OPC_EmitInteger, MVT::i1, 0, 
/*36516*/           OPC_EmitInteger, MVT::i1, 0, 
/*36519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36542*/         /*SwitchType*/ 42, MVT::v2f32,// ->36586
/*36544*/           OPC_EmitMergeInputChains1_0,
/*36545*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36548*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36551*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36554*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36557*/           OPC_EmitInteger, MVT::i1, 0, 
/*36560*/           OPC_EmitInteger, MVT::i1, 0, 
/*36563*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36566*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36569*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36586*/         /*SwitchType*/ 42, MVT::v4f32,// ->36630
/*36588*/           OPC_EmitMergeInputChains1_0,
/*36589*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36592*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36598*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36601*/           OPC_EmitInteger, MVT::i1, 0, 
/*36604*/           OPC_EmitInteger, MVT::i1, 0, 
/*36607*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36610*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36613*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36630*/         0, // EndSwitchType
/*36631*/       /*Scope*/ 27|128,1/*155*/, /*->36788*/
/*36633*/         OPC_CheckChild2Type, MVT::v2f32,
/*36635*/         OPC_RecordChild3, // #2 = $rsrc
/*36636*/         OPC_CheckChild3Type, MVT::v8i32,
/*36638*/         OPC_RecordChild4, // #3 = $sampler
/*36639*/         OPC_RecordChild5, // #4 = $dmask
/*36640*/         OPC_RecordChild6, // #5 = $unorm
/*36641*/         OPC_RecordChild7, // #6 = $glc
/*36642*/         OPC_MoveChild, 8,
/*36644*/         OPC_RecordNode, // #7 = $slc
/*36645*/         OPC_MoveParent,
/*36646*/         OPC_MoveChild, 9,
/*36648*/         OPC_RecordNode, // #8 = $lwe
/*36649*/         OPC_MoveParent,
/*36650*/         OPC_MoveChild, 10,
/*36652*/         OPC_RecordNode, // #9 = $da
/*36653*/         OPC_MoveParent,
/*36654*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36699
/*36657*/           OPC_EmitMergeInputChains1_0,
/*36658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36670*/           OPC_EmitInteger, MVT::i1, 0, 
/*36673*/           OPC_EmitInteger, MVT::i1, 0, 
/*36676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36699*/         /*SwitchType*/ 42, MVT::v2f32,// ->36743
/*36701*/           OPC_EmitMergeInputChains1_0,
/*36702*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36705*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36708*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36711*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36714*/           OPC_EmitInteger, MVT::i1, 0, 
/*36717*/           OPC_EmitInteger, MVT::i1, 0, 
/*36720*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36723*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36726*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36743*/         /*SwitchType*/ 42, MVT::v4f32,// ->36787
/*36745*/           OPC_EmitMergeInputChains1_0,
/*36746*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36749*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36752*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36755*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36758*/           OPC_EmitInteger, MVT::i1, 0, 
/*36761*/           OPC_EmitInteger, MVT::i1, 0, 
/*36764*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36767*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36770*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36787*/         0, // EndSwitchType
/*36788*/       /*Scope*/ 27|128,1/*155*/, /*->36945*/
/*36790*/         OPC_CheckChild2Type, MVT::v4f32,
/*36792*/         OPC_RecordChild3, // #2 = $rsrc
/*36793*/         OPC_CheckChild3Type, MVT::v8i32,
/*36795*/         OPC_RecordChild4, // #3 = $sampler
/*36796*/         OPC_RecordChild5, // #4 = $dmask
/*36797*/         OPC_RecordChild6, // #5 = $unorm
/*36798*/         OPC_RecordChild7, // #6 = $glc
/*36799*/         OPC_MoveChild, 8,
/*36801*/         OPC_RecordNode, // #7 = $slc
/*36802*/         OPC_MoveParent,
/*36803*/         OPC_MoveChild, 9,
/*36805*/         OPC_RecordNode, // #8 = $lwe
/*36806*/         OPC_MoveParent,
/*36807*/         OPC_MoveChild, 10,
/*36809*/         OPC_RecordNode, // #9 = $da
/*36810*/         OPC_MoveParent,
/*36811*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36856
/*36814*/           OPC_EmitMergeInputChains1_0,
/*36815*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36818*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36821*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36824*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36827*/           OPC_EmitInteger, MVT::i1, 0, 
/*36830*/           OPC_EmitInteger, MVT::i1, 0, 
/*36833*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36836*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36839*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36856*/         /*SwitchType*/ 42, MVT::v2f32,// ->36900
/*36858*/           OPC_EmitMergeInputChains1_0,
/*36859*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36862*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36865*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36868*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36871*/           OPC_EmitInteger, MVT::i1, 0, 
/*36874*/           OPC_EmitInteger, MVT::i1, 0, 
/*36877*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36880*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36883*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36900*/         /*SwitchType*/ 42, MVT::v4f32,// ->36944
/*36902*/           OPC_EmitMergeInputChains1_0,
/*36903*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36906*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36909*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36912*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36915*/           OPC_EmitInteger, MVT::i1, 0, 
/*36918*/           OPC_EmitInteger, MVT::i1, 0, 
/*36921*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36924*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36927*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36944*/         0, // EndSwitchType
/*36945*/       /*Scope*/ 27|128,1/*155*/, /*->37102*/
/*36947*/         OPC_CheckChild2Type, MVT::v8f32,
/*36949*/         OPC_RecordChild3, // #2 = $rsrc
/*36950*/         OPC_CheckChild3Type, MVT::v8i32,
/*36952*/         OPC_RecordChild4, // #3 = $sampler
/*36953*/         OPC_RecordChild5, // #4 = $dmask
/*36954*/         OPC_RecordChild6, // #5 = $unorm
/*36955*/         OPC_RecordChild7, // #6 = $glc
/*36956*/         OPC_MoveChild, 8,
/*36958*/         OPC_RecordNode, // #7 = $slc
/*36959*/         OPC_MoveParent,
/*36960*/         OPC_MoveChild, 9,
/*36962*/         OPC_RecordNode, // #8 = $lwe
/*36963*/         OPC_MoveParent,
/*36964*/         OPC_MoveChild, 10,
/*36966*/         OPC_RecordNode, // #9 = $da
/*36967*/         OPC_MoveParent,
/*36968*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37013
/*36971*/           OPC_EmitMergeInputChains1_0,
/*36972*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36975*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36978*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36981*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36984*/           OPC_EmitInteger, MVT::i1, 0, 
/*36987*/           OPC_EmitInteger, MVT::i1, 0, 
/*36990*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36993*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36996*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37013*/         /*SwitchType*/ 42, MVT::v2f32,// ->37057
/*37015*/           OPC_EmitMergeInputChains1_0,
/*37016*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37019*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37022*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37025*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37028*/           OPC_EmitInteger, MVT::i1, 0, 
/*37031*/           OPC_EmitInteger, MVT::i1, 0, 
/*37034*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37037*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37057*/         /*SwitchType*/ 42, MVT::v4f32,// ->37101
/*37059*/           OPC_EmitMergeInputChains1_0,
/*37060*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37063*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37066*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37069*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37072*/           OPC_EmitInteger, MVT::i1, 0, 
/*37075*/           OPC_EmitInteger, MVT::i1, 0, 
/*37078*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37081*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37084*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37101*/         0, // EndSwitchType
/*37102*/       /*Scope*/ 27|128,1/*155*/, /*->37259*/
/*37104*/         OPC_CheckChild2Type, MVT::v16f32,
/*37106*/         OPC_RecordChild3, // #2 = $rsrc
/*37107*/         OPC_CheckChild3Type, MVT::v8i32,
/*37109*/         OPC_RecordChild4, // #3 = $sampler
/*37110*/         OPC_RecordChild5, // #4 = $dmask
/*37111*/         OPC_RecordChild6, // #5 = $unorm
/*37112*/         OPC_RecordChild7, // #6 = $glc
/*37113*/         OPC_MoveChild, 8,
/*37115*/         OPC_RecordNode, // #7 = $slc
/*37116*/         OPC_MoveParent,
/*37117*/         OPC_MoveChild, 9,
/*37119*/         OPC_RecordNode, // #8 = $lwe
/*37120*/         OPC_MoveParent,
/*37121*/         OPC_MoveChild, 10,
/*37123*/         OPC_RecordNode, // #9 = $da
/*37124*/         OPC_MoveParent,
/*37125*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37170
/*37128*/           OPC_EmitMergeInputChains1_0,
/*37129*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37132*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37135*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37138*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37141*/           OPC_EmitInteger, MVT::i1, 0, 
/*37144*/           OPC_EmitInteger, MVT::i1, 0, 
/*37147*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37150*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37153*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37170*/         /*SwitchType*/ 42, MVT::v2f32,// ->37214
/*37172*/           OPC_EmitMergeInputChains1_0,
/*37173*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37176*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37179*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37182*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37185*/           OPC_EmitInteger, MVT::i1, 0, 
/*37188*/           OPC_EmitInteger, MVT::i1, 0, 
/*37191*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37194*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37197*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37214*/         /*SwitchType*/ 42, MVT::v4f32,// ->37258
/*37216*/           OPC_EmitMergeInputChains1_0,
/*37217*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37220*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37223*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37226*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37229*/           OPC_EmitInteger, MVT::i1, 0, 
/*37232*/           OPC_EmitInteger, MVT::i1, 0, 
/*37235*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37238*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37241*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37258*/         0, // EndSwitchType
/*37259*/       0, /*End of Scope*/
/*37260*/     /*Scope*/ 23|128,6/*791*/, /*->38053*/
/*37262*/       OPC_CheckChild1Integer, 52|128,3/*436*/, 
/*37265*/       OPC_RecordChild2, // #1 = $addr
/*37266*/       OPC_Scope, 27|128,1/*155*/, /*->37424*/ // 5 children in Scope
/*37269*/         OPC_CheckChild2Type, MVT::f32,
/*37271*/         OPC_RecordChild3, // #2 = $rsrc
/*37272*/         OPC_CheckChild3Type, MVT::v8i32,
/*37274*/         OPC_RecordChild4, // #3 = $sampler
/*37275*/         OPC_RecordChild5, // #4 = $dmask
/*37276*/         OPC_RecordChild6, // #5 = $unorm
/*37277*/         OPC_RecordChild7, // #6 = $glc
/*37278*/         OPC_MoveChild, 8,
/*37280*/         OPC_RecordNode, // #7 = $slc
/*37281*/         OPC_MoveParent,
/*37282*/         OPC_MoveChild, 9,
/*37284*/         OPC_RecordNode, // #8 = $lwe
/*37285*/         OPC_MoveParent,
/*37286*/         OPC_MoveChild, 10,
/*37288*/         OPC_RecordNode, // #9 = $da
/*37289*/         OPC_MoveParent,
/*37290*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37335
/*37293*/           OPC_EmitMergeInputChains1_0,
/*37294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37306*/           OPC_EmitInteger, MVT::i1, 0, 
/*37309*/           OPC_EmitInteger, MVT::i1, 0, 
/*37312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37335*/         /*SwitchType*/ 42, MVT::v2f32,// ->37379
/*37337*/           OPC_EmitMergeInputChains1_0,
/*37338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37341*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37344*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37347*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37350*/           OPC_EmitInteger, MVT::i1, 0, 
/*37353*/           OPC_EmitInteger, MVT::i1, 0, 
/*37356*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37359*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37362*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37379*/         /*SwitchType*/ 42, MVT::v4f32,// ->37423
/*37381*/           OPC_EmitMergeInputChains1_0,
/*37382*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37385*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37388*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37391*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37394*/           OPC_EmitInteger, MVT::i1, 0, 
/*37397*/           OPC_EmitInteger, MVT::i1, 0, 
/*37400*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37403*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37406*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37423*/         0, // EndSwitchType
/*37424*/       /*Scope*/ 27|128,1/*155*/, /*->37581*/
/*37426*/         OPC_CheckChild2Type, MVT::v2f32,
/*37428*/         OPC_RecordChild3, // #2 = $rsrc
/*37429*/         OPC_CheckChild3Type, MVT::v8i32,
/*37431*/         OPC_RecordChild4, // #3 = $sampler
/*37432*/         OPC_RecordChild5, // #4 = $dmask
/*37433*/         OPC_RecordChild6, // #5 = $unorm
/*37434*/         OPC_RecordChild7, // #6 = $glc
/*37435*/         OPC_MoveChild, 8,
/*37437*/         OPC_RecordNode, // #7 = $slc
/*37438*/         OPC_MoveParent,
/*37439*/         OPC_MoveChild, 9,
/*37441*/         OPC_RecordNode, // #8 = $lwe
/*37442*/         OPC_MoveParent,
/*37443*/         OPC_MoveChild, 10,
/*37445*/         OPC_RecordNode, // #9 = $da
/*37446*/         OPC_MoveParent,
/*37447*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37492
/*37450*/           OPC_EmitMergeInputChains1_0,
/*37451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37463*/           OPC_EmitInteger, MVT::i1, 0, 
/*37466*/           OPC_EmitInteger, MVT::i1, 0, 
/*37469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37492*/         /*SwitchType*/ 42, MVT::v2f32,// ->37536
/*37494*/           OPC_EmitMergeInputChains1_0,
/*37495*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37498*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37501*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37504*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37507*/           OPC_EmitInteger, MVT::i1, 0, 
/*37510*/           OPC_EmitInteger, MVT::i1, 0, 
/*37513*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37516*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37536*/         /*SwitchType*/ 42, MVT::v4f32,// ->37580
/*37538*/           OPC_EmitMergeInputChains1_0,
/*37539*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37542*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37545*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37548*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37551*/           OPC_EmitInteger, MVT::i1, 0, 
/*37554*/           OPC_EmitInteger, MVT::i1, 0, 
/*37557*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37560*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37563*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37580*/         0, // EndSwitchType
/*37581*/       /*Scope*/ 27|128,1/*155*/, /*->37738*/
/*37583*/         OPC_CheckChild2Type, MVT::v4f32,
/*37585*/         OPC_RecordChild3, // #2 = $rsrc
/*37586*/         OPC_CheckChild3Type, MVT::v8i32,
/*37588*/         OPC_RecordChild4, // #3 = $sampler
/*37589*/         OPC_RecordChild5, // #4 = $dmask
/*37590*/         OPC_RecordChild6, // #5 = $unorm
/*37591*/         OPC_RecordChild7, // #6 = $glc
/*37592*/         OPC_MoveChild, 8,
/*37594*/         OPC_RecordNode, // #7 = $slc
/*37595*/         OPC_MoveParent,
/*37596*/         OPC_MoveChild, 9,
/*37598*/         OPC_RecordNode, // #8 = $lwe
/*37599*/         OPC_MoveParent,
/*37600*/         OPC_MoveChild, 10,
/*37602*/         OPC_RecordNode, // #9 = $da
/*37603*/         OPC_MoveParent,
/*37604*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37649
/*37607*/           OPC_EmitMergeInputChains1_0,
/*37608*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37611*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37614*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37617*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37620*/           OPC_EmitInteger, MVT::i1, 0, 
/*37623*/           OPC_EmitInteger, MVT::i1, 0, 
/*37626*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37629*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37632*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37649*/         /*SwitchType*/ 42, MVT::v2f32,// ->37693
/*37651*/           OPC_EmitMergeInputChains1_0,
/*37652*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37655*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37658*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37661*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37664*/           OPC_EmitInteger, MVT::i1, 0, 
/*37667*/           OPC_EmitInteger, MVT::i1, 0, 
/*37670*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37673*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37676*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37693*/         /*SwitchType*/ 42, MVT::v4f32,// ->37737
/*37695*/           OPC_EmitMergeInputChains1_0,
/*37696*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37699*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37702*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37705*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37708*/           OPC_EmitInteger, MVT::i1, 0, 
/*37711*/           OPC_EmitInteger, MVT::i1, 0, 
/*37714*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37717*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37720*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37737*/         0, // EndSwitchType
/*37738*/       /*Scope*/ 27|128,1/*155*/, /*->37895*/
/*37740*/         OPC_CheckChild2Type, MVT::v8f32,
/*37742*/         OPC_RecordChild3, // #2 = $rsrc
/*37743*/         OPC_CheckChild3Type, MVT::v8i32,
/*37745*/         OPC_RecordChild4, // #3 = $sampler
/*37746*/         OPC_RecordChild5, // #4 = $dmask
/*37747*/         OPC_RecordChild6, // #5 = $unorm
/*37748*/         OPC_RecordChild7, // #6 = $glc
/*37749*/         OPC_MoveChild, 8,
/*37751*/         OPC_RecordNode, // #7 = $slc
/*37752*/         OPC_MoveParent,
/*37753*/         OPC_MoveChild, 9,
/*37755*/         OPC_RecordNode, // #8 = $lwe
/*37756*/         OPC_MoveParent,
/*37757*/         OPC_MoveChild, 10,
/*37759*/         OPC_RecordNode, // #9 = $da
/*37760*/         OPC_MoveParent,
/*37761*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37806
/*37764*/           OPC_EmitMergeInputChains1_0,
/*37765*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37768*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37771*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37774*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37777*/           OPC_EmitInteger, MVT::i1, 0, 
/*37780*/           OPC_EmitInteger, MVT::i1, 0, 
/*37783*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37786*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37806*/         /*SwitchType*/ 42, MVT::v2f32,// ->37850
/*37808*/           OPC_EmitMergeInputChains1_0,
/*37809*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37812*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37815*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37818*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37821*/           OPC_EmitInteger, MVT::i1, 0, 
/*37824*/           OPC_EmitInteger, MVT::i1, 0, 
/*37827*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37830*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37833*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37850*/         /*SwitchType*/ 42, MVT::v4f32,// ->37894
/*37852*/           OPC_EmitMergeInputChains1_0,
/*37853*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37856*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37859*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37862*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37865*/           OPC_EmitInteger, MVT::i1, 0, 
/*37868*/           OPC_EmitInteger, MVT::i1, 0, 
/*37871*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37874*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37877*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37894*/         0, // EndSwitchType
/*37895*/       /*Scope*/ 27|128,1/*155*/, /*->38052*/
/*37897*/         OPC_CheckChild2Type, MVT::v16f32,
/*37899*/         OPC_RecordChild3, // #2 = $rsrc
/*37900*/         OPC_CheckChild3Type, MVT::v8i32,
/*37902*/         OPC_RecordChild4, // #3 = $sampler
/*37903*/         OPC_RecordChild5, // #4 = $dmask
/*37904*/         OPC_RecordChild6, // #5 = $unorm
/*37905*/         OPC_RecordChild7, // #6 = $glc
/*37906*/         OPC_MoveChild, 8,
/*37908*/         OPC_RecordNode, // #7 = $slc
/*37909*/         OPC_MoveParent,
/*37910*/         OPC_MoveChild, 9,
/*37912*/         OPC_RecordNode, // #8 = $lwe
/*37913*/         OPC_MoveParent,
/*37914*/         OPC_MoveChild, 10,
/*37916*/         OPC_RecordNode, // #9 = $da
/*37917*/         OPC_MoveParent,
/*37918*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37963
/*37921*/           OPC_EmitMergeInputChains1_0,
/*37922*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37925*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37928*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37931*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37934*/           OPC_EmitInteger, MVT::i1, 0, 
/*37937*/           OPC_EmitInteger, MVT::i1, 0, 
/*37940*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37943*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37963*/         /*SwitchType*/ 42, MVT::v2f32,// ->38007
/*37965*/           OPC_EmitMergeInputChains1_0,
/*37966*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37969*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37972*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37975*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37978*/           OPC_EmitInteger, MVT::i1, 0, 
/*37981*/           OPC_EmitInteger, MVT::i1, 0, 
/*37984*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37987*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37990*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38007*/         /*SwitchType*/ 42, MVT::v4f32,// ->38051
/*38009*/           OPC_EmitMergeInputChains1_0,
/*38010*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38013*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38016*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38019*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38022*/           OPC_EmitInteger, MVT::i1, 0, 
/*38025*/           OPC_EmitInteger, MVT::i1, 0, 
/*38028*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38031*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38034*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38051*/         0, // EndSwitchType
/*38052*/       0, /*End of Scope*/
/*38053*/     /*Scope*/ 23|128,6/*791*/, /*->38846*/
/*38055*/       OPC_CheckChild1Integer, 51|128,3/*435*/, 
/*38058*/       OPC_RecordChild2, // #1 = $addr
/*38059*/       OPC_Scope, 27|128,1/*155*/, /*->38217*/ // 5 children in Scope
/*38062*/         OPC_CheckChild2Type, MVT::f32,
/*38064*/         OPC_RecordChild3, // #2 = $rsrc
/*38065*/         OPC_CheckChild3Type, MVT::v8i32,
/*38067*/         OPC_RecordChild4, // #3 = $sampler
/*38068*/         OPC_RecordChild5, // #4 = $dmask
/*38069*/         OPC_RecordChild6, // #5 = $unorm
/*38070*/         OPC_RecordChild7, // #6 = $glc
/*38071*/         OPC_MoveChild, 8,
/*38073*/         OPC_RecordNode, // #7 = $slc
/*38074*/         OPC_MoveParent,
/*38075*/         OPC_MoveChild, 9,
/*38077*/         OPC_RecordNode, // #8 = $lwe
/*38078*/         OPC_MoveParent,
/*38079*/         OPC_MoveChild, 10,
/*38081*/         OPC_RecordNode, // #9 = $da
/*38082*/         OPC_MoveParent,
/*38083*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38128
/*38086*/           OPC_EmitMergeInputChains1_0,
/*38087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38099*/           OPC_EmitInteger, MVT::i1, 0, 
/*38102*/           OPC_EmitInteger, MVT::i1, 0, 
/*38105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38128*/         /*SwitchType*/ 42, MVT::v2f32,// ->38172
/*38130*/           OPC_EmitMergeInputChains1_0,
/*38131*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38134*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38137*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38140*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38143*/           OPC_EmitInteger, MVT::i1, 0, 
/*38146*/           OPC_EmitInteger, MVT::i1, 0, 
/*38149*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38152*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38172*/         /*SwitchType*/ 42, MVT::v4f32,// ->38216
/*38174*/           OPC_EmitMergeInputChains1_0,
/*38175*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38178*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38181*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38184*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38187*/           OPC_EmitInteger, MVT::i1, 0, 
/*38190*/           OPC_EmitInteger, MVT::i1, 0, 
/*38193*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38196*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38199*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38216*/         0, // EndSwitchType
/*38217*/       /*Scope*/ 27|128,1/*155*/, /*->38374*/
/*38219*/         OPC_CheckChild2Type, MVT::v2f32,
/*38221*/         OPC_RecordChild3, // #2 = $rsrc
/*38222*/         OPC_CheckChild3Type, MVT::v8i32,
/*38224*/         OPC_RecordChild4, // #3 = $sampler
/*38225*/         OPC_RecordChild5, // #4 = $dmask
/*38226*/         OPC_RecordChild6, // #5 = $unorm
/*38227*/         OPC_RecordChild7, // #6 = $glc
/*38228*/         OPC_MoveChild, 8,
/*38230*/         OPC_RecordNode, // #7 = $slc
/*38231*/         OPC_MoveParent,
/*38232*/         OPC_MoveChild, 9,
/*38234*/         OPC_RecordNode, // #8 = $lwe
/*38235*/         OPC_MoveParent,
/*38236*/         OPC_MoveChild, 10,
/*38238*/         OPC_RecordNode, // #9 = $da
/*38239*/         OPC_MoveParent,
/*38240*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38285
/*38243*/           OPC_EmitMergeInputChains1_0,
/*38244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38256*/           OPC_EmitInteger, MVT::i1, 0, 
/*38259*/           OPC_EmitInteger, MVT::i1, 0, 
/*38262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38285*/         /*SwitchType*/ 42, MVT::v2f32,// ->38329
/*38287*/           OPC_EmitMergeInputChains1_0,
/*38288*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38291*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38294*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38297*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38300*/           OPC_EmitInteger, MVT::i1, 0, 
/*38303*/           OPC_EmitInteger, MVT::i1, 0, 
/*38306*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38309*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38312*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38329*/         /*SwitchType*/ 42, MVT::v4f32,// ->38373
/*38331*/           OPC_EmitMergeInputChains1_0,
/*38332*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38335*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38338*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38341*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38344*/           OPC_EmitInteger, MVT::i1, 0, 
/*38347*/           OPC_EmitInteger, MVT::i1, 0, 
/*38350*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38353*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38356*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38373*/         0, // EndSwitchType
/*38374*/       /*Scope*/ 27|128,1/*155*/, /*->38531*/
/*38376*/         OPC_CheckChild2Type, MVT::v4f32,
/*38378*/         OPC_RecordChild3, // #2 = $rsrc
/*38379*/         OPC_CheckChild3Type, MVT::v8i32,
/*38381*/         OPC_RecordChild4, // #3 = $sampler
/*38382*/         OPC_RecordChild5, // #4 = $dmask
/*38383*/         OPC_RecordChild6, // #5 = $unorm
/*38384*/         OPC_RecordChild7, // #6 = $glc
/*38385*/         OPC_MoveChild, 8,
/*38387*/         OPC_RecordNode, // #7 = $slc
/*38388*/         OPC_MoveParent,
/*38389*/         OPC_MoveChild, 9,
/*38391*/         OPC_RecordNode, // #8 = $lwe
/*38392*/         OPC_MoveParent,
/*38393*/         OPC_MoveChild, 10,
/*38395*/         OPC_RecordNode, // #9 = $da
/*38396*/         OPC_MoveParent,
/*38397*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38442
/*38400*/           OPC_EmitMergeInputChains1_0,
/*38401*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38404*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38407*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38410*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38413*/           OPC_EmitInteger, MVT::i1, 0, 
/*38416*/           OPC_EmitInteger, MVT::i1, 0, 
/*38419*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38422*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38425*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38442*/         /*SwitchType*/ 42, MVT::v2f32,// ->38486
/*38444*/           OPC_EmitMergeInputChains1_0,
/*38445*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38448*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38451*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38454*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38457*/           OPC_EmitInteger, MVT::i1, 0, 
/*38460*/           OPC_EmitInteger, MVT::i1, 0, 
/*38463*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38466*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38486*/         /*SwitchType*/ 42, MVT::v4f32,// ->38530
/*38488*/           OPC_EmitMergeInputChains1_0,
/*38489*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38492*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38495*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38498*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38501*/           OPC_EmitInteger, MVT::i1, 0, 
/*38504*/           OPC_EmitInteger, MVT::i1, 0, 
/*38507*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38510*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38513*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38530*/         0, // EndSwitchType
/*38531*/       /*Scope*/ 27|128,1/*155*/, /*->38688*/
/*38533*/         OPC_CheckChild2Type, MVT::v8f32,
/*38535*/         OPC_RecordChild3, // #2 = $rsrc
/*38536*/         OPC_CheckChild3Type, MVT::v8i32,
/*38538*/         OPC_RecordChild4, // #3 = $sampler
/*38539*/         OPC_RecordChild5, // #4 = $dmask
/*38540*/         OPC_RecordChild6, // #5 = $unorm
/*38541*/         OPC_RecordChild7, // #6 = $glc
/*38542*/         OPC_MoveChild, 8,
/*38544*/         OPC_RecordNode, // #7 = $slc
/*38545*/         OPC_MoveParent,
/*38546*/         OPC_MoveChild, 9,
/*38548*/         OPC_RecordNode, // #8 = $lwe
/*38549*/         OPC_MoveParent,
/*38550*/         OPC_MoveChild, 10,
/*38552*/         OPC_RecordNode, // #9 = $da
/*38553*/         OPC_MoveParent,
/*38554*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38599
/*38557*/           OPC_EmitMergeInputChains1_0,
/*38558*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38561*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38564*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38567*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38570*/           OPC_EmitInteger, MVT::i1, 0, 
/*38573*/           OPC_EmitInteger, MVT::i1, 0, 
/*38576*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38579*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38582*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38599*/         /*SwitchType*/ 42, MVT::v2f32,// ->38643
/*38601*/           OPC_EmitMergeInputChains1_0,
/*38602*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38605*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38608*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38611*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38614*/           OPC_EmitInteger, MVT::i1, 0, 
/*38617*/           OPC_EmitInteger, MVT::i1, 0, 
/*38620*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38623*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38626*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38643*/         /*SwitchType*/ 42, MVT::v4f32,// ->38687
/*38645*/           OPC_EmitMergeInputChains1_0,
/*38646*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38649*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38652*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38655*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38658*/           OPC_EmitInteger, MVT::i1, 0, 
/*38661*/           OPC_EmitInteger, MVT::i1, 0, 
/*38664*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38667*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38687*/         0, // EndSwitchType
/*38688*/       /*Scope*/ 27|128,1/*155*/, /*->38845*/
/*38690*/         OPC_CheckChild2Type, MVT::v16f32,
/*38692*/         OPC_RecordChild3, // #2 = $rsrc
/*38693*/         OPC_CheckChild3Type, MVT::v8i32,
/*38695*/         OPC_RecordChild4, // #3 = $sampler
/*38696*/         OPC_RecordChild5, // #4 = $dmask
/*38697*/         OPC_RecordChild6, // #5 = $unorm
/*38698*/         OPC_RecordChild7, // #6 = $glc
/*38699*/         OPC_MoveChild, 8,
/*38701*/         OPC_RecordNode, // #7 = $slc
/*38702*/         OPC_MoveParent,
/*38703*/         OPC_MoveChild, 9,
/*38705*/         OPC_RecordNode, // #8 = $lwe
/*38706*/         OPC_MoveParent,
/*38707*/         OPC_MoveChild, 10,
/*38709*/         OPC_RecordNode, // #9 = $da
/*38710*/         OPC_MoveParent,
/*38711*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38756
/*38714*/           OPC_EmitMergeInputChains1_0,
/*38715*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38718*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38721*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38724*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38727*/           OPC_EmitInteger, MVT::i1, 0, 
/*38730*/           OPC_EmitInteger, MVT::i1, 0, 
/*38733*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38736*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38756*/         /*SwitchType*/ 42, MVT::v2f32,// ->38800
/*38758*/           OPC_EmitMergeInputChains1_0,
/*38759*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38762*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38765*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38768*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38771*/           OPC_EmitInteger, MVT::i1, 0, 
/*38774*/           OPC_EmitInteger, MVT::i1, 0, 
/*38777*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38780*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38783*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38800*/         /*SwitchType*/ 42, MVT::v4f32,// ->38844
/*38802*/           OPC_EmitMergeInputChains1_0,
/*38803*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38806*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38809*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38812*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38815*/           OPC_EmitInteger, MVT::i1, 0, 
/*38818*/           OPC_EmitInteger, MVT::i1, 0, 
/*38821*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38824*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38827*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38844*/         0, // EndSwitchType
/*38845*/       0, /*End of Scope*/
/*38846*/     /*Scope*/ 23|128,6/*791*/, /*->39639*/
/*38848*/       OPC_CheckChild1Integer, 54|128,3/*438*/, 
/*38851*/       OPC_RecordChild2, // #1 = $addr
/*38852*/       OPC_Scope, 27|128,1/*155*/, /*->39010*/ // 5 children in Scope
/*38855*/         OPC_CheckChild2Type, MVT::f32,
/*38857*/         OPC_RecordChild3, // #2 = $rsrc
/*38858*/         OPC_CheckChild3Type, MVT::v8i32,
/*38860*/         OPC_RecordChild4, // #3 = $sampler
/*38861*/         OPC_RecordChild5, // #4 = $dmask
/*38862*/         OPC_RecordChild6, // #5 = $unorm
/*38863*/         OPC_RecordChild7, // #6 = $glc
/*38864*/         OPC_MoveChild, 8,
/*38866*/         OPC_RecordNode, // #7 = $slc
/*38867*/         OPC_MoveParent,
/*38868*/         OPC_MoveChild, 9,
/*38870*/         OPC_RecordNode, // #8 = $lwe
/*38871*/         OPC_MoveParent,
/*38872*/         OPC_MoveChild, 10,
/*38874*/         OPC_RecordNode, // #9 = $da
/*38875*/         OPC_MoveParent,
/*38876*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38921
/*38879*/           OPC_EmitMergeInputChains1_0,
/*38880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38892*/           OPC_EmitInteger, MVT::i1, 0, 
/*38895*/           OPC_EmitInteger, MVT::i1, 0, 
/*38898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38921*/         /*SwitchType*/ 42, MVT::v2f32,// ->38965
/*38923*/           OPC_EmitMergeInputChains1_0,
/*38924*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38927*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38930*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38933*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38936*/           OPC_EmitInteger, MVT::i1, 0, 
/*38939*/           OPC_EmitInteger, MVT::i1, 0, 
/*38942*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38945*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38965*/         /*SwitchType*/ 42, MVT::v4f32,// ->39009
/*38967*/           OPC_EmitMergeInputChains1_0,
/*38968*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38971*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38974*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38977*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38980*/           OPC_EmitInteger, MVT::i1, 0, 
/*38983*/           OPC_EmitInteger, MVT::i1, 0, 
/*38986*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38989*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38992*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39009*/         0, // EndSwitchType
/*39010*/       /*Scope*/ 27|128,1/*155*/, /*->39167*/
/*39012*/         OPC_CheckChild2Type, MVT::v2f32,
/*39014*/         OPC_RecordChild3, // #2 = $rsrc
/*39015*/         OPC_CheckChild3Type, MVT::v8i32,
/*39017*/         OPC_RecordChild4, // #3 = $sampler
/*39018*/         OPC_RecordChild5, // #4 = $dmask
/*39019*/         OPC_RecordChild6, // #5 = $unorm
/*39020*/         OPC_RecordChild7, // #6 = $glc
/*39021*/         OPC_MoveChild, 8,
/*39023*/         OPC_RecordNode, // #7 = $slc
/*39024*/         OPC_MoveParent,
/*39025*/         OPC_MoveChild, 9,
/*39027*/         OPC_RecordNode, // #8 = $lwe
/*39028*/         OPC_MoveParent,
/*39029*/         OPC_MoveChild, 10,
/*39031*/         OPC_RecordNode, // #9 = $da
/*39032*/         OPC_MoveParent,
/*39033*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39078
/*39036*/           OPC_EmitMergeInputChains1_0,
/*39037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39049*/           OPC_EmitInteger, MVT::i1, 0, 
/*39052*/           OPC_EmitInteger, MVT::i1, 0, 
/*39055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39078*/         /*SwitchType*/ 42, MVT::v2f32,// ->39122
/*39080*/           OPC_EmitMergeInputChains1_0,
/*39081*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39084*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39087*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39090*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39093*/           OPC_EmitInteger, MVT::i1, 0, 
/*39096*/           OPC_EmitInteger, MVT::i1, 0, 
/*39099*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39102*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39122*/         /*SwitchType*/ 42, MVT::v4f32,// ->39166
/*39124*/           OPC_EmitMergeInputChains1_0,
/*39125*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39128*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39131*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39134*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39137*/           OPC_EmitInteger, MVT::i1, 0, 
/*39140*/           OPC_EmitInteger, MVT::i1, 0, 
/*39143*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39146*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39149*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39166*/         0, // EndSwitchType
/*39167*/       /*Scope*/ 27|128,1/*155*/, /*->39324*/
/*39169*/         OPC_CheckChild2Type, MVT::v4f32,
/*39171*/         OPC_RecordChild3, // #2 = $rsrc
/*39172*/         OPC_CheckChild3Type, MVT::v8i32,
/*39174*/         OPC_RecordChild4, // #3 = $sampler
/*39175*/         OPC_RecordChild5, // #4 = $dmask
/*39176*/         OPC_RecordChild6, // #5 = $unorm
/*39177*/         OPC_RecordChild7, // #6 = $glc
/*39178*/         OPC_MoveChild, 8,
/*39180*/         OPC_RecordNode, // #7 = $slc
/*39181*/         OPC_MoveParent,
/*39182*/         OPC_MoveChild, 9,
/*39184*/         OPC_RecordNode, // #8 = $lwe
/*39185*/         OPC_MoveParent,
/*39186*/         OPC_MoveChild, 10,
/*39188*/         OPC_RecordNode, // #9 = $da
/*39189*/         OPC_MoveParent,
/*39190*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39235
/*39193*/           OPC_EmitMergeInputChains1_0,
/*39194*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39197*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39200*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39203*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39206*/           OPC_EmitInteger, MVT::i1, 0, 
/*39209*/           OPC_EmitInteger, MVT::i1, 0, 
/*39212*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39215*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39235*/         /*SwitchType*/ 42, MVT::v2f32,// ->39279
/*39237*/           OPC_EmitMergeInputChains1_0,
/*39238*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39241*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39244*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39247*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39250*/           OPC_EmitInteger, MVT::i1, 0, 
/*39253*/           OPC_EmitInteger, MVT::i1, 0, 
/*39256*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39259*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39262*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39279*/         /*SwitchType*/ 42, MVT::v4f32,// ->39323
/*39281*/           OPC_EmitMergeInputChains1_0,
/*39282*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39285*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39288*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39291*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39294*/           OPC_EmitInteger, MVT::i1, 0, 
/*39297*/           OPC_EmitInteger, MVT::i1, 0, 
/*39300*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39303*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39306*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39323*/         0, // EndSwitchType
/*39324*/       /*Scope*/ 27|128,1/*155*/, /*->39481*/
/*39326*/         OPC_CheckChild2Type, MVT::v8f32,
/*39328*/         OPC_RecordChild3, // #2 = $rsrc
/*39329*/         OPC_CheckChild3Type, MVT::v8i32,
/*39331*/         OPC_RecordChild4, // #3 = $sampler
/*39332*/         OPC_RecordChild5, // #4 = $dmask
/*39333*/         OPC_RecordChild6, // #5 = $unorm
/*39334*/         OPC_RecordChild7, // #6 = $glc
/*39335*/         OPC_MoveChild, 8,
/*39337*/         OPC_RecordNode, // #7 = $slc
/*39338*/         OPC_MoveParent,
/*39339*/         OPC_MoveChild, 9,
/*39341*/         OPC_RecordNode, // #8 = $lwe
/*39342*/         OPC_MoveParent,
/*39343*/         OPC_MoveChild, 10,
/*39345*/         OPC_RecordNode, // #9 = $da
/*39346*/         OPC_MoveParent,
/*39347*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39392
/*39350*/           OPC_EmitMergeInputChains1_0,
/*39351*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39354*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39357*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39360*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39363*/           OPC_EmitInteger, MVT::i1, 0, 
/*39366*/           OPC_EmitInteger, MVT::i1, 0, 
/*39369*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39372*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39375*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39392*/         /*SwitchType*/ 42, MVT::v2f32,// ->39436
/*39394*/           OPC_EmitMergeInputChains1_0,
/*39395*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39398*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39401*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39404*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39407*/           OPC_EmitInteger, MVT::i1, 0, 
/*39410*/           OPC_EmitInteger, MVT::i1, 0, 
/*39413*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39416*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39419*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39436*/         /*SwitchType*/ 42, MVT::v4f32,// ->39480
/*39438*/           OPC_EmitMergeInputChains1_0,
/*39439*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39442*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39445*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39448*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39451*/           OPC_EmitInteger, MVT::i1, 0, 
/*39454*/           OPC_EmitInteger, MVT::i1, 0, 
/*39457*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39460*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39480*/         0, // EndSwitchType
/*39481*/       /*Scope*/ 27|128,1/*155*/, /*->39638*/
/*39483*/         OPC_CheckChild2Type, MVT::v16f32,
/*39485*/         OPC_RecordChild3, // #2 = $rsrc
/*39486*/         OPC_CheckChild3Type, MVT::v8i32,
/*39488*/         OPC_RecordChild4, // #3 = $sampler
/*39489*/         OPC_RecordChild5, // #4 = $dmask
/*39490*/         OPC_RecordChild6, // #5 = $unorm
/*39491*/         OPC_RecordChild7, // #6 = $glc
/*39492*/         OPC_MoveChild, 8,
/*39494*/         OPC_RecordNode, // #7 = $slc
/*39495*/         OPC_MoveParent,
/*39496*/         OPC_MoveChild, 9,
/*39498*/         OPC_RecordNode, // #8 = $lwe
/*39499*/         OPC_MoveParent,
/*39500*/         OPC_MoveChild, 10,
/*39502*/         OPC_RecordNode, // #9 = $da
/*39503*/         OPC_MoveParent,
/*39504*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39549
/*39507*/           OPC_EmitMergeInputChains1_0,
/*39508*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39511*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39514*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39517*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39520*/           OPC_EmitInteger, MVT::i1, 0, 
/*39523*/           OPC_EmitInteger, MVT::i1, 0, 
/*39526*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39529*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39549*/         /*SwitchType*/ 42, MVT::v2f32,// ->39593
/*39551*/           OPC_EmitMergeInputChains1_0,
/*39552*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39555*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39558*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39561*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39564*/           OPC_EmitInteger, MVT::i1, 0, 
/*39567*/           OPC_EmitInteger, MVT::i1, 0, 
/*39570*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39573*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39576*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39593*/         /*SwitchType*/ 42, MVT::v4f32,// ->39637
/*39595*/           OPC_EmitMergeInputChains1_0,
/*39596*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39599*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39602*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39605*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39608*/           OPC_EmitInteger, MVT::i1, 0, 
/*39611*/           OPC_EmitInteger, MVT::i1, 0, 
/*39614*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39617*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39620*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39637*/         0, // EndSwitchType
/*39638*/       0, /*End of Scope*/
/*39639*/     /*Scope*/ 23|128,6/*791*/, /*->40432*/
/*39641*/       OPC_CheckChild1Integer, 42|128,3/*426*/, 
/*39644*/       OPC_RecordChild2, // #1 = $addr
/*39645*/       OPC_Scope, 27|128,1/*155*/, /*->39803*/ // 5 children in Scope
/*39648*/         OPC_CheckChild2Type, MVT::f32,
/*39650*/         OPC_RecordChild3, // #2 = $rsrc
/*39651*/         OPC_CheckChild3Type, MVT::v8i32,
/*39653*/         OPC_RecordChild4, // #3 = $sampler
/*39654*/         OPC_RecordChild5, // #4 = $dmask
/*39655*/         OPC_RecordChild6, // #5 = $unorm
/*39656*/         OPC_RecordChild7, // #6 = $glc
/*39657*/         OPC_MoveChild, 8,
/*39659*/         OPC_RecordNode, // #7 = $slc
/*39660*/         OPC_MoveParent,
/*39661*/         OPC_MoveChild, 9,
/*39663*/         OPC_RecordNode, // #8 = $lwe
/*39664*/         OPC_MoveParent,
/*39665*/         OPC_MoveChild, 10,
/*39667*/         OPC_RecordNode, // #9 = $da
/*39668*/         OPC_MoveParent,
/*39669*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39714
/*39672*/           OPC_EmitMergeInputChains1_0,
/*39673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39685*/           OPC_EmitInteger, MVT::i1, 0, 
/*39688*/           OPC_EmitInteger, MVT::i1, 0, 
/*39691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39714*/         /*SwitchType*/ 42, MVT::v2f32,// ->39758
/*39716*/           OPC_EmitMergeInputChains1_0,
/*39717*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39720*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39723*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39726*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39729*/           OPC_EmitInteger, MVT::i1, 0, 
/*39732*/           OPC_EmitInteger, MVT::i1, 0, 
/*39735*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39738*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39758*/         /*SwitchType*/ 42, MVT::v4f32,// ->39802
/*39760*/           OPC_EmitMergeInputChains1_0,
/*39761*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39764*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39767*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39770*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39773*/           OPC_EmitInteger, MVT::i1, 0, 
/*39776*/           OPC_EmitInteger, MVT::i1, 0, 
/*39779*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39782*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39785*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39802*/         0, // EndSwitchType
/*39803*/       /*Scope*/ 27|128,1/*155*/, /*->39960*/
/*39805*/         OPC_CheckChild2Type, MVT::v2f32,
/*39807*/         OPC_RecordChild3, // #2 = $rsrc
/*39808*/         OPC_CheckChild3Type, MVT::v8i32,
/*39810*/         OPC_RecordChild4, // #3 = $sampler
/*39811*/         OPC_RecordChild5, // #4 = $dmask
/*39812*/         OPC_RecordChild6, // #5 = $unorm
/*39813*/         OPC_RecordChild7, // #6 = $glc
/*39814*/         OPC_MoveChild, 8,
/*39816*/         OPC_RecordNode, // #7 = $slc
/*39817*/         OPC_MoveParent,
/*39818*/         OPC_MoveChild, 9,
/*39820*/         OPC_RecordNode, // #8 = $lwe
/*39821*/         OPC_MoveParent,
/*39822*/         OPC_MoveChild, 10,
/*39824*/         OPC_RecordNode, // #9 = $da
/*39825*/         OPC_MoveParent,
/*39826*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39871
/*39829*/           OPC_EmitMergeInputChains1_0,
/*39830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39842*/           OPC_EmitInteger, MVT::i1, 0, 
/*39845*/           OPC_EmitInteger, MVT::i1, 0, 
/*39848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39871*/         /*SwitchType*/ 42, MVT::v2f32,// ->39915
/*39873*/           OPC_EmitMergeInputChains1_0,
/*39874*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39877*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39880*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39883*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39886*/           OPC_EmitInteger, MVT::i1, 0, 
/*39889*/           OPC_EmitInteger, MVT::i1, 0, 
/*39892*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39895*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39898*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39915*/         /*SwitchType*/ 42, MVT::v4f32,// ->39959
/*39917*/           OPC_EmitMergeInputChains1_0,
/*39918*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39921*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39924*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39927*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39930*/           OPC_EmitInteger, MVT::i1, 0, 
/*39933*/           OPC_EmitInteger, MVT::i1, 0, 
/*39936*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39939*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39942*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39959*/         0, // EndSwitchType
/*39960*/       /*Scope*/ 27|128,1/*155*/, /*->40117*/
/*39962*/         OPC_CheckChild2Type, MVT::v4f32,
/*39964*/         OPC_RecordChild3, // #2 = $rsrc
/*39965*/         OPC_CheckChild3Type, MVT::v8i32,
/*39967*/         OPC_RecordChild4, // #3 = $sampler
/*39968*/         OPC_RecordChild5, // #4 = $dmask
/*39969*/         OPC_RecordChild6, // #5 = $unorm
/*39970*/         OPC_RecordChild7, // #6 = $glc
/*39971*/         OPC_MoveChild, 8,
/*39973*/         OPC_RecordNode, // #7 = $slc
/*39974*/         OPC_MoveParent,
/*39975*/         OPC_MoveChild, 9,
/*39977*/         OPC_RecordNode, // #8 = $lwe
/*39978*/         OPC_MoveParent,
/*39979*/         OPC_MoveChild, 10,
/*39981*/         OPC_RecordNode, // #9 = $da
/*39982*/         OPC_MoveParent,
/*39983*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40028
/*39986*/           OPC_EmitMergeInputChains1_0,
/*39987*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39990*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39993*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39996*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39999*/           OPC_EmitInteger, MVT::i1, 0, 
/*40002*/           OPC_EmitInteger, MVT::i1, 0, 
/*40005*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40008*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40011*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40028*/         /*SwitchType*/ 42, MVT::v2f32,// ->40072
/*40030*/           OPC_EmitMergeInputChains1_0,
/*40031*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40034*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40037*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40040*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40043*/           OPC_EmitInteger, MVT::i1, 0, 
/*40046*/           OPC_EmitInteger, MVT::i1, 0, 
/*40049*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40052*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40055*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40072*/         /*SwitchType*/ 42, MVT::v4f32,// ->40116
/*40074*/           OPC_EmitMergeInputChains1_0,
/*40075*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40078*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40081*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40084*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40087*/           OPC_EmitInteger, MVT::i1, 0, 
/*40090*/           OPC_EmitInteger, MVT::i1, 0, 
/*40093*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40096*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40099*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40116*/         0, // EndSwitchType
/*40117*/       /*Scope*/ 27|128,1/*155*/, /*->40274*/
/*40119*/         OPC_CheckChild2Type, MVT::v8f32,
/*40121*/         OPC_RecordChild3, // #2 = $rsrc
/*40122*/         OPC_CheckChild3Type, MVT::v8i32,
/*40124*/         OPC_RecordChild4, // #3 = $sampler
/*40125*/         OPC_RecordChild5, // #4 = $dmask
/*40126*/         OPC_RecordChild6, // #5 = $unorm
/*40127*/         OPC_RecordChild7, // #6 = $glc
/*40128*/         OPC_MoveChild, 8,
/*40130*/         OPC_RecordNode, // #7 = $slc
/*40131*/         OPC_MoveParent,
/*40132*/         OPC_MoveChild, 9,
/*40134*/         OPC_RecordNode, // #8 = $lwe
/*40135*/         OPC_MoveParent,
/*40136*/         OPC_MoveChild, 10,
/*40138*/         OPC_RecordNode, // #9 = $da
/*40139*/         OPC_MoveParent,
/*40140*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40185
/*40143*/           OPC_EmitMergeInputChains1_0,
/*40144*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40147*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40150*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40153*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40156*/           OPC_EmitInteger, MVT::i1, 0, 
/*40159*/           OPC_EmitInteger, MVT::i1, 0, 
/*40162*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40165*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40185*/         /*SwitchType*/ 42, MVT::v2f32,// ->40229
/*40187*/           OPC_EmitMergeInputChains1_0,
/*40188*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40191*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40194*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40197*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40200*/           OPC_EmitInteger, MVT::i1, 0, 
/*40203*/           OPC_EmitInteger, MVT::i1, 0, 
/*40206*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40209*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40212*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40229*/         /*SwitchType*/ 42, MVT::v4f32,// ->40273
/*40231*/           OPC_EmitMergeInputChains1_0,
/*40232*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40235*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40238*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40241*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40244*/           OPC_EmitInteger, MVT::i1, 0, 
/*40247*/           OPC_EmitInteger, MVT::i1, 0, 
/*40250*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40253*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40256*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40273*/         0, // EndSwitchType
/*40274*/       /*Scope*/ 27|128,1/*155*/, /*->40431*/
/*40276*/         OPC_CheckChild2Type, MVT::v16f32,
/*40278*/         OPC_RecordChild3, // #2 = $rsrc
/*40279*/         OPC_CheckChild3Type, MVT::v8i32,
/*40281*/         OPC_RecordChild4, // #3 = $sampler
/*40282*/         OPC_RecordChild5, // #4 = $dmask
/*40283*/         OPC_RecordChild6, // #5 = $unorm
/*40284*/         OPC_RecordChild7, // #6 = $glc
/*40285*/         OPC_MoveChild, 8,
/*40287*/         OPC_RecordNode, // #7 = $slc
/*40288*/         OPC_MoveParent,
/*40289*/         OPC_MoveChild, 9,
/*40291*/         OPC_RecordNode, // #8 = $lwe
/*40292*/         OPC_MoveParent,
/*40293*/         OPC_MoveChild, 10,
/*40295*/         OPC_RecordNode, // #9 = $da
/*40296*/         OPC_MoveParent,
/*40297*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40342
/*40300*/           OPC_EmitMergeInputChains1_0,
/*40301*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40304*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40307*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40310*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40313*/           OPC_EmitInteger, MVT::i1, 0, 
/*40316*/           OPC_EmitInteger, MVT::i1, 0, 
/*40319*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40322*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40325*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40342*/         /*SwitchType*/ 42, MVT::v2f32,// ->40386
/*40344*/           OPC_EmitMergeInputChains1_0,
/*40345*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40348*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40351*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40354*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40357*/           OPC_EmitInteger, MVT::i1, 0, 
/*40360*/           OPC_EmitInteger, MVT::i1, 0, 
/*40363*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40366*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40369*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40386*/         /*SwitchType*/ 42, MVT::v4f32,// ->40430
/*40388*/           OPC_EmitMergeInputChains1_0,
/*40389*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40392*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40395*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40398*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40401*/           OPC_EmitInteger, MVT::i1, 0, 
/*40404*/           OPC_EmitInteger, MVT::i1, 0, 
/*40407*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40410*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40413*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40430*/         0, // EndSwitchType
/*40431*/       0, /*End of Scope*/
/*40432*/     /*Scope*/ 23|128,6/*791*/, /*->41225*/
/*40434*/       OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*40437*/       OPC_RecordChild2, // #1 = $addr
/*40438*/       OPC_Scope, 27|128,1/*155*/, /*->40596*/ // 5 children in Scope
/*40441*/         OPC_CheckChild2Type, MVT::f32,
/*40443*/         OPC_RecordChild3, // #2 = $rsrc
/*40444*/         OPC_CheckChild3Type, MVT::v8i32,
/*40446*/         OPC_RecordChild4, // #3 = $sampler
/*40447*/         OPC_RecordChild5, // #4 = $dmask
/*40448*/         OPC_RecordChild6, // #5 = $unorm
/*40449*/         OPC_RecordChild7, // #6 = $glc
/*40450*/         OPC_MoveChild, 8,
/*40452*/         OPC_RecordNode, // #7 = $slc
/*40453*/         OPC_MoveParent,
/*40454*/         OPC_MoveChild, 9,
/*40456*/         OPC_RecordNode, // #8 = $lwe
/*40457*/         OPC_MoveParent,
/*40458*/         OPC_MoveChild, 10,
/*40460*/         OPC_RecordNode, // #9 = $da
/*40461*/         OPC_MoveParent,
/*40462*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40507
/*40465*/           OPC_EmitMergeInputChains1_0,
/*40466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40478*/           OPC_EmitInteger, MVT::i1, 0, 
/*40481*/           OPC_EmitInteger, MVT::i1, 0, 
/*40484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40507*/         /*SwitchType*/ 42, MVT::v2f32,// ->40551
/*40509*/           OPC_EmitMergeInputChains1_0,
/*40510*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40513*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40516*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40519*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40522*/           OPC_EmitInteger, MVT::i1, 0, 
/*40525*/           OPC_EmitInteger, MVT::i1, 0, 
/*40528*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40531*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40551*/         /*SwitchType*/ 42, MVT::v4f32,// ->40595
/*40553*/           OPC_EmitMergeInputChains1_0,
/*40554*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40557*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40560*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40563*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40566*/           OPC_EmitInteger, MVT::i1, 0, 
/*40569*/           OPC_EmitInteger, MVT::i1, 0, 
/*40572*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40575*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40578*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40595*/         0, // EndSwitchType
/*40596*/       /*Scope*/ 27|128,1/*155*/, /*->40753*/
/*40598*/         OPC_CheckChild2Type, MVT::v2f32,
/*40600*/         OPC_RecordChild3, // #2 = $rsrc
/*40601*/         OPC_CheckChild3Type, MVT::v8i32,
/*40603*/         OPC_RecordChild4, // #3 = $sampler
/*40604*/         OPC_RecordChild5, // #4 = $dmask
/*40605*/         OPC_RecordChild6, // #5 = $unorm
/*40606*/         OPC_RecordChild7, // #6 = $glc
/*40607*/         OPC_MoveChild, 8,
/*40609*/         OPC_RecordNode, // #7 = $slc
/*40610*/         OPC_MoveParent,
/*40611*/         OPC_MoveChild, 9,
/*40613*/         OPC_RecordNode, // #8 = $lwe
/*40614*/         OPC_MoveParent,
/*40615*/         OPC_MoveChild, 10,
/*40617*/         OPC_RecordNode, // #9 = $da
/*40618*/         OPC_MoveParent,
/*40619*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40664
/*40622*/           OPC_EmitMergeInputChains1_0,
/*40623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40635*/           OPC_EmitInteger, MVT::i1, 0, 
/*40638*/           OPC_EmitInteger, MVT::i1, 0, 
/*40641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40664*/         /*SwitchType*/ 42, MVT::v2f32,// ->40708
/*40666*/           OPC_EmitMergeInputChains1_0,
/*40667*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40670*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40673*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40676*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40679*/           OPC_EmitInteger, MVT::i1, 0, 
/*40682*/           OPC_EmitInteger, MVT::i1, 0, 
/*40685*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40688*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40708*/         /*SwitchType*/ 42, MVT::v4f32,// ->40752
/*40710*/           OPC_EmitMergeInputChains1_0,
/*40711*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40714*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40717*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40720*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40723*/           OPC_EmitInteger, MVT::i1, 0, 
/*40726*/           OPC_EmitInteger, MVT::i1, 0, 
/*40729*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40732*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40752*/         0, // EndSwitchType
/*40753*/       /*Scope*/ 27|128,1/*155*/, /*->40910*/
/*40755*/         OPC_CheckChild2Type, MVT::v4f32,
/*40757*/         OPC_RecordChild3, // #2 = $rsrc
/*40758*/         OPC_CheckChild3Type, MVT::v8i32,
/*40760*/         OPC_RecordChild4, // #3 = $sampler
/*40761*/         OPC_RecordChild5, // #4 = $dmask
/*40762*/         OPC_RecordChild6, // #5 = $unorm
/*40763*/         OPC_RecordChild7, // #6 = $glc
/*40764*/         OPC_MoveChild, 8,
/*40766*/         OPC_RecordNode, // #7 = $slc
/*40767*/         OPC_MoveParent,
/*40768*/         OPC_MoveChild, 9,
/*40770*/         OPC_RecordNode, // #8 = $lwe
/*40771*/         OPC_MoveParent,
/*40772*/         OPC_MoveChild, 10,
/*40774*/         OPC_RecordNode, // #9 = $da
/*40775*/         OPC_MoveParent,
/*40776*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40821
/*40779*/           OPC_EmitMergeInputChains1_0,
/*40780*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40783*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40786*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40789*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40792*/           OPC_EmitInteger, MVT::i1, 0, 
/*40795*/           OPC_EmitInteger, MVT::i1, 0, 
/*40798*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40801*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40804*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40821*/         /*SwitchType*/ 42, MVT::v2f32,// ->40865
/*40823*/           OPC_EmitMergeInputChains1_0,
/*40824*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40827*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40830*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40833*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40836*/           OPC_EmitInteger, MVT::i1, 0, 
/*40839*/           OPC_EmitInteger, MVT::i1, 0, 
/*40842*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40845*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40848*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40865*/         /*SwitchType*/ 42, MVT::v4f32,// ->40909
/*40867*/           OPC_EmitMergeInputChains1_0,
/*40868*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40871*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40874*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40877*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40880*/           OPC_EmitInteger, MVT::i1, 0, 
/*40883*/           OPC_EmitInteger, MVT::i1, 0, 
/*40886*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40889*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40892*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40909*/         0, // EndSwitchType
/*40910*/       /*Scope*/ 27|128,1/*155*/, /*->41067*/
/*40912*/         OPC_CheckChild2Type, MVT::v8f32,
/*40914*/         OPC_RecordChild3, // #2 = $rsrc
/*40915*/         OPC_CheckChild3Type, MVT::v8i32,
/*40917*/         OPC_RecordChild4, // #3 = $sampler
/*40918*/         OPC_RecordChild5, // #4 = $dmask
/*40919*/         OPC_RecordChild6, // #5 = $unorm
/*40920*/         OPC_RecordChild7, // #6 = $glc
/*40921*/         OPC_MoveChild, 8,
/*40923*/         OPC_RecordNode, // #7 = $slc
/*40924*/         OPC_MoveParent,
/*40925*/         OPC_MoveChild, 9,
/*40927*/         OPC_RecordNode, // #8 = $lwe
/*40928*/         OPC_MoveParent,
/*40929*/         OPC_MoveChild, 10,
/*40931*/         OPC_RecordNode, // #9 = $da
/*40932*/         OPC_MoveParent,
/*40933*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40978
/*40936*/           OPC_EmitMergeInputChains1_0,
/*40937*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40940*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40943*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40946*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40949*/           OPC_EmitInteger, MVT::i1, 0, 
/*40952*/           OPC_EmitInteger, MVT::i1, 0, 
/*40955*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40958*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40978*/         /*SwitchType*/ 42, MVT::v2f32,// ->41022
/*40980*/           OPC_EmitMergeInputChains1_0,
/*40981*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40984*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40987*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40990*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40993*/           OPC_EmitInteger, MVT::i1, 0, 
/*40996*/           OPC_EmitInteger, MVT::i1, 0, 
/*40999*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41002*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41022*/         /*SwitchType*/ 42, MVT::v4f32,// ->41066
/*41024*/           OPC_EmitMergeInputChains1_0,
/*41025*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41028*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41031*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41034*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41037*/           OPC_EmitInteger, MVT::i1, 0, 
/*41040*/           OPC_EmitInteger, MVT::i1, 0, 
/*41043*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41046*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41049*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41066*/         0, // EndSwitchType
/*41067*/       /*Scope*/ 27|128,1/*155*/, /*->41224*/
/*41069*/         OPC_CheckChild2Type, MVT::v16f32,
/*41071*/         OPC_RecordChild3, // #2 = $rsrc
/*41072*/         OPC_CheckChild3Type, MVT::v8i32,
/*41074*/         OPC_RecordChild4, // #3 = $sampler
/*41075*/         OPC_RecordChild5, // #4 = $dmask
/*41076*/         OPC_RecordChild6, // #5 = $unorm
/*41077*/         OPC_RecordChild7, // #6 = $glc
/*41078*/         OPC_MoveChild, 8,
/*41080*/         OPC_RecordNode, // #7 = $slc
/*41081*/         OPC_MoveParent,
/*41082*/         OPC_MoveChild, 9,
/*41084*/         OPC_RecordNode, // #8 = $lwe
/*41085*/         OPC_MoveParent,
/*41086*/         OPC_MoveChild, 10,
/*41088*/         OPC_RecordNode, // #9 = $da
/*41089*/         OPC_MoveParent,
/*41090*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41135
/*41093*/           OPC_EmitMergeInputChains1_0,
/*41094*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41100*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41103*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41106*/           OPC_EmitInteger, MVT::i1, 0, 
/*41109*/           OPC_EmitInteger, MVT::i1, 0, 
/*41112*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41115*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41135*/         /*SwitchType*/ 42, MVT::v2f32,// ->41179
/*41137*/           OPC_EmitMergeInputChains1_0,
/*41138*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41141*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41144*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41147*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41150*/           OPC_EmitInteger, MVT::i1, 0, 
/*41153*/           OPC_EmitInteger, MVT::i1, 0, 
/*41156*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41159*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41162*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41179*/         /*SwitchType*/ 42, MVT::v4f32,// ->41223
/*41181*/           OPC_EmitMergeInputChains1_0,
/*41182*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41185*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41188*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41191*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41194*/           OPC_EmitInteger, MVT::i1, 0, 
/*41197*/           OPC_EmitInteger, MVT::i1, 0, 
/*41200*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41203*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41206*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41223*/         0, // EndSwitchType
/*41224*/       0, /*End of Scope*/
/*41225*/     /*Scope*/ 23|128,6/*791*/, /*->42018*/
/*41227*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*41230*/       OPC_RecordChild2, // #1 = $addr
/*41231*/       OPC_Scope, 27|128,1/*155*/, /*->41389*/ // 5 children in Scope
/*41234*/         OPC_CheckChild2Type, MVT::f32,
/*41236*/         OPC_RecordChild3, // #2 = $rsrc
/*41237*/         OPC_CheckChild3Type, MVT::v8i32,
/*41239*/         OPC_RecordChild4, // #3 = $sampler
/*41240*/         OPC_RecordChild5, // #4 = $dmask
/*41241*/         OPC_RecordChild6, // #5 = $unorm
/*41242*/         OPC_RecordChild7, // #6 = $glc
/*41243*/         OPC_MoveChild, 8,
/*41245*/         OPC_RecordNode, // #7 = $slc
/*41246*/         OPC_MoveParent,
/*41247*/         OPC_MoveChild, 9,
/*41249*/         OPC_RecordNode, // #8 = $lwe
/*41250*/         OPC_MoveParent,
/*41251*/         OPC_MoveChild, 10,
/*41253*/         OPC_RecordNode, // #9 = $da
/*41254*/         OPC_MoveParent,
/*41255*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41300
/*41258*/           OPC_EmitMergeInputChains1_0,
/*41259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41271*/           OPC_EmitInteger, MVT::i1, 0, 
/*41274*/           OPC_EmitInteger, MVT::i1, 0, 
/*41277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41300*/         /*SwitchType*/ 42, MVT::v2f32,// ->41344
/*41302*/           OPC_EmitMergeInputChains1_0,
/*41303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41315*/           OPC_EmitInteger, MVT::i1, 0, 
/*41318*/           OPC_EmitInteger, MVT::i1, 0, 
/*41321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41344*/         /*SwitchType*/ 42, MVT::v4f32,// ->41388
/*41346*/           OPC_EmitMergeInputChains1_0,
/*41347*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41350*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41353*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41356*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41359*/           OPC_EmitInteger, MVT::i1, 0, 
/*41362*/           OPC_EmitInteger, MVT::i1, 0, 
/*41365*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41368*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41371*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41388*/         0, // EndSwitchType
/*41389*/       /*Scope*/ 27|128,1/*155*/, /*->41546*/
/*41391*/         OPC_CheckChild2Type, MVT::v2f32,
/*41393*/         OPC_RecordChild3, // #2 = $rsrc
/*41394*/         OPC_CheckChild3Type, MVT::v8i32,
/*41396*/         OPC_RecordChild4, // #3 = $sampler
/*41397*/         OPC_RecordChild5, // #4 = $dmask
/*41398*/         OPC_RecordChild6, // #5 = $unorm
/*41399*/         OPC_RecordChild7, // #6 = $glc
/*41400*/         OPC_MoveChild, 8,
/*41402*/         OPC_RecordNode, // #7 = $slc
/*41403*/         OPC_MoveParent,
/*41404*/         OPC_MoveChild, 9,
/*41406*/         OPC_RecordNode, // #8 = $lwe
/*41407*/         OPC_MoveParent,
/*41408*/         OPC_MoveChild, 10,
/*41410*/         OPC_RecordNode, // #9 = $da
/*41411*/         OPC_MoveParent,
/*41412*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41457
/*41415*/           OPC_EmitMergeInputChains1_0,
/*41416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41428*/           OPC_EmitInteger, MVT::i1, 0, 
/*41431*/           OPC_EmitInteger, MVT::i1, 0, 
/*41434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41457*/         /*SwitchType*/ 42, MVT::v2f32,// ->41501
/*41459*/           OPC_EmitMergeInputChains1_0,
/*41460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41472*/           OPC_EmitInteger, MVT::i1, 0, 
/*41475*/           OPC_EmitInteger, MVT::i1, 0, 
/*41478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41501*/         /*SwitchType*/ 42, MVT::v4f32,// ->41545
/*41503*/           OPC_EmitMergeInputChains1_0,
/*41504*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41507*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41510*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41513*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41516*/           OPC_EmitInteger, MVT::i1, 0, 
/*41519*/           OPC_EmitInteger, MVT::i1, 0, 
/*41522*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41525*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41528*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41545*/         0, // EndSwitchType
/*41546*/       /*Scope*/ 27|128,1/*155*/, /*->41703*/
/*41548*/         OPC_CheckChild2Type, MVT::v4f32,
/*41550*/         OPC_RecordChild3, // #2 = $rsrc
/*41551*/         OPC_CheckChild3Type, MVT::v8i32,
/*41553*/         OPC_RecordChild4, // #3 = $sampler
/*41554*/         OPC_RecordChild5, // #4 = $dmask
/*41555*/         OPC_RecordChild6, // #5 = $unorm
/*41556*/         OPC_RecordChild7, // #6 = $glc
/*41557*/         OPC_MoveChild, 8,
/*41559*/         OPC_RecordNode, // #7 = $slc
/*41560*/         OPC_MoveParent,
/*41561*/         OPC_MoveChild, 9,
/*41563*/         OPC_RecordNode, // #8 = $lwe
/*41564*/         OPC_MoveParent,
/*41565*/         OPC_MoveChild, 10,
/*41567*/         OPC_RecordNode, // #9 = $da
/*41568*/         OPC_MoveParent,
/*41569*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41614
/*41572*/           OPC_EmitMergeInputChains1_0,
/*41573*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41576*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41579*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41582*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41585*/           OPC_EmitInteger, MVT::i1, 0, 
/*41588*/           OPC_EmitInteger, MVT::i1, 0, 
/*41591*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41594*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41614*/         /*SwitchType*/ 42, MVT::v2f32,// ->41658
/*41616*/           OPC_EmitMergeInputChains1_0,
/*41617*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41620*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41623*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41626*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41629*/           OPC_EmitInteger, MVT::i1, 0, 
/*41632*/           OPC_EmitInteger, MVT::i1, 0, 
/*41635*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41638*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41658*/         /*SwitchType*/ 42, MVT::v4f32,// ->41702
/*41660*/           OPC_EmitMergeInputChains1_0,
/*41661*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41670*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41673*/           OPC_EmitInteger, MVT::i1, 0, 
/*41676*/           OPC_EmitInteger, MVT::i1, 0, 
/*41679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41682*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41702*/         0, // EndSwitchType
/*41703*/       /*Scope*/ 27|128,1/*155*/, /*->41860*/
/*41705*/         OPC_CheckChild2Type, MVT::v8f32,
/*41707*/         OPC_RecordChild3, // #2 = $rsrc
/*41708*/         OPC_CheckChild3Type, MVT::v8i32,
/*41710*/         OPC_RecordChild4, // #3 = $sampler
/*41711*/         OPC_RecordChild5, // #4 = $dmask
/*41712*/         OPC_RecordChild6, // #5 = $unorm
/*41713*/         OPC_RecordChild7, // #6 = $glc
/*41714*/         OPC_MoveChild, 8,
/*41716*/         OPC_RecordNode, // #7 = $slc
/*41717*/         OPC_MoveParent,
/*41718*/         OPC_MoveChild, 9,
/*41720*/         OPC_RecordNode, // #8 = $lwe
/*41721*/         OPC_MoveParent,
/*41722*/         OPC_MoveChild, 10,
/*41724*/         OPC_RecordNode, // #9 = $da
/*41725*/         OPC_MoveParent,
/*41726*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41771
/*41729*/           OPC_EmitMergeInputChains1_0,
/*41730*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41733*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41736*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41739*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41742*/           OPC_EmitInteger, MVT::i1, 0, 
/*41745*/           OPC_EmitInteger, MVT::i1, 0, 
/*41748*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41751*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41754*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41771*/         /*SwitchType*/ 42, MVT::v2f32,// ->41815
/*41773*/           OPC_EmitMergeInputChains1_0,
/*41774*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41777*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41780*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41783*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41786*/           OPC_EmitInteger, MVT::i1, 0, 
/*41789*/           OPC_EmitInteger, MVT::i1, 0, 
/*41792*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41795*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41798*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41815*/         /*SwitchType*/ 42, MVT::v4f32,// ->41859
/*41817*/           OPC_EmitMergeInputChains1_0,
/*41818*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41821*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41824*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41827*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41830*/           OPC_EmitInteger, MVT::i1, 0, 
/*41833*/           OPC_EmitInteger, MVT::i1, 0, 
/*41836*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41839*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41842*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41859*/         0, // EndSwitchType
/*41860*/       /*Scope*/ 27|128,1/*155*/, /*->42017*/
/*41862*/         OPC_CheckChild2Type, MVT::v16f32,
/*41864*/         OPC_RecordChild3, // #2 = $rsrc
/*41865*/         OPC_CheckChild3Type, MVT::v8i32,
/*41867*/         OPC_RecordChild4, // #3 = $sampler
/*41868*/         OPC_RecordChild5, // #4 = $dmask
/*41869*/         OPC_RecordChild6, // #5 = $unorm
/*41870*/         OPC_RecordChild7, // #6 = $glc
/*41871*/         OPC_MoveChild, 8,
/*41873*/         OPC_RecordNode, // #7 = $slc
/*41874*/         OPC_MoveParent,
/*41875*/         OPC_MoveChild, 9,
/*41877*/         OPC_RecordNode, // #8 = $lwe
/*41878*/         OPC_MoveParent,
/*41879*/         OPC_MoveChild, 10,
/*41881*/         OPC_RecordNode, // #9 = $da
/*41882*/         OPC_MoveParent,
/*41883*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41928
/*41886*/           OPC_EmitMergeInputChains1_0,
/*41887*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41890*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41893*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41896*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41899*/           OPC_EmitInteger, MVT::i1, 0, 
/*41902*/           OPC_EmitInteger, MVT::i1, 0, 
/*41905*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41908*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41911*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41928*/         /*SwitchType*/ 42, MVT::v2f32,// ->41972
/*41930*/           OPC_EmitMergeInputChains1_0,
/*41931*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41934*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41937*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41940*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41943*/           OPC_EmitInteger, MVT::i1, 0, 
/*41946*/           OPC_EmitInteger, MVT::i1, 0, 
/*41949*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41952*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41955*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41972*/         /*SwitchType*/ 42, MVT::v4f32,// ->42016
/*41974*/           OPC_EmitMergeInputChains1_0,
/*41975*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41978*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41981*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41984*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41987*/           OPC_EmitInteger, MVT::i1, 0, 
/*41990*/           OPC_EmitInteger, MVT::i1, 0, 
/*41993*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41996*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41999*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42016*/         0, // EndSwitchType
/*42017*/       0, /*End of Scope*/
/*42018*/     /*Scope*/ 23|128,6/*791*/, /*->42811*/
/*42020*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*42023*/       OPC_RecordChild2, // #1 = $addr
/*42024*/       OPC_Scope, 27|128,1/*155*/, /*->42182*/ // 5 children in Scope
/*42027*/         OPC_CheckChild2Type, MVT::f32,
/*42029*/         OPC_RecordChild3, // #2 = $rsrc
/*42030*/         OPC_CheckChild3Type, MVT::v8i32,
/*42032*/         OPC_RecordChild4, // #3 = $sampler
/*42033*/         OPC_RecordChild5, // #4 = $dmask
/*42034*/         OPC_RecordChild6, // #5 = $unorm
/*42035*/         OPC_RecordChild7, // #6 = $glc
/*42036*/         OPC_MoveChild, 8,
/*42038*/         OPC_RecordNode, // #7 = $slc
/*42039*/         OPC_MoveParent,
/*42040*/         OPC_MoveChild, 9,
/*42042*/         OPC_RecordNode, // #8 = $lwe
/*42043*/         OPC_MoveParent,
/*42044*/         OPC_MoveChild, 10,
/*42046*/         OPC_RecordNode, // #9 = $da
/*42047*/         OPC_MoveParent,
/*42048*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42093
/*42051*/           OPC_EmitMergeInputChains1_0,
/*42052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42064*/           OPC_EmitInteger, MVT::i1, 0, 
/*42067*/           OPC_EmitInteger, MVT::i1, 0, 
/*42070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42093*/         /*SwitchType*/ 42, MVT::v2f32,// ->42137
/*42095*/           OPC_EmitMergeInputChains1_0,
/*42096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42108*/           OPC_EmitInteger, MVT::i1, 0, 
/*42111*/           OPC_EmitInteger, MVT::i1, 0, 
/*42114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42137*/         /*SwitchType*/ 42, MVT::v4f32,// ->42181
/*42139*/           OPC_EmitMergeInputChains1_0,
/*42140*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42143*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42146*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42149*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42152*/           OPC_EmitInteger, MVT::i1, 0, 
/*42155*/           OPC_EmitInteger, MVT::i1, 0, 
/*42158*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42161*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42164*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42181*/         0, // EndSwitchType
/*42182*/       /*Scope*/ 27|128,1/*155*/, /*->42339*/
/*42184*/         OPC_CheckChild2Type, MVT::v2f32,
/*42186*/         OPC_RecordChild3, // #2 = $rsrc
/*42187*/         OPC_CheckChild3Type, MVT::v8i32,
/*42189*/         OPC_RecordChild4, // #3 = $sampler
/*42190*/         OPC_RecordChild5, // #4 = $dmask
/*42191*/         OPC_RecordChild6, // #5 = $unorm
/*42192*/         OPC_RecordChild7, // #6 = $glc
/*42193*/         OPC_MoveChild, 8,
/*42195*/         OPC_RecordNode, // #7 = $slc
/*42196*/         OPC_MoveParent,
/*42197*/         OPC_MoveChild, 9,
/*42199*/         OPC_RecordNode, // #8 = $lwe
/*42200*/         OPC_MoveParent,
/*42201*/         OPC_MoveChild, 10,
/*42203*/         OPC_RecordNode, // #9 = $da
/*42204*/         OPC_MoveParent,
/*42205*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42250
/*42208*/           OPC_EmitMergeInputChains1_0,
/*42209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42221*/           OPC_EmitInteger, MVT::i1, 0, 
/*42224*/           OPC_EmitInteger, MVT::i1, 0, 
/*42227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42250*/         /*SwitchType*/ 42, MVT::v2f32,// ->42294
/*42252*/           OPC_EmitMergeInputChains1_0,
/*42253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42265*/           OPC_EmitInteger, MVT::i1, 0, 
/*42268*/           OPC_EmitInteger, MVT::i1, 0, 
/*42271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42294*/         /*SwitchType*/ 42, MVT::v4f32,// ->42338
/*42296*/           OPC_EmitMergeInputChains1_0,
/*42297*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42300*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42303*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42306*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42309*/           OPC_EmitInteger, MVT::i1, 0, 
/*42312*/           OPC_EmitInteger, MVT::i1, 0, 
/*42315*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42318*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42321*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42338*/         0, // EndSwitchType
/*42339*/       /*Scope*/ 27|128,1/*155*/, /*->42496*/
/*42341*/         OPC_CheckChild2Type, MVT::v4f32,
/*42343*/         OPC_RecordChild3, // #2 = $rsrc
/*42344*/         OPC_CheckChild3Type, MVT::v8i32,
/*42346*/         OPC_RecordChild4, // #3 = $sampler
/*42347*/         OPC_RecordChild5, // #4 = $dmask
/*42348*/         OPC_RecordChild6, // #5 = $unorm
/*42349*/         OPC_RecordChild7, // #6 = $glc
/*42350*/         OPC_MoveChild, 8,
/*42352*/         OPC_RecordNode, // #7 = $slc
/*42353*/         OPC_MoveParent,
/*42354*/         OPC_MoveChild, 9,
/*42356*/         OPC_RecordNode, // #8 = $lwe
/*42357*/         OPC_MoveParent,
/*42358*/         OPC_MoveChild, 10,
/*42360*/         OPC_RecordNode, // #9 = $da
/*42361*/         OPC_MoveParent,
/*42362*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42407
/*42365*/           OPC_EmitMergeInputChains1_0,
/*42366*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42369*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42372*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42375*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42378*/           OPC_EmitInteger, MVT::i1, 0, 
/*42381*/           OPC_EmitInteger, MVT::i1, 0, 
/*42384*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42387*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42390*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42407*/         /*SwitchType*/ 42, MVT::v2f32,// ->42451
/*42409*/           OPC_EmitMergeInputChains1_0,
/*42410*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42413*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42416*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42419*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42422*/           OPC_EmitInteger, MVT::i1, 0, 
/*42425*/           OPC_EmitInteger, MVT::i1, 0, 
/*42428*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42431*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42451*/         /*SwitchType*/ 42, MVT::v4f32,// ->42495
/*42453*/           OPC_EmitMergeInputChains1_0,
/*42454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42457*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42460*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42463*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42466*/           OPC_EmitInteger, MVT::i1, 0, 
/*42469*/           OPC_EmitInteger, MVT::i1, 0, 
/*42472*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42475*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42495*/         0, // EndSwitchType
/*42496*/       /*Scope*/ 27|128,1/*155*/, /*->42653*/
/*42498*/         OPC_CheckChild2Type, MVT::v8f32,
/*42500*/         OPC_RecordChild3, // #2 = $rsrc
/*42501*/         OPC_CheckChild3Type, MVT::v8i32,
/*42503*/         OPC_RecordChild4, // #3 = $sampler
/*42504*/         OPC_RecordChild5, // #4 = $dmask
/*42505*/         OPC_RecordChild6, // #5 = $unorm
/*42506*/         OPC_RecordChild7, // #6 = $glc
/*42507*/         OPC_MoveChild, 8,
/*42509*/         OPC_RecordNode, // #7 = $slc
/*42510*/         OPC_MoveParent,
/*42511*/         OPC_MoveChild, 9,
/*42513*/         OPC_RecordNode, // #8 = $lwe
/*42514*/         OPC_MoveParent,
/*42515*/         OPC_MoveChild, 10,
/*42517*/         OPC_RecordNode, // #9 = $da
/*42518*/         OPC_MoveParent,
/*42519*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42564
/*42522*/           OPC_EmitMergeInputChains1_0,
/*42523*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42526*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42529*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42532*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42535*/           OPC_EmitInteger, MVT::i1, 0, 
/*42538*/           OPC_EmitInteger, MVT::i1, 0, 
/*42541*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42544*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42564*/         /*SwitchType*/ 42, MVT::v2f32,// ->42608
/*42566*/           OPC_EmitMergeInputChains1_0,
/*42567*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42570*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42573*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42576*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42579*/           OPC_EmitInteger, MVT::i1, 0, 
/*42582*/           OPC_EmitInteger, MVT::i1, 0, 
/*42585*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42588*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42591*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42608*/         /*SwitchType*/ 42, MVT::v4f32,// ->42652
/*42610*/           OPC_EmitMergeInputChains1_0,
/*42611*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42614*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42617*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42620*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42623*/           OPC_EmitInteger, MVT::i1, 0, 
/*42626*/           OPC_EmitInteger, MVT::i1, 0, 
/*42629*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42632*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42635*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42652*/         0, // EndSwitchType
/*42653*/       /*Scope*/ 27|128,1/*155*/, /*->42810*/
/*42655*/         OPC_CheckChild2Type, MVT::v16f32,
/*42657*/         OPC_RecordChild3, // #2 = $rsrc
/*42658*/         OPC_CheckChild3Type, MVT::v8i32,
/*42660*/         OPC_RecordChild4, // #3 = $sampler
/*42661*/         OPC_RecordChild5, // #4 = $dmask
/*42662*/         OPC_RecordChild6, // #5 = $unorm
/*42663*/         OPC_RecordChild7, // #6 = $glc
/*42664*/         OPC_MoveChild, 8,
/*42666*/         OPC_RecordNode, // #7 = $slc
/*42667*/         OPC_MoveParent,
/*42668*/         OPC_MoveChild, 9,
/*42670*/         OPC_RecordNode, // #8 = $lwe
/*42671*/         OPC_MoveParent,
/*42672*/         OPC_MoveChild, 10,
/*42674*/         OPC_RecordNode, // #9 = $da
/*42675*/         OPC_MoveParent,
/*42676*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42721
/*42679*/           OPC_EmitMergeInputChains1_0,
/*42680*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42683*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42686*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42689*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42692*/           OPC_EmitInteger, MVT::i1, 0, 
/*42695*/           OPC_EmitInteger, MVT::i1, 0, 
/*42698*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42701*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42721*/         /*SwitchType*/ 42, MVT::v2f32,// ->42765
/*42723*/           OPC_EmitMergeInputChains1_0,
/*42724*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42727*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42730*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42733*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42736*/           OPC_EmitInteger, MVT::i1, 0, 
/*42739*/           OPC_EmitInteger, MVT::i1, 0, 
/*42742*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42745*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42748*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42765*/         /*SwitchType*/ 42, MVT::v4f32,// ->42809
/*42767*/           OPC_EmitMergeInputChains1_0,
/*42768*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42771*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42774*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42777*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42780*/           OPC_EmitInteger, MVT::i1, 0, 
/*42783*/           OPC_EmitInteger, MVT::i1, 0, 
/*42786*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42789*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42792*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42809*/         0, // EndSwitchType
/*42810*/       0, /*End of Scope*/
/*42811*/     /*Scope*/ 23|128,6/*791*/, /*->43604*/
/*42813*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*42816*/       OPC_RecordChild2, // #1 = $addr
/*42817*/       OPC_Scope, 27|128,1/*155*/, /*->42975*/ // 5 children in Scope
/*42820*/         OPC_CheckChild2Type, MVT::f32,
/*42822*/         OPC_RecordChild3, // #2 = $rsrc
/*42823*/         OPC_CheckChild3Type, MVT::v8i32,
/*42825*/         OPC_RecordChild4, // #3 = $sampler
/*42826*/         OPC_RecordChild5, // #4 = $dmask
/*42827*/         OPC_RecordChild6, // #5 = $unorm
/*42828*/         OPC_RecordChild7, // #6 = $glc
/*42829*/         OPC_MoveChild, 8,
/*42831*/         OPC_RecordNode, // #7 = $slc
/*42832*/         OPC_MoveParent,
/*42833*/         OPC_MoveChild, 9,
/*42835*/         OPC_RecordNode, // #8 = $lwe
/*42836*/         OPC_MoveParent,
/*42837*/         OPC_MoveChild, 10,
/*42839*/         OPC_RecordNode, // #9 = $da
/*42840*/         OPC_MoveParent,
/*42841*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42886
/*42844*/           OPC_EmitMergeInputChains1_0,
/*42845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42857*/           OPC_EmitInteger, MVT::i1, 0, 
/*42860*/           OPC_EmitInteger, MVT::i1, 0, 
/*42863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42886*/         /*SwitchType*/ 42, MVT::v2f32,// ->42930
/*42888*/           OPC_EmitMergeInputChains1_0,
/*42889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42901*/           OPC_EmitInteger, MVT::i1, 0, 
/*42904*/           OPC_EmitInteger, MVT::i1, 0, 
/*42907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42930*/         /*SwitchType*/ 42, MVT::v4f32,// ->42974
/*42932*/           OPC_EmitMergeInputChains1_0,
/*42933*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42936*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42939*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42942*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42945*/           OPC_EmitInteger, MVT::i1, 0, 
/*42948*/           OPC_EmitInteger, MVT::i1, 0, 
/*42951*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42954*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42957*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42974*/         0, // EndSwitchType
/*42975*/       /*Scope*/ 27|128,1/*155*/, /*->43132*/
/*42977*/         OPC_CheckChild2Type, MVT::v2f32,
/*42979*/         OPC_RecordChild3, // #2 = $rsrc
/*42980*/         OPC_CheckChild3Type, MVT::v8i32,
/*42982*/         OPC_RecordChild4, // #3 = $sampler
/*42983*/         OPC_RecordChild5, // #4 = $dmask
/*42984*/         OPC_RecordChild6, // #5 = $unorm
/*42985*/         OPC_RecordChild7, // #6 = $glc
/*42986*/         OPC_MoveChild, 8,
/*42988*/         OPC_RecordNode, // #7 = $slc
/*42989*/         OPC_MoveParent,
/*42990*/         OPC_MoveChild, 9,
/*42992*/         OPC_RecordNode, // #8 = $lwe
/*42993*/         OPC_MoveParent,
/*42994*/         OPC_MoveChild, 10,
/*42996*/         OPC_RecordNode, // #9 = $da
/*42997*/         OPC_MoveParent,
/*42998*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43043
/*43001*/           OPC_EmitMergeInputChains1_0,
/*43002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43014*/           OPC_EmitInteger, MVT::i1, 0, 
/*43017*/           OPC_EmitInteger, MVT::i1, 0, 
/*43020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43043*/         /*SwitchType*/ 42, MVT::v2f32,// ->43087
/*43045*/           OPC_EmitMergeInputChains1_0,
/*43046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43058*/           OPC_EmitInteger, MVT::i1, 0, 
/*43061*/           OPC_EmitInteger, MVT::i1, 0, 
/*43064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43087*/         /*SwitchType*/ 42, MVT::v4f32,// ->43131
/*43089*/           OPC_EmitMergeInputChains1_0,
/*43090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43102*/           OPC_EmitInteger, MVT::i1, 0, 
/*43105*/           OPC_EmitInteger, MVT::i1, 0, 
/*43108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43131*/         0, // EndSwitchType
/*43132*/       /*Scope*/ 27|128,1/*155*/, /*->43289*/
/*43134*/         OPC_CheckChild2Type, MVT::v4f32,
/*43136*/         OPC_RecordChild3, // #2 = $rsrc
/*43137*/         OPC_CheckChild3Type, MVT::v8i32,
/*43139*/         OPC_RecordChild4, // #3 = $sampler
/*43140*/         OPC_RecordChild5, // #4 = $dmask
/*43141*/         OPC_RecordChild6, // #5 = $unorm
/*43142*/         OPC_RecordChild7, // #6 = $glc
/*43143*/         OPC_MoveChild, 8,
/*43145*/         OPC_RecordNode, // #7 = $slc
/*43146*/         OPC_MoveParent,
/*43147*/         OPC_MoveChild, 9,
/*43149*/         OPC_RecordNode, // #8 = $lwe
/*43150*/         OPC_MoveParent,
/*43151*/         OPC_MoveChild, 10,
/*43153*/         OPC_RecordNode, // #9 = $da
/*43154*/         OPC_MoveParent,
/*43155*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43200
/*43158*/           OPC_EmitMergeInputChains1_0,
/*43159*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43162*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43165*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43168*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43171*/           OPC_EmitInteger, MVT::i1, 0, 
/*43174*/           OPC_EmitInteger, MVT::i1, 0, 
/*43177*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43180*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43200*/         /*SwitchType*/ 42, MVT::v2f32,// ->43244
/*43202*/           OPC_EmitMergeInputChains1_0,
/*43203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43215*/           OPC_EmitInteger, MVT::i1, 0, 
/*43218*/           OPC_EmitInteger, MVT::i1, 0, 
/*43221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43244*/         /*SwitchType*/ 42, MVT::v4f32,// ->43288
/*43246*/           OPC_EmitMergeInputChains1_0,
/*43247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43259*/           OPC_EmitInteger, MVT::i1, 0, 
/*43262*/           OPC_EmitInteger, MVT::i1, 0, 
/*43265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43288*/         0, // EndSwitchType
/*43289*/       /*Scope*/ 27|128,1/*155*/, /*->43446*/
/*43291*/         OPC_CheckChild2Type, MVT::v8f32,
/*43293*/         OPC_RecordChild3, // #2 = $rsrc
/*43294*/         OPC_CheckChild3Type, MVT::v8i32,
/*43296*/         OPC_RecordChild4, // #3 = $sampler
/*43297*/         OPC_RecordChild5, // #4 = $dmask
/*43298*/         OPC_RecordChild6, // #5 = $unorm
/*43299*/         OPC_RecordChild7, // #6 = $glc
/*43300*/         OPC_MoveChild, 8,
/*43302*/         OPC_RecordNode, // #7 = $slc
/*43303*/         OPC_MoveParent,
/*43304*/         OPC_MoveChild, 9,
/*43306*/         OPC_RecordNode, // #8 = $lwe
/*43307*/         OPC_MoveParent,
/*43308*/         OPC_MoveChild, 10,
/*43310*/         OPC_RecordNode, // #9 = $da
/*43311*/         OPC_MoveParent,
/*43312*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43357
/*43315*/           OPC_EmitMergeInputChains1_0,
/*43316*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43319*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43322*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43325*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43328*/           OPC_EmitInteger, MVT::i1, 0, 
/*43331*/           OPC_EmitInteger, MVT::i1, 0, 
/*43334*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43337*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43357*/         /*SwitchType*/ 42, MVT::v2f32,// ->43401
/*43359*/           OPC_EmitMergeInputChains1_0,
/*43360*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43363*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43366*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43369*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43372*/           OPC_EmitInteger, MVT::i1, 0, 
/*43375*/           OPC_EmitInteger, MVT::i1, 0, 
/*43378*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43381*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43384*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43401*/         /*SwitchType*/ 42, MVT::v4f32,// ->43445
/*43403*/           OPC_EmitMergeInputChains1_0,
/*43404*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43407*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43410*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43413*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43416*/           OPC_EmitInteger, MVT::i1, 0, 
/*43419*/           OPC_EmitInteger, MVT::i1, 0, 
/*43422*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43425*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43428*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43445*/         0, // EndSwitchType
/*43446*/       /*Scope*/ 27|128,1/*155*/, /*->43603*/
/*43448*/         OPC_CheckChild2Type, MVT::v16f32,
/*43450*/         OPC_RecordChild3, // #2 = $rsrc
/*43451*/         OPC_CheckChild3Type, MVT::v8i32,
/*43453*/         OPC_RecordChild4, // #3 = $sampler
/*43454*/         OPC_RecordChild5, // #4 = $dmask
/*43455*/         OPC_RecordChild6, // #5 = $unorm
/*43456*/         OPC_RecordChild7, // #6 = $glc
/*43457*/         OPC_MoveChild, 8,
/*43459*/         OPC_RecordNode, // #7 = $slc
/*43460*/         OPC_MoveParent,
/*43461*/         OPC_MoveChild, 9,
/*43463*/         OPC_RecordNode, // #8 = $lwe
/*43464*/         OPC_MoveParent,
/*43465*/         OPC_MoveChild, 10,
/*43467*/         OPC_RecordNode, // #9 = $da
/*43468*/         OPC_MoveParent,
/*43469*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43514
/*43472*/           OPC_EmitMergeInputChains1_0,
/*43473*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43476*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43479*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43482*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43485*/           OPC_EmitInteger, MVT::i1, 0, 
/*43488*/           OPC_EmitInteger, MVT::i1, 0, 
/*43491*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43494*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43514*/         /*SwitchType*/ 42, MVT::v2f32,// ->43558
/*43516*/           OPC_EmitMergeInputChains1_0,
/*43517*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43520*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43523*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43526*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43529*/           OPC_EmitInteger, MVT::i1, 0, 
/*43532*/           OPC_EmitInteger, MVT::i1, 0, 
/*43535*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43538*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43541*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43558*/         /*SwitchType*/ 42, MVT::v4f32,// ->43602
/*43560*/           OPC_EmitMergeInputChains1_0,
/*43561*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43564*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43567*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43570*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43573*/           OPC_EmitInteger, MVT::i1, 0, 
/*43576*/           OPC_EmitInteger, MVT::i1, 0, 
/*43579*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43582*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43585*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43602*/         0, // EndSwitchType
/*43603*/       0, /*End of Scope*/
/*43604*/     /*Scope*/ 23|128,6/*791*/, /*->44397*/
/*43606*/       OPC_CheckChild1Integer, 5|128,3/*389*/, 
/*43609*/       OPC_RecordChild2, // #1 = $addr
/*43610*/       OPC_Scope, 27|128,1/*155*/, /*->43768*/ // 5 children in Scope
/*43613*/         OPC_CheckChild2Type, MVT::f32,
/*43615*/         OPC_RecordChild3, // #2 = $rsrc
/*43616*/         OPC_CheckChild3Type, MVT::v8i32,
/*43618*/         OPC_RecordChild4, // #3 = $sampler
/*43619*/         OPC_RecordChild5, // #4 = $dmask
/*43620*/         OPC_RecordChild6, // #5 = $unorm
/*43621*/         OPC_RecordChild7, // #6 = $glc
/*43622*/         OPC_MoveChild, 8,
/*43624*/         OPC_RecordNode, // #7 = $slc
/*43625*/         OPC_MoveParent,
/*43626*/         OPC_MoveChild, 9,
/*43628*/         OPC_RecordNode, // #8 = $lwe
/*43629*/         OPC_MoveParent,
/*43630*/         OPC_MoveChild, 10,
/*43632*/         OPC_RecordNode, // #9 = $da
/*43633*/         OPC_MoveParent,
/*43634*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43679
/*43637*/           OPC_EmitMergeInputChains1_0,
/*43638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43650*/           OPC_EmitInteger, MVT::i1, 0, 
/*43653*/           OPC_EmitInteger, MVT::i1, 0, 
/*43656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43679*/         /*SwitchType*/ 42, MVT::v2f32,// ->43723
/*43681*/           OPC_EmitMergeInputChains1_0,
/*43682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43694*/           OPC_EmitInteger, MVT::i1, 0, 
/*43697*/           OPC_EmitInteger, MVT::i1, 0, 
/*43700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43723*/         /*SwitchType*/ 42, MVT::v4f32,// ->43767
/*43725*/           OPC_EmitMergeInputChains1_0,
/*43726*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43729*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43732*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43735*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43738*/           OPC_EmitInteger, MVT::i1, 0, 
/*43741*/           OPC_EmitInteger, MVT::i1, 0, 
/*43744*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43747*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43767*/         0, // EndSwitchType
/*43768*/       /*Scope*/ 27|128,1/*155*/, /*->43925*/
/*43770*/         OPC_CheckChild2Type, MVT::v2f32,
/*43772*/         OPC_RecordChild3, // #2 = $rsrc
/*43773*/         OPC_CheckChild3Type, MVT::v8i32,
/*43775*/         OPC_RecordChild4, // #3 = $sampler
/*43776*/         OPC_RecordChild5, // #4 = $dmask
/*43777*/         OPC_RecordChild6, // #5 = $unorm
/*43778*/         OPC_RecordChild7, // #6 = $glc
/*43779*/         OPC_MoveChild, 8,
/*43781*/         OPC_RecordNode, // #7 = $slc
/*43782*/         OPC_MoveParent,
/*43783*/         OPC_MoveChild, 9,
/*43785*/         OPC_RecordNode, // #8 = $lwe
/*43786*/         OPC_MoveParent,
/*43787*/         OPC_MoveChild, 10,
/*43789*/         OPC_RecordNode, // #9 = $da
/*43790*/         OPC_MoveParent,
/*43791*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43836
/*43794*/           OPC_EmitMergeInputChains1_0,
/*43795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43807*/           OPC_EmitInteger, MVT::i1, 0, 
/*43810*/           OPC_EmitInteger, MVT::i1, 0, 
/*43813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43836*/         /*SwitchType*/ 42, MVT::v2f32,// ->43880
/*43838*/           OPC_EmitMergeInputChains1_0,
/*43839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43851*/           OPC_EmitInteger, MVT::i1, 0, 
/*43854*/           OPC_EmitInteger, MVT::i1, 0, 
/*43857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43880*/         /*SwitchType*/ 42, MVT::v4f32,// ->43924
/*43882*/           OPC_EmitMergeInputChains1_0,
/*43883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43895*/           OPC_EmitInteger, MVT::i1, 0, 
/*43898*/           OPC_EmitInteger, MVT::i1, 0, 
/*43901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43924*/         0, // EndSwitchType
/*43925*/       /*Scope*/ 27|128,1/*155*/, /*->44082*/
/*43927*/         OPC_CheckChild2Type, MVT::v4f32,
/*43929*/         OPC_RecordChild3, // #2 = $rsrc
/*43930*/         OPC_CheckChild3Type, MVT::v8i32,
/*43932*/         OPC_RecordChild4, // #3 = $sampler
/*43933*/         OPC_RecordChild5, // #4 = $dmask
/*43934*/         OPC_RecordChild6, // #5 = $unorm
/*43935*/         OPC_RecordChild7, // #6 = $glc
/*43936*/         OPC_MoveChild, 8,
/*43938*/         OPC_RecordNode, // #7 = $slc
/*43939*/         OPC_MoveParent,
/*43940*/         OPC_MoveChild, 9,
/*43942*/         OPC_RecordNode, // #8 = $lwe
/*43943*/         OPC_MoveParent,
/*43944*/         OPC_MoveChild, 10,
/*43946*/         OPC_RecordNode, // #9 = $da
/*43947*/         OPC_MoveParent,
/*43948*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43993
/*43951*/           OPC_EmitMergeInputChains1_0,
/*43952*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43955*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43958*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43961*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43964*/           OPC_EmitInteger, MVT::i1, 0, 
/*43967*/           OPC_EmitInteger, MVT::i1, 0, 
/*43970*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43973*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43993*/         /*SwitchType*/ 42, MVT::v2f32,// ->44037
/*43995*/           OPC_EmitMergeInputChains1_0,
/*43996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44008*/           OPC_EmitInteger, MVT::i1, 0, 
/*44011*/           OPC_EmitInteger, MVT::i1, 0, 
/*44014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44037*/         /*SwitchType*/ 42, MVT::v4f32,// ->44081
/*44039*/           OPC_EmitMergeInputChains1_0,
/*44040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44052*/           OPC_EmitInteger, MVT::i1, 0, 
/*44055*/           OPC_EmitInteger, MVT::i1, 0, 
/*44058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44081*/         0, // EndSwitchType
/*44082*/       /*Scope*/ 27|128,1/*155*/, /*->44239*/
/*44084*/         OPC_CheckChild2Type, MVT::v8f32,
/*44086*/         OPC_RecordChild3, // #2 = $rsrc
/*44087*/         OPC_CheckChild3Type, MVT::v8i32,
/*44089*/         OPC_RecordChild4, // #3 = $sampler
/*44090*/         OPC_RecordChild5, // #4 = $dmask
/*44091*/         OPC_RecordChild6, // #5 = $unorm
/*44092*/         OPC_RecordChild7, // #6 = $glc
/*44093*/         OPC_MoveChild, 8,
/*44095*/         OPC_RecordNode, // #7 = $slc
/*44096*/         OPC_MoveParent,
/*44097*/         OPC_MoveChild, 9,
/*44099*/         OPC_RecordNode, // #8 = $lwe
/*44100*/         OPC_MoveParent,
/*44101*/         OPC_MoveChild, 10,
/*44103*/         OPC_RecordNode, // #9 = $da
/*44104*/         OPC_MoveParent,
/*44105*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44150
/*44108*/           OPC_EmitMergeInputChains1_0,
/*44109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44121*/           OPC_EmitInteger, MVT::i1, 0, 
/*44124*/           OPC_EmitInteger, MVT::i1, 0, 
/*44127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44150*/         /*SwitchType*/ 42, MVT::v2f32,// ->44194
/*44152*/           OPC_EmitMergeInputChains1_0,
/*44153*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44156*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44159*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44162*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44165*/           OPC_EmitInteger, MVT::i1, 0, 
/*44168*/           OPC_EmitInteger, MVT::i1, 0, 
/*44171*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44174*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44194*/         /*SwitchType*/ 42, MVT::v4f32,// ->44238
/*44196*/           OPC_EmitMergeInputChains1_0,
/*44197*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44203*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44206*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44209*/           OPC_EmitInteger, MVT::i1, 0, 
/*44212*/           OPC_EmitInteger, MVT::i1, 0, 
/*44215*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44218*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44221*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44238*/         0, // EndSwitchType
/*44239*/       /*Scope*/ 27|128,1/*155*/, /*->44396*/
/*44241*/         OPC_CheckChild2Type, MVT::v16f32,
/*44243*/         OPC_RecordChild3, // #2 = $rsrc
/*44244*/         OPC_CheckChild3Type, MVT::v8i32,
/*44246*/         OPC_RecordChild4, // #3 = $sampler
/*44247*/         OPC_RecordChild5, // #4 = $dmask
/*44248*/         OPC_RecordChild6, // #5 = $unorm
/*44249*/         OPC_RecordChild7, // #6 = $glc
/*44250*/         OPC_MoveChild, 8,
/*44252*/         OPC_RecordNode, // #7 = $slc
/*44253*/         OPC_MoveParent,
/*44254*/         OPC_MoveChild, 9,
/*44256*/         OPC_RecordNode, // #8 = $lwe
/*44257*/         OPC_MoveParent,
/*44258*/         OPC_MoveChild, 10,
/*44260*/         OPC_RecordNode, // #9 = $da
/*44261*/         OPC_MoveParent,
/*44262*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44307
/*44265*/           OPC_EmitMergeInputChains1_0,
/*44266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44278*/           OPC_EmitInteger, MVT::i1, 0, 
/*44281*/           OPC_EmitInteger, MVT::i1, 0, 
/*44284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44307*/         /*SwitchType*/ 42, MVT::v2f32,// ->44351
/*44309*/           OPC_EmitMergeInputChains1_0,
/*44310*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44313*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44316*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44319*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44322*/           OPC_EmitInteger, MVT::i1, 0, 
/*44325*/           OPC_EmitInteger, MVT::i1, 0, 
/*44328*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44331*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44334*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44351*/         /*SwitchType*/ 42, MVT::v4f32,// ->44395
/*44353*/           OPC_EmitMergeInputChains1_0,
/*44354*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44357*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44360*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44363*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44366*/           OPC_EmitInteger, MVT::i1, 0, 
/*44369*/           OPC_EmitInteger, MVT::i1, 0, 
/*44372*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44375*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44378*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44395*/         0, // EndSwitchType
/*44396*/       0, /*End of Scope*/
/*44397*/     /*Scope*/ 23|128,6/*791*/, /*->45190*/
/*44399*/       OPC_CheckChild1Integer, 22|128,3/*406*/, 
/*44402*/       OPC_RecordChild2, // #1 = $addr
/*44403*/       OPC_Scope, 27|128,1/*155*/, /*->44561*/ // 5 children in Scope
/*44406*/         OPC_CheckChild2Type, MVT::f32,
/*44408*/         OPC_RecordChild3, // #2 = $rsrc
/*44409*/         OPC_CheckChild3Type, MVT::v8i32,
/*44411*/         OPC_RecordChild4, // #3 = $sampler
/*44412*/         OPC_RecordChild5, // #4 = $dmask
/*44413*/         OPC_RecordChild6, // #5 = $unorm
/*44414*/         OPC_RecordChild7, // #6 = $glc
/*44415*/         OPC_MoveChild, 8,
/*44417*/         OPC_RecordNode, // #7 = $slc
/*44418*/         OPC_MoveParent,
/*44419*/         OPC_MoveChild, 9,
/*44421*/         OPC_RecordNode, // #8 = $lwe
/*44422*/         OPC_MoveParent,
/*44423*/         OPC_MoveChild, 10,
/*44425*/         OPC_RecordNode, // #9 = $da
/*44426*/         OPC_MoveParent,
/*44427*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44472
/*44430*/           OPC_EmitMergeInputChains1_0,
/*44431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44443*/           OPC_EmitInteger, MVT::i1, 0, 
/*44446*/           OPC_EmitInteger, MVT::i1, 0, 
/*44449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44472*/         /*SwitchType*/ 42, MVT::v2f32,// ->44516
/*44474*/           OPC_EmitMergeInputChains1_0,
/*44475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44487*/           OPC_EmitInteger, MVT::i1, 0, 
/*44490*/           OPC_EmitInteger, MVT::i1, 0, 
/*44493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44516*/         /*SwitchType*/ 42, MVT::v4f32,// ->44560
/*44518*/           OPC_EmitMergeInputChains1_0,
/*44519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44522*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44531*/           OPC_EmitInteger, MVT::i1, 0, 
/*44534*/           OPC_EmitInteger, MVT::i1, 0, 
/*44537*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44540*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44560*/         0, // EndSwitchType
/*44561*/       /*Scope*/ 27|128,1/*155*/, /*->44718*/
/*44563*/         OPC_CheckChild2Type, MVT::v2f32,
/*44565*/         OPC_RecordChild3, // #2 = $rsrc
/*44566*/         OPC_CheckChild3Type, MVT::v8i32,
/*44568*/         OPC_RecordChild4, // #3 = $sampler
/*44569*/         OPC_RecordChild5, // #4 = $dmask
/*44570*/         OPC_RecordChild6, // #5 = $unorm
/*44571*/         OPC_RecordChild7, // #6 = $glc
/*44572*/         OPC_MoveChild, 8,
/*44574*/         OPC_RecordNode, // #7 = $slc
/*44575*/         OPC_MoveParent,
/*44576*/         OPC_MoveChild, 9,
/*44578*/         OPC_RecordNode, // #8 = $lwe
/*44579*/         OPC_MoveParent,
/*44580*/         OPC_MoveChild, 10,
/*44582*/         OPC_RecordNode, // #9 = $da
/*44583*/         OPC_MoveParent,
/*44584*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44629
/*44587*/           OPC_EmitMergeInputChains1_0,
/*44588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44600*/           OPC_EmitInteger, MVT::i1, 0, 
/*44603*/           OPC_EmitInteger, MVT::i1, 0, 
/*44606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44629*/         /*SwitchType*/ 42, MVT::v2f32,// ->44673
/*44631*/           OPC_EmitMergeInputChains1_0,
/*44632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44644*/           OPC_EmitInteger, MVT::i1, 0, 
/*44647*/           OPC_EmitInteger, MVT::i1, 0, 
/*44650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44673*/         /*SwitchType*/ 42, MVT::v4f32,// ->44717
/*44675*/           OPC_EmitMergeInputChains1_0,
/*44676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44688*/           OPC_EmitInteger, MVT::i1, 0, 
/*44691*/           OPC_EmitInteger, MVT::i1, 0, 
/*44694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44717*/         0, // EndSwitchType
/*44718*/       /*Scope*/ 27|128,1/*155*/, /*->44875*/
/*44720*/         OPC_CheckChild2Type, MVT::v4f32,
/*44722*/         OPC_RecordChild3, // #2 = $rsrc
/*44723*/         OPC_CheckChild3Type, MVT::v8i32,
/*44725*/         OPC_RecordChild4, // #3 = $sampler
/*44726*/         OPC_RecordChild5, // #4 = $dmask
/*44727*/         OPC_RecordChild6, // #5 = $unorm
/*44728*/         OPC_RecordChild7, // #6 = $glc
/*44729*/         OPC_MoveChild, 8,
/*44731*/         OPC_RecordNode, // #7 = $slc
/*44732*/         OPC_MoveParent,
/*44733*/         OPC_MoveChild, 9,
/*44735*/         OPC_RecordNode, // #8 = $lwe
/*44736*/         OPC_MoveParent,
/*44737*/         OPC_MoveChild, 10,
/*44739*/         OPC_RecordNode, // #9 = $da
/*44740*/         OPC_MoveParent,
/*44741*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44786
/*44744*/           OPC_EmitMergeInputChains1_0,
/*44745*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44748*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44751*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44754*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44757*/           OPC_EmitInteger, MVT::i1, 0, 
/*44760*/           OPC_EmitInteger, MVT::i1, 0, 
/*44763*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44766*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44786*/         /*SwitchType*/ 42, MVT::v2f32,// ->44830
/*44788*/           OPC_EmitMergeInputChains1_0,
/*44789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44801*/           OPC_EmitInteger, MVT::i1, 0, 
/*44804*/           OPC_EmitInteger, MVT::i1, 0, 
/*44807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44830*/         /*SwitchType*/ 42, MVT::v4f32,// ->44874
/*44832*/           OPC_EmitMergeInputChains1_0,
/*44833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44845*/           OPC_EmitInteger, MVT::i1, 0, 
/*44848*/           OPC_EmitInteger, MVT::i1, 0, 
/*44851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44874*/         0, // EndSwitchType
/*44875*/       /*Scope*/ 27|128,1/*155*/, /*->45032*/
/*44877*/         OPC_CheckChild2Type, MVT::v8f32,
/*44879*/         OPC_RecordChild3, // #2 = $rsrc
/*44880*/         OPC_CheckChild3Type, MVT::v8i32,
/*44882*/         OPC_RecordChild4, // #3 = $sampler
/*44883*/         OPC_RecordChild5, // #4 = $dmask
/*44884*/         OPC_RecordChild6, // #5 = $unorm
/*44885*/         OPC_RecordChild7, // #6 = $glc
/*44886*/         OPC_MoveChild, 8,
/*44888*/         OPC_RecordNode, // #7 = $slc
/*44889*/         OPC_MoveParent,
/*44890*/         OPC_MoveChild, 9,
/*44892*/         OPC_RecordNode, // #8 = $lwe
/*44893*/         OPC_MoveParent,
/*44894*/         OPC_MoveChild, 10,
/*44896*/         OPC_RecordNode, // #9 = $da
/*44897*/         OPC_MoveParent,
/*44898*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44943
/*44901*/           OPC_EmitMergeInputChains1_0,
/*44902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44914*/           OPC_EmitInteger, MVT::i1, 0, 
/*44917*/           OPC_EmitInteger, MVT::i1, 0, 
/*44920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44943*/         /*SwitchType*/ 42, MVT::v2f32,// ->44987
/*44945*/           OPC_EmitMergeInputChains1_0,
/*44946*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44949*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44952*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44955*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44958*/           OPC_EmitInteger, MVT::i1, 0, 
/*44961*/           OPC_EmitInteger, MVT::i1, 0, 
/*44964*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44967*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44970*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44987*/         /*SwitchType*/ 42, MVT::v4f32,// ->45031
/*44989*/           OPC_EmitMergeInputChains1_0,
/*44990*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44993*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44996*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44999*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45002*/           OPC_EmitInteger, MVT::i1, 0, 
/*45005*/           OPC_EmitInteger, MVT::i1, 0, 
/*45008*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45011*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45014*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45031*/         0, // EndSwitchType
/*45032*/       /*Scope*/ 27|128,1/*155*/, /*->45189*/
/*45034*/         OPC_CheckChild2Type, MVT::v16f32,
/*45036*/         OPC_RecordChild3, // #2 = $rsrc
/*45037*/         OPC_CheckChild3Type, MVT::v8i32,
/*45039*/         OPC_RecordChild4, // #3 = $sampler
/*45040*/         OPC_RecordChild5, // #4 = $dmask
/*45041*/         OPC_RecordChild6, // #5 = $unorm
/*45042*/         OPC_RecordChild7, // #6 = $glc
/*45043*/         OPC_MoveChild, 8,
/*45045*/         OPC_RecordNode, // #7 = $slc
/*45046*/         OPC_MoveParent,
/*45047*/         OPC_MoveChild, 9,
/*45049*/         OPC_RecordNode, // #8 = $lwe
/*45050*/         OPC_MoveParent,
/*45051*/         OPC_MoveChild, 10,
/*45053*/         OPC_RecordNode, // #9 = $da
/*45054*/         OPC_MoveParent,
/*45055*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45100
/*45058*/           OPC_EmitMergeInputChains1_0,
/*45059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45071*/           OPC_EmitInteger, MVT::i1, 0, 
/*45074*/           OPC_EmitInteger, MVT::i1, 0, 
/*45077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45100*/         /*SwitchType*/ 42, MVT::v2f32,// ->45144
/*45102*/           OPC_EmitMergeInputChains1_0,
/*45103*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45106*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45109*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45112*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45115*/           OPC_EmitInteger, MVT::i1, 0, 
/*45118*/           OPC_EmitInteger, MVT::i1, 0, 
/*45121*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45124*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45127*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45144*/         /*SwitchType*/ 42, MVT::v4f32,// ->45188
/*45146*/           OPC_EmitMergeInputChains1_0,
/*45147*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45150*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45153*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45156*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45159*/           OPC_EmitInteger, MVT::i1, 0, 
/*45162*/           OPC_EmitInteger, MVT::i1, 0, 
/*45165*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45168*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45171*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45188*/         0, // EndSwitchType
/*45189*/       0, /*End of Scope*/
/*45190*/     /*Scope*/ 23|128,6/*791*/, /*->45983*/
/*45192*/       OPC_CheckChild1Integer, 24|128,3/*408*/, 
/*45195*/       OPC_RecordChild2, // #1 = $addr
/*45196*/       OPC_Scope, 27|128,1/*155*/, /*->45354*/ // 5 children in Scope
/*45199*/         OPC_CheckChild2Type, MVT::f32,
/*45201*/         OPC_RecordChild3, // #2 = $rsrc
/*45202*/         OPC_CheckChild3Type, MVT::v8i32,
/*45204*/         OPC_RecordChild4, // #3 = $sampler
/*45205*/         OPC_RecordChild5, // #4 = $dmask
/*45206*/         OPC_RecordChild6, // #5 = $unorm
/*45207*/         OPC_RecordChild7, // #6 = $glc
/*45208*/         OPC_MoveChild, 8,
/*45210*/         OPC_RecordNode, // #7 = $slc
/*45211*/         OPC_MoveParent,
/*45212*/         OPC_MoveChild, 9,
/*45214*/         OPC_RecordNode, // #8 = $lwe
/*45215*/         OPC_MoveParent,
/*45216*/         OPC_MoveChild, 10,
/*45218*/         OPC_RecordNode, // #9 = $da
/*45219*/         OPC_MoveParent,
/*45220*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45265
/*45223*/           OPC_EmitMergeInputChains1_0,
/*45224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45236*/           OPC_EmitInteger, MVT::i1, 0, 
/*45239*/           OPC_EmitInteger, MVT::i1, 0, 
/*45242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45265*/         /*SwitchType*/ 42, MVT::v2f32,// ->45309
/*45267*/           OPC_EmitMergeInputChains1_0,
/*45268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45280*/           OPC_EmitInteger, MVT::i1, 0, 
/*45283*/           OPC_EmitInteger, MVT::i1, 0, 
/*45286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45309*/         /*SwitchType*/ 42, MVT::v4f32,// ->45353
/*45311*/           OPC_EmitMergeInputChains1_0,
/*45312*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45315*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45318*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45321*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45324*/           OPC_EmitInteger, MVT::i1, 0, 
/*45327*/           OPC_EmitInteger, MVT::i1, 0, 
/*45330*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45333*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45353*/         0, // EndSwitchType
/*45354*/       /*Scope*/ 27|128,1/*155*/, /*->45511*/
/*45356*/         OPC_CheckChild2Type, MVT::v2f32,
/*45358*/         OPC_RecordChild3, // #2 = $rsrc
/*45359*/         OPC_CheckChild3Type, MVT::v8i32,
/*45361*/         OPC_RecordChild4, // #3 = $sampler
/*45362*/         OPC_RecordChild5, // #4 = $dmask
/*45363*/         OPC_RecordChild6, // #5 = $unorm
/*45364*/         OPC_RecordChild7, // #6 = $glc
/*45365*/         OPC_MoveChild, 8,
/*45367*/         OPC_RecordNode, // #7 = $slc
/*45368*/         OPC_MoveParent,
/*45369*/         OPC_MoveChild, 9,
/*45371*/         OPC_RecordNode, // #8 = $lwe
/*45372*/         OPC_MoveParent,
/*45373*/         OPC_MoveChild, 10,
/*45375*/         OPC_RecordNode, // #9 = $da
/*45376*/         OPC_MoveParent,
/*45377*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45422
/*45380*/           OPC_EmitMergeInputChains1_0,
/*45381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45393*/           OPC_EmitInteger, MVT::i1, 0, 
/*45396*/           OPC_EmitInteger, MVT::i1, 0, 
/*45399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45422*/         /*SwitchType*/ 42, MVT::v2f32,// ->45466
/*45424*/           OPC_EmitMergeInputChains1_0,
/*45425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45437*/           OPC_EmitInteger, MVT::i1, 0, 
/*45440*/           OPC_EmitInteger, MVT::i1, 0, 
/*45443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45466*/         /*SwitchType*/ 42, MVT::v4f32,// ->45510
/*45468*/           OPC_EmitMergeInputChains1_0,
/*45469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45481*/           OPC_EmitInteger, MVT::i1, 0, 
/*45484*/           OPC_EmitInteger, MVT::i1, 0, 
/*45487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45510*/         0, // EndSwitchType
/*45511*/       /*Scope*/ 27|128,1/*155*/, /*->45668*/
/*45513*/         OPC_CheckChild2Type, MVT::v4f32,
/*45515*/         OPC_RecordChild3, // #2 = $rsrc
/*45516*/         OPC_CheckChild3Type, MVT::v8i32,
/*45518*/         OPC_RecordChild4, // #3 = $sampler
/*45519*/         OPC_RecordChild5, // #4 = $dmask
/*45520*/         OPC_RecordChild6, // #5 = $unorm
/*45521*/         OPC_RecordChild7, // #6 = $glc
/*45522*/         OPC_MoveChild, 8,
/*45524*/         OPC_RecordNode, // #7 = $slc
/*45525*/         OPC_MoveParent,
/*45526*/         OPC_MoveChild, 9,
/*45528*/         OPC_RecordNode, // #8 = $lwe
/*45529*/         OPC_MoveParent,
/*45530*/         OPC_MoveChild, 10,
/*45532*/         OPC_RecordNode, // #9 = $da
/*45533*/         OPC_MoveParent,
/*45534*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45579
/*45537*/           OPC_EmitMergeInputChains1_0,
/*45538*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45541*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45544*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45547*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45550*/           OPC_EmitInteger, MVT::i1, 0, 
/*45553*/           OPC_EmitInteger, MVT::i1, 0, 
/*45556*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45559*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45579*/         /*SwitchType*/ 42, MVT::v2f32,// ->45623
/*45581*/           OPC_EmitMergeInputChains1_0,
/*45582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45594*/           OPC_EmitInteger, MVT::i1, 0, 
/*45597*/           OPC_EmitInteger, MVT::i1, 0, 
/*45600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45623*/         /*SwitchType*/ 42, MVT::v4f32,// ->45667
/*45625*/           OPC_EmitMergeInputChains1_0,
/*45626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45638*/           OPC_EmitInteger, MVT::i1, 0, 
/*45641*/           OPC_EmitInteger, MVT::i1, 0, 
/*45644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45667*/         0, // EndSwitchType
/*45668*/       /*Scope*/ 27|128,1/*155*/, /*->45825*/
/*45670*/         OPC_CheckChild2Type, MVT::v8f32,
/*45672*/         OPC_RecordChild3, // #2 = $rsrc
/*45673*/         OPC_CheckChild3Type, MVT::v8i32,
/*45675*/         OPC_RecordChild4, // #3 = $sampler
/*45676*/         OPC_RecordChild5, // #4 = $dmask
/*45677*/         OPC_RecordChild6, // #5 = $unorm
/*45678*/         OPC_RecordChild7, // #6 = $glc
/*45679*/         OPC_MoveChild, 8,
/*45681*/         OPC_RecordNode, // #7 = $slc
/*45682*/         OPC_MoveParent,
/*45683*/         OPC_MoveChild, 9,
/*45685*/         OPC_RecordNode, // #8 = $lwe
/*45686*/         OPC_MoveParent,
/*45687*/         OPC_MoveChild, 10,
/*45689*/         OPC_RecordNode, // #9 = $da
/*45690*/         OPC_MoveParent,
/*45691*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45736
/*45694*/           OPC_EmitMergeInputChains1_0,
/*45695*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45698*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45701*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45704*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45707*/           OPC_EmitInteger, MVT::i1, 0, 
/*45710*/           OPC_EmitInteger, MVT::i1, 0, 
/*45713*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45716*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45736*/         /*SwitchType*/ 42, MVT::v2f32,// ->45780
/*45738*/           OPC_EmitMergeInputChains1_0,
/*45739*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45742*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45745*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45748*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45751*/           OPC_EmitInteger, MVT::i1, 0, 
/*45754*/           OPC_EmitInteger, MVT::i1, 0, 
/*45757*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45760*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45780*/         /*SwitchType*/ 42, MVT::v4f32,// ->45824
/*45782*/           OPC_EmitMergeInputChains1_0,
/*45783*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45786*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45789*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45792*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45795*/           OPC_EmitInteger, MVT::i1, 0, 
/*45798*/           OPC_EmitInteger, MVT::i1, 0, 
/*45801*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45804*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45824*/         0, // EndSwitchType
/*45825*/       /*Scope*/ 27|128,1/*155*/, /*->45982*/
/*45827*/         OPC_CheckChild2Type, MVT::v16f32,
/*45829*/         OPC_RecordChild3, // #2 = $rsrc
/*45830*/         OPC_CheckChild3Type, MVT::v8i32,
/*45832*/         OPC_RecordChild4, // #3 = $sampler
/*45833*/         OPC_RecordChild5, // #4 = $dmask
/*45834*/         OPC_RecordChild6, // #5 = $unorm
/*45835*/         OPC_RecordChild7, // #6 = $glc
/*45836*/         OPC_MoveChild, 8,
/*45838*/         OPC_RecordNode, // #7 = $slc
/*45839*/         OPC_MoveParent,
/*45840*/         OPC_MoveChild, 9,
/*45842*/         OPC_RecordNode, // #8 = $lwe
/*45843*/         OPC_MoveParent,
/*45844*/         OPC_MoveChild, 10,
/*45846*/         OPC_RecordNode, // #9 = $da
/*45847*/         OPC_MoveParent,
/*45848*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45893
/*45851*/           OPC_EmitMergeInputChains1_0,
/*45852*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45855*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45858*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45861*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45864*/           OPC_EmitInteger, MVT::i1, 0, 
/*45867*/           OPC_EmitInteger, MVT::i1, 0, 
/*45870*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45873*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45893*/         /*SwitchType*/ 42, MVT::v2f32,// ->45937
/*45895*/           OPC_EmitMergeInputChains1_0,
/*45896*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45899*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45902*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45905*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45908*/           OPC_EmitInteger, MVT::i1, 0, 
/*45911*/           OPC_EmitInteger, MVT::i1, 0, 
/*45914*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45917*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45920*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45937*/         /*SwitchType*/ 42, MVT::v4f32,// ->45981
/*45939*/           OPC_EmitMergeInputChains1_0,
/*45940*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45943*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45946*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45949*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45952*/           OPC_EmitInteger, MVT::i1, 0, 
/*45955*/           OPC_EmitInteger, MVT::i1, 0, 
/*45958*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45961*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45981*/         0, // EndSwitchType
/*45982*/       0, /*End of Scope*/
/*45983*/     /*Scope*/ 23|128,6/*791*/, /*->46776*/
/*45985*/       OPC_CheckChild1Integer, 6|128,3/*390*/, 
/*45988*/       OPC_RecordChild2, // #1 = $addr
/*45989*/       OPC_Scope, 27|128,1/*155*/, /*->46147*/ // 5 children in Scope
/*45992*/         OPC_CheckChild2Type, MVT::f32,
/*45994*/         OPC_RecordChild3, // #2 = $rsrc
/*45995*/         OPC_CheckChild3Type, MVT::v8i32,
/*45997*/         OPC_RecordChild4, // #3 = $sampler
/*45998*/         OPC_RecordChild5, // #4 = $dmask
/*45999*/         OPC_RecordChild6, // #5 = $unorm
/*46000*/         OPC_RecordChild7, // #6 = $glc
/*46001*/         OPC_MoveChild, 8,
/*46003*/         OPC_RecordNode, // #7 = $slc
/*46004*/         OPC_MoveParent,
/*46005*/         OPC_MoveChild, 9,
/*46007*/         OPC_RecordNode, // #8 = $lwe
/*46008*/         OPC_MoveParent,
/*46009*/         OPC_MoveChild, 10,
/*46011*/         OPC_RecordNode, // #9 = $da
/*46012*/         OPC_MoveParent,
/*46013*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46058
/*46016*/           OPC_EmitMergeInputChains1_0,
/*46017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46029*/           OPC_EmitInteger, MVT::i1, 0, 
/*46032*/           OPC_EmitInteger, MVT::i1, 0, 
/*46035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46058*/         /*SwitchType*/ 42, MVT::v2f32,// ->46102
/*46060*/           OPC_EmitMergeInputChains1_0,
/*46061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46073*/           OPC_EmitInteger, MVT::i1, 0, 
/*46076*/           OPC_EmitInteger, MVT::i1, 0, 
/*46079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46102*/         /*SwitchType*/ 42, MVT::v4f32,// ->46146
/*46104*/           OPC_EmitMergeInputChains1_0,
/*46105*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46108*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46111*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46114*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46117*/           OPC_EmitInteger, MVT::i1, 0, 
/*46120*/           OPC_EmitInteger, MVT::i1, 0, 
/*46123*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46126*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46146*/         0, // EndSwitchType
/*46147*/       /*Scope*/ 27|128,1/*155*/, /*->46304*/
/*46149*/         OPC_CheckChild2Type, MVT::v2f32,
/*46151*/         OPC_RecordChild3, // #2 = $rsrc
/*46152*/         OPC_CheckChild3Type, MVT::v8i32,
/*46154*/         OPC_RecordChild4, // #3 = $sampler
/*46155*/         OPC_RecordChild5, // #4 = $dmask
/*46156*/         OPC_RecordChild6, // #5 = $unorm
/*46157*/         OPC_RecordChild7, // #6 = $glc
/*46158*/         OPC_MoveChild, 8,
/*46160*/         OPC_RecordNode, // #7 = $slc
/*46161*/         OPC_MoveParent,
/*46162*/         OPC_MoveChild, 9,
/*46164*/         OPC_RecordNode, // #8 = $lwe
/*46165*/         OPC_MoveParent,
/*46166*/         OPC_MoveChild, 10,
/*46168*/         OPC_RecordNode, // #9 = $da
/*46169*/         OPC_MoveParent,
/*46170*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46215
/*46173*/           OPC_EmitMergeInputChains1_0,
/*46174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46186*/           OPC_EmitInteger, MVT::i1, 0, 
/*46189*/           OPC_EmitInteger, MVT::i1, 0, 
/*46192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46215*/         /*SwitchType*/ 42, MVT::v2f32,// ->46259
/*46217*/           OPC_EmitMergeInputChains1_0,
/*46218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46230*/           OPC_EmitInteger, MVT::i1, 0, 
/*46233*/           OPC_EmitInteger, MVT::i1, 0, 
/*46236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46259*/         /*SwitchType*/ 42, MVT::v4f32,// ->46303
/*46261*/           OPC_EmitMergeInputChains1_0,
/*46262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46274*/           OPC_EmitInteger, MVT::i1, 0, 
/*46277*/           OPC_EmitInteger, MVT::i1, 0, 
/*46280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46303*/         0, // EndSwitchType
/*46304*/       /*Scope*/ 27|128,1/*155*/, /*->46461*/
/*46306*/         OPC_CheckChild2Type, MVT::v4f32,
/*46308*/         OPC_RecordChild3, // #2 = $rsrc
/*46309*/         OPC_CheckChild3Type, MVT::v8i32,
/*46311*/         OPC_RecordChild4, // #3 = $sampler
/*46312*/         OPC_RecordChild5, // #4 = $dmask
/*46313*/         OPC_RecordChild6, // #5 = $unorm
/*46314*/         OPC_RecordChild7, // #6 = $glc
/*46315*/         OPC_MoveChild, 8,
/*46317*/         OPC_RecordNode, // #7 = $slc
/*46318*/         OPC_MoveParent,
/*46319*/         OPC_MoveChild, 9,
/*46321*/         OPC_RecordNode, // #8 = $lwe
/*46322*/         OPC_MoveParent,
/*46323*/         OPC_MoveChild, 10,
/*46325*/         OPC_RecordNode, // #9 = $da
/*46326*/         OPC_MoveParent,
/*46327*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46372
/*46330*/           OPC_EmitMergeInputChains1_0,
/*46331*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46334*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46337*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46340*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46343*/           OPC_EmitInteger, MVT::i1, 0, 
/*46346*/           OPC_EmitInteger, MVT::i1, 0, 
/*46349*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46352*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46372*/         /*SwitchType*/ 42, MVT::v2f32,// ->46416
/*46374*/           OPC_EmitMergeInputChains1_0,
/*46375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46387*/           OPC_EmitInteger, MVT::i1, 0, 
/*46390*/           OPC_EmitInteger, MVT::i1, 0, 
/*46393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46416*/         /*SwitchType*/ 42, MVT::v4f32,// ->46460
/*46418*/           OPC_EmitMergeInputChains1_0,
/*46419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46431*/           OPC_EmitInteger, MVT::i1, 0, 
/*46434*/           OPC_EmitInteger, MVT::i1, 0, 
/*46437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46460*/         0, // EndSwitchType
/*46461*/       /*Scope*/ 27|128,1/*155*/, /*->46618*/
/*46463*/         OPC_CheckChild2Type, MVT::v8f32,
/*46465*/         OPC_RecordChild3, // #2 = $rsrc
/*46466*/         OPC_CheckChild3Type, MVT::v8i32,
/*46468*/         OPC_RecordChild4, // #3 = $sampler
/*46469*/         OPC_RecordChild5, // #4 = $dmask
/*46470*/         OPC_RecordChild6, // #5 = $unorm
/*46471*/         OPC_RecordChild7, // #6 = $glc
/*46472*/         OPC_MoveChild, 8,
/*46474*/         OPC_RecordNode, // #7 = $slc
/*46475*/         OPC_MoveParent,
/*46476*/         OPC_MoveChild, 9,
/*46478*/         OPC_RecordNode, // #8 = $lwe
/*46479*/         OPC_MoveParent,
/*46480*/         OPC_MoveChild, 10,
/*46482*/         OPC_RecordNode, // #9 = $da
/*46483*/         OPC_MoveParent,
/*46484*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46529
/*46487*/           OPC_EmitMergeInputChains1_0,
/*46488*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46491*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46494*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46497*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46500*/           OPC_EmitInteger, MVT::i1, 0, 
/*46503*/           OPC_EmitInteger, MVT::i1, 0, 
/*46506*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46509*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46529*/         /*SwitchType*/ 42, MVT::v2f32,// ->46573
/*46531*/           OPC_EmitMergeInputChains1_0,
/*46532*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46535*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46538*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46541*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46544*/           OPC_EmitInteger, MVT::i1, 0, 
/*46547*/           OPC_EmitInteger, MVT::i1, 0, 
/*46550*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46553*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46556*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46573*/         /*SwitchType*/ 42, MVT::v4f32,// ->46617
/*46575*/           OPC_EmitMergeInputChains1_0,
/*46576*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46579*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46582*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46585*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46588*/           OPC_EmitInteger, MVT::i1, 0, 
/*46591*/           OPC_EmitInteger, MVT::i1, 0, 
/*46594*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46597*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46600*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46617*/         0, // EndSwitchType
/*46618*/       /*Scope*/ 27|128,1/*155*/, /*->46775*/
/*46620*/         OPC_CheckChild2Type, MVT::v16f32,
/*46622*/         OPC_RecordChild3, // #2 = $rsrc
/*46623*/         OPC_CheckChild3Type, MVT::v8i32,
/*46625*/         OPC_RecordChild4, // #3 = $sampler
/*46626*/         OPC_RecordChild5, // #4 = $dmask
/*46627*/         OPC_RecordChild6, // #5 = $unorm
/*46628*/         OPC_RecordChild7, // #6 = $glc
/*46629*/         OPC_MoveChild, 8,
/*46631*/         OPC_RecordNode, // #7 = $slc
/*46632*/         OPC_MoveParent,
/*46633*/         OPC_MoveChild, 9,
/*46635*/         OPC_RecordNode, // #8 = $lwe
/*46636*/         OPC_MoveParent,
/*46637*/         OPC_MoveChild, 10,
/*46639*/         OPC_RecordNode, // #9 = $da
/*46640*/         OPC_MoveParent,
/*46641*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46686
/*46644*/           OPC_EmitMergeInputChains1_0,
/*46645*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46648*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46657*/           OPC_EmitInteger, MVT::i1, 0, 
/*46660*/           OPC_EmitInteger, MVT::i1, 0, 
/*46663*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46666*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46686*/         /*SwitchType*/ 42, MVT::v2f32,// ->46730
/*46688*/           OPC_EmitMergeInputChains1_0,
/*46689*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46692*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46695*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46698*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46701*/           OPC_EmitInteger, MVT::i1, 0, 
/*46704*/           OPC_EmitInteger, MVT::i1, 0, 
/*46707*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46710*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46713*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46730*/         /*SwitchType*/ 42, MVT::v4f32,// ->46774
/*46732*/           OPC_EmitMergeInputChains1_0,
/*46733*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46736*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46739*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46742*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46745*/           OPC_EmitInteger, MVT::i1, 0, 
/*46748*/           OPC_EmitInteger, MVT::i1, 0, 
/*46751*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46754*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46757*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46774*/         0, // EndSwitchType
/*46775*/       0, /*End of Scope*/
/*46776*/     /*Scope*/ 23|128,6/*791*/, /*->47569*/
/*46778*/       OPC_CheckChild1Integer, 7|128,3/*391*/, 
/*46781*/       OPC_RecordChild2, // #1 = $addr
/*46782*/       OPC_Scope, 27|128,1/*155*/, /*->46940*/ // 5 children in Scope
/*46785*/         OPC_CheckChild2Type, MVT::f32,
/*46787*/         OPC_RecordChild3, // #2 = $rsrc
/*46788*/         OPC_CheckChild3Type, MVT::v8i32,
/*46790*/         OPC_RecordChild4, // #3 = $sampler
/*46791*/         OPC_RecordChild5, // #4 = $dmask
/*46792*/         OPC_RecordChild6, // #5 = $unorm
/*46793*/         OPC_RecordChild7, // #6 = $glc
/*46794*/         OPC_MoveChild, 8,
/*46796*/         OPC_RecordNode, // #7 = $slc
/*46797*/         OPC_MoveParent,
/*46798*/         OPC_MoveChild, 9,
/*46800*/         OPC_RecordNode, // #8 = $lwe
/*46801*/         OPC_MoveParent,
/*46802*/         OPC_MoveChild, 10,
/*46804*/         OPC_RecordNode, // #9 = $da
/*46805*/         OPC_MoveParent,
/*46806*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46851
/*46809*/           OPC_EmitMergeInputChains1_0,
/*46810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46822*/           OPC_EmitInteger, MVT::i1, 0, 
/*46825*/           OPC_EmitInteger, MVT::i1, 0, 
/*46828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46851*/         /*SwitchType*/ 42, MVT::v2f32,// ->46895
/*46853*/           OPC_EmitMergeInputChains1_0,
/*46854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46866*/           OPC_EmitInteger, MVT::i1, 0, 
/*46869*/           OPC_EmitInteger, MVT::i1, 0, 
/*46872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46895*/         /*SwitchType*/ 42, MVT::v4f32,// ->46939
/*46897*/           OPC_EmitMergeInputChains1_0,
/*46898*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46901*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46904*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46907*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46910*/           OPC_EmitInteger, MVT::i1, 0, 
/*46913*/           OPC_EmitInteger, MVT::i1, 0, 
/*46916*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46919*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46922*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46939*/         0, // EndSwitchType
/*46940*/       /*Scope*/ 27|128,1/*155*/, /*->47097*/
/*46942*/         OPC_CheckChild2Type, MVT::v2f32,
/*46944*/         OPC_RecordChild3, // #2 = $rsrc
/*46945*/         OPC_CheckChild3Type, MVT::v8i32,
/*46947*/         OPC_RecordChild4, // #3 = $sampler
/*46948*/         OPC_RecordChild5, // #4 = $dmask
/*46949*/         OPC_RecordChild6, // #5 = $unorm
/*46950*/         OPC_RecordChild7, // #6 = $glc
/*46951*/         OPC_MoveChild, 8,
/*46953*/         OPC_RecordNode, // #7 = $slc
/*46954*/         OPC_MoveParent,
/*46955*/         OPC_MoveChild, 9,
/*46957*/         OPC_RecordNode, // #8 = $lwe
/*46958*/         OPC_MoveParent,
/*46959*/         OPC_MoveChild, 10,
/*46961*/         OPC_RecordNode, // #9 = $da
/*46962*/         OPC_MoveParent,
/*46963*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47008
/*46966*/           OPC_EmitMergeInputChains1_0,
/*46967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46979*/           OPC_EmitInteger, MVT::i1, 0, 
/*46982*/           OPC_EmitInteger, MVT::i1, 0, 
/*46985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47008*/         /*SwitchType*/ 42, MVT::v2f32,// ->47052
/*47010*/           OPC_EmitMergeInputChains1_0,
/*47011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47023*/           OPC_EmitInteger, MVT::i1, 0, 
/*47026*/           OPC_EmitInteger, MVT::i1, 0, 
/*47029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47052*/         /*SwitchType*/ 42, MVT::v4f32,// ->47096
/*47054*/           OPC_EmitMergeInputChains1_0,
/*47055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47067*/           OPC_EmitInteger, MVT::i1, 0, 
/*47070*/           OPC_EmitInteger, MVT::i1, 0, 
/*47073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47096*/         0, // EndSwitchType
/*47097*/       /*Scope*/ 27|128,1/*155*/, /*->47254*/
/*47099*/         OPC_CheckChild2Type, MVT::v4f32,
/*47101*/         OPC_RecordChild3, // #2 = $rsrc
/*47102*/         OPC_CheckChild3Type, MVT::v8i32,
/*47104*/         OPC_RecordChild4, // #3 = $sampler
/*47105*/         OPC_RecordChild5, // #4 = $dmask
/*47106*/         OPC_RecordChild6, // #5 = $unorm
/*47107*/         OPC_RecordChild7, // #6 = $glc
/*47108*/         OPC_MoveChild, 8,
/*47110*/         OPC_RecordNode, // #7 = $slc
/*47111*/         OPC_MoveParent,
/*47112*/         OPC_MoveChild, 9,
/*47114*/         OPC_RecordNode, // #8 = $lwe
/*47115*/         OPC_MoveParent,
/*47116*/         OPC_MoveChild, 10,
/*47118*/         OPC_RecordNode, // #9 = $da
/*47119*/         OPC_MoveParent,
/*47120*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47165
/*47123*/           OPC_EmitMergeInputChains1_0,
/*47124*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47127*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47130*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47133*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47136*/           OPC_EmitInteger, MVT::i1, 0, 
/*47139*/           OPC_EmitInteger, MVT::i1, 0, 
/*47142*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47145*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47165*/         /*SwitchType*/ 42, MVT::v2f32,// ->47209
/*47167*/           OPC_EmitMergeInputChains1_0,
/*47168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47180*/           OPC_EmitInteger, MVT::i1, 0, 
/*47183*/           OPC_EmitInteger, MVT::i1, 0, 
/*47186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47209*/         /*SwitchType*/ 42, MVT::v4f32,// ->47253
/*47211*/           OPC_EmitMergeInputChains1_0,
/*47212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47224*/           OPC_EmitInteger, MVT::i1, 0, 
/*47227*/           OPC_EmitInteger, MVT::i1, 0, 
/*47230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47253*/         0, // EndSwitchType
/*47254*/       /*Scope*/ 27|128,1/*155*/, /*->47411*/
/*47256*/         OPC_CheckChild2Type, MVT::v8f32,
/*47258*/         OPC_RecordChild3, // #2 = $rsrc
/*47259*/         OPC_CheckChild3Type, MVT::v8i32,
/*47261*/         OPC_RecordChild4, // #3 = $sampler
/*47262*/         OPC_RecordChild5, // #4 = $dmask
/*47263*/         OPC_RecordChild6, // #5 = $unorm
/*47264*/         OPC_RecordChild7, // #6 = $glc
/*47265*/         OPC_MoveChild, 8,
/*47267*/         OPC_RecordNode, // #7 = $slc
/*47268*/         OPC_MoveParent,
/*47269*/         OPC_MoveChild, 9,
/*47271*/         OPC_RecordNode, // #8 = $lwe
/*47272*/         OPC_MoveParent,
/*47273*/         OPC_MoveChild, 10,
/*47275*/         OPC_RecordNode, // #9 = $da
/*47276*/         OPC_MoveParent,
/*47277*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47322
/*47280*/           OPC_EmitMergeInputChains1_0,
/*47281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47284*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47287*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47290*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47293*/           OPC_EmitInteger, MVT::i1, 0, 
/*47296*/           OPC_EmitInteger, MVT::i1, 0, 
/*47299*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47302*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47322*/         /*SwitchType*/ 42, MVT::v2f32,// ->47366
/*47324*/           OPC_EmitMergeInputChains1_0,
/*47325*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47328*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47331*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47334*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47337*/           OPC_EmitInteger, MVT::i1, 0, 
/*47340*/           OPC_EmitInteger, MVT::i1, 0, 
/*47343*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47346*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47349*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47366*/         /*SwitchType*/ 42, MVT::v4f32,// ->47410
/*47368*/           OPC_EmitMergeInputChains1_0,
/*47369*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47372*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47375*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47378*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47381*/           OPC_EmitInteger, MVT::i1, 0, 
/*47384*/           OPC_EmitInteger, MVT::i1, 0, 
/*47387*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47390*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47393*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47410*/         0, // EndSwitchType
/*47411*/       /*Scope*/ 27|128,1/*155*/, /*->47568*/
/*47413*/         OPC_CheckChild2Type, MVT::v16f32,
/*47415*/         OPC_RecordChild3, // #2 = $rsrc
/*47416*/         OPC_CheckChild3Type, MVT::v8i32,
/*47418*/         OPC_RecordChild4, // #3 = $sampler
/*47419*/         OPC_RecordChild5, // #4 = $dmask
/*47420*/         OPC_RecordChild6, // #5 = $unorm
/*47421*/         OPC_RecordChild7, // #6 = $glc
/*47422*/         OPC_MoveChild, 8,
/*47424*/         OPC_RecordNode, // #7 = $slc
/*47425*/         OPC_MoveParent,
/*47426*/         OPC_MoveChild, 9,
/*47428*/         OPC_RecordNode, // #8 = $lwe
/*47429*/         OPC_MoveParent,
/*47430*/         OPC_MoveChild, 10,
/*47432*/         OPC_RecordNode, // #9 = $da
/*47433*/         OPC_MoveParent,
/*47434*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47479
/*47437*/           OPC_EmitMergeInputChains1_0,
/*47438*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47441*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47444*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47447*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47450*/           OPC_EmitInteger, MVT::i1, 0, 
/*47453*/           OPC_EmitInteger, MVT::i1, 0, 
/*47456*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47459*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47479*/         /*SwitchType*/ 42, MVT::v2f32,// ->47523
/*47481*/           OPC_EmitMergeInputChains1_0,
/*47482*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47485*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47488*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47491*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47494*/           OPC_EmitInteger, MVT::i1, 0, 
/*47497*/           OPC_EmitInteger, MVT::i1, 0, 
/*47500*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47503*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47506*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47523*/         /*SwitchType*/ 42, MVT::v4f32,// ->47567
/*47525*/           OPC_EmitMergeInputChains1_0,
/*47526*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47529*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47532*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47535*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47538*/           OPC_EmitInteger, MVT::i1, 0, 
/*47541*/           OPC_EmitInteger, MVT::i1, 0, 
/*47544*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47547*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47567*/         0, // EndSwitchType
/*47568*/       0, /*End of Scope*/
/*47569*/     /*Scope*/ 23|128,6/*791*/, /*->48362*/
/*47571*/       OPC_CheckChild1Integer, 26|128,3/*410*/, 
/*47574*/       OPC_RecordChild2, // #1 = $addr
/*47575*/       OPC_Scope, 27|128,1/*155*/, /*->47733*/ // 5 children in Scope
/*47578*/         OPC_CheckChild2Type, MVT::f32,
/*47580*/         OPC_RecordChild3, // #2 = $rsrc
/*47581*/         OPC_CheckChild3Type, MVT::v8i32,
/*47583*/         OPC_RecordChild4, // #3 = $sampler
/*47584*/         OPC_RecordChild5, // #4 = $dmask
/*47585*/         OPC_RecordChild6, // #5 = $unorm
/*47586*/         OPC_RecordChild7, // #6 = $glc
/*47587*/         OPC_MoveChild, 8,
/*47589*/         OPC_RecordNode, // #7 = $slc
/*47590*/         OPC_MoveParent,
/*47591*/         OPC_MoveChild, 9,
/*47593*/         OPC_RecordNode, // #8 = $lwe
/*47594*/         OPC_MoveParent,
/*47595*/         OPC_MoveChild, 10,
/*47597*/         OPC_RecordNode, // #9 = $da
/*47598*/         OPC_MoveParent,
/*47599*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47644
/*47602*/           OPC_EmitMergeInputChains1_0,
/*47603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47615*/           OPC_EmitInteger, MVT::i1, 0, 
/*47618*/           OPC_EmitInteger, MVT::i1, 0, 
/*47621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47644*/         /*SwitchType*/ 42, MVT::v2f32,// ->47688
/*47646*/           OPC_EmitMergeInputChains1_0,
/*47647*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47656*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47659*/           OPC_EmitInteger, MVT::i1, 0, 
/*47662*/           OPC_EmitInteger, MVT::i1, 0, 
/*47665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47668*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47688*/         /*SwitchType*/ 42, MVT::v4f32,// ->47732
/*47690*/           OPC_EmitMergeInputChains1_0,
/*47691*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47694*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47697*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47700*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47703*/           OPC_EmitInteger, MVT::i1, 0, 
/*47706*/           OPC_EmitInteger, MVT::i1, 0, 
/*47709*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47712*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47732*/         0, // EndSwitchType
/*47733*/       /*Scope*/ 27|128,1/*155*/, /*->47890*/
/*47735*/         OPC_CheckChild2Type, MVT::v2f32,
/*47737*/         OPC_RecordChild3, // #2 = $rsrc
/*47738*/         OPC_CheckChild3Type, MVT::v8i32,
/*47740*/         OPC_RecordChild4, // #3 = $sampler
/*47741*/         OPC_RecordChild5, // #4 = $dmask
/*47742*/         OPC_RecordChild6, // #5 = $unorm
/*47743*/         OPC_RecordChild7, // #6 = $glc
/*47744*/         OPC_MoveChild, 8,
/*47746*/         OPC_RecordNode, // #7 = $slc
/*47747*/         OPC_MoveParent,
/*47748*/         OPC_MoveChild, 9,
/*47750*/         OPC_RecordNode, // #8 = $lwe
/*47751*/         OPC_MoveParent,
/*47752*/         OPC_MoveChild, 10,
/*47754*/         OPC_RecordNode, // #9 = $da
/*47755*/         OPC_MoveParent,
/*47756*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47801
/*47759*/           OPC_EmitMergeInputChains1_0,
/*47760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47772*/           OPC_EmitInteger, MVT::i1, 0, 
/*47775*/           OPC_EmitInteger, MVT::i1, 0, 
/*47778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47801*/         /*SwitchType*/ 42, MVT::v2f32,// ->47845
/*47803*/           OPC_EmitMergeInputChains1_0,
/*47804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47816*/           OPC_EmitInteger, MVT::i1, 0, 
/*47819*/           OPC_EmitInteger, MVT::i1, 0, 
/*47822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47845*/         /*SwitchType*/ 42, MVT::v4f32,// ->47889
/*47847*/           OPC_EmitMergeInputChains1_0,
/*47848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47860*/           OPC_EmitInteger, MVT::i1, 0, 
/*47863*/           OPC_EmitInteger, MVT::i1, 0, 
/*47866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47889*/         0, // EndSwitchType
/*47890*/       /*Scope*/ 27|128,1/*155*/, /*->48047*/
/*47892*/         OPC_CheckChild2Type, MVT::v4f32,
/*47894*/         OPC_RecordChild3, // #2 = $rsrc
/*47895*/         OPC_CheckChild3Type, MVT::v8i32,
/*47897*/         OPC_RecordChild4, // #3 = $sampler
/*47898*/         OPC_RecordChild5, // #4 = $dmask
/*47899*/         OPC_RecordChild6, // #5 = $unorm
/*47900*/         OPC_RecordChild7, // #6 = $glc
/*47901*/         OPC_MoveChild, 8,
/*47903*/         OPC_RecordNode, // #7 = $slc
/*47904*/         OPC_MoveParent,
/*47905*/         OPC_MoveChild, 9,
/*47907*/         OPC_RecordNode, // #8 = $lwe
/*47908*/         OPC_MoveParent,
/*47909*/         OPC_MoveChild, 10,
/*47911*/         OPC_RecordNode, // #9 = $da
/*47912*/         OPC_MoveParent,
/*47913*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47958
/*47916*/           OPC_EmitMergeInputChains1_0,
/*47917*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47920*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47923*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47926*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47929*/           OPC_EmitInteger, MVT::i1, 0, 
/*47932*/           OPC_EmitInteger, MVT::i1, 0, 
/*47935*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47938*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47941*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47958*/         /*SwitchType*/ 42, MVT::v2f32,// ->48002
/*47960*/           OPC_EmitMergeInputChains1_0,
/*47961*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47964*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47967*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47970*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47973*/           OPC_EmitInteger, MVT::i1, 0, 
/*47976*/           OPC_EmitInteger, MVT::i1, 0, 
/*47979*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47982*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48002*/         /*SwitchType*/ 42, MVT::v4f32,// ->48046
/*48004*/           OPC_EmitMergeInputChains1_0,
/*48005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48017*/           OPC_EmitInteger, MVT::i1, 0, 
/*48020*/           OPC_EmitInteger, MVT::i1, 0, 
/*48023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48046*/         0, // EndSwitchType
/*48047*/       /*Scope*/ 27|128,1/*155*/, /*->48204*/
/*48049*/         OPC_CheckChild2Type, MVT::v8f32,
/*48051*/         OPC_RecordChild3, // #2 = $rsrc
/*48052*/         OPC_CheckChild3Type, MVT::v8i32,
/*48054*/         OPC_RecordChild4, // #3 = $sampler
/*48055*/         OPC_RecordChild5, // #4 = $dmask
/*48056*/         OPC_RecordChild6, // #5 = $unorm
/*48057*/         OPC_RecordChild7, // #6 = $glc
/*48058*/         OPC_MoveChild, 8,
/*48060*/         OPC_RecordNode, // #7 = $slc
/*48061*/         OPC_MoveParent,
/*48062*/         OPC_MoveChild, 9,
/*48064*/         OPC_RecordNode, // #8 = $lwe
/*48065*/         OPC_MoveParent,
/*48066*/         OPC_MoveChild, 10,
/*48068*/         OPC_RecordNode, // #9 = $da
/*48069*/         OPC_MoveParent,
/*48070*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48115
/*48073*/           OPC_EmitMergeInputChains1_0,
/*48074*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48077*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48080*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48083*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48086*/           OPC_EmitInteger, MVT::i1, 0, 
/*48089*/           OPC_EmitInteger, MVT::i1, 0, 
/*48092*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48095*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48115*/         /*SwitchType*/ 42, MVT::v2f32,// ->48159
/*48117*/           OPC_EmitMergeInputChains1_0,
/*48118*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48121*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48124*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48127*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48130*/           OPC_EmitInteger, MVT::i1, 0, 
/*48133*/           OPC_EmitInteger, MVT::i1, 0, 
/*48136*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48139*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48142*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48159*/         /*SwitchType*/ 42, MVT::v4f32,// ->48203
/*48161*/           OPC_EmitMergeInputChains1_0,
/*48162*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48165*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48168*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48171*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48174*/           OPC_EmitInteger, MVT::i1, 0, 
/*48177*/           OPC_EmitInteger, MVT::i1, 0, 
/*48180*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48183*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48186*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48203*/         0, // EndSwitchType
/*48204*/       /*Scope*/ 27|128,1/*155*/, /*->48361*/
/*48206*/         OPC_CheckChild2Type, MVT::v16f32,
/*48208*/         OPC_RecordChild3, // #2 = $rsrc
/*48209*/         OPC_CheckChild3Type, MVT::v8i32,
/*48211*/         OPC_RecordChild4, // #3 = $sampler
/*48212*/         OPC_RecordChild5, // #4 = $dmask
/*48213*/         OPC_RecordChild6, // #5 = $unorm
/*48214*/         OPC_RecordChild7, // #6 = $glc
/*48215*/         OPC_MoveChild, 8,
/*48217*/         OPC_RecordNode, // #7 = $slc
/*48218*/         OPC_MoveParent,
/*48219*/         OPC_MoveChild, 9,
/*48221*/         OPC_RecordNode, // #8 = $lwe
/*48222*/         OPC_MoveParent,
/*48223*/         OPC_MoveChild, 10,
/*48225*/         OPC_RecordNode, // #9 = $da
/*48226*/         OPC_MoveParent,
/*48227*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48272
/*48230*/           OPC_EmitMergeInputChains1_0,
/*48231*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48234*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48237*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48240*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48243*/           OPC_EmitInteger, MVT::i1, 0, 
/*48246*/           OPC_EmitInteger, MVT::i1, 0, 
/*48249*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48252*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48255*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48272*/         /*SwitchType*/ 42, MVT::v2f32,// ->48316
/*48274*/           OPC_EmitMergeInputChains1_0,
/*48275*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48278*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48281*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48284*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48287*/           OPC_EmitInteger, MVT::i1, 0, 
/*48290*/           OPC_EmitInteger, MVT::i1, 0, 
/*48293*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48296*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48299*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48316*/         /*SwitchType*/ 42, MVT::v4f32,// ->48360
/*48318*/           OPC_EmitMergeInputChains1_0,
/*48319*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48322*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48325*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48328*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48331*/           OPC_EmitInteger, MVT::i1, 0, 
/*48334*/           OPC_EmitInteger, MVT::i1, 0, 
/*48337*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48340*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48343*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48360*/         0, // EndSwitchType
/*48361*/       0, /*End of Scope*/
/*48362*/     /*Scope*/ 23|128,6/*791*/, /*->49155*/
/*48364*/       OPC_CheckChild1Integer, 10|128,3/*394*/, 
/*48367*/       OPC_RecordChild2, // #1 = $addr
/*48368*/       OPC_Scope, 27|128,1/*155*/, /*->48526*/ // 5 children in Scope
/*48371*/         OPC_CheckChild2Type, MVT::f32,
/*48373*/         OPC_RecordChild3, // #2 = $rsrc
/*48374*/         OPC_CheckChild3Type, MVT::v8i32,
/*48376*/         OPC_RecordChild4, // #3 = $sampler
/*48377*/         OPC_RecordChild5, // #4 = $dmask
/*48378*/         OPC_RecordChild6, // #5 = $unorm
/*48379*/         OPC_RecordChild7, // #6 = $glc
/*48380*/         OPC_MoveChild, 8,
/*48382*/         OPC_RecordNode, // #7 = $slc
/*48383*/         OPC_MoveParent,
/*48384*/         OPC_MoveChild, 9,
/*48386*/         OPC_RecordNode, // #8 = $lwe
/*48387*/         OPC_MoveParent,
/*48388*/         OPC_MoveChild, 10,
/*48390*/         OPC_RecordNode, // #9 = $da
/*48391*/         OPC_MoveParent,
/*48392*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48437
/*48395*/           OPC_EmitMergeInputChains1_0,
/*48396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48408*/           OPC_EmitInteger, MVT::i1, 0, 
/*48411*/           OPC_EmitInteger, MVT::i1, 0, 
/*48414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48437*/         /*SwitchType*/ 42, MVT::v2f32,// ->48481
/*48439*/           OPC_EmitMergeInputChains1_0,
/*48440*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48443*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48446*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48449*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48452*/           OPC_EmitInteger, MVT::i1, 0, 
/*48455*/           OPC_EmitInteger, MVT::i1, 0, 
/*48458*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48461*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48481*/         /*SwitchType*/ 42, MVT::v4f32,// ->48525
/*48483*/           OPC_EmitMergeInputChains1_0,
/*48484*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48487*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48490*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48493*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48496*/           OPC_EmitInteger, MVT::i1, 0, 
/*48499*/           OPC_EmitInteger, MVT::i1, 0, 
/*48502*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48505*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48525*/         0, // EndSwitchType
/*48526*/       /*Scope*/ 27|128,1/*155*/, /*->48683*/
/*48528*/         OPC_CheckChild2Type, MVT::v2f32,
/*48530*/         OPC_RecordChild3, // #2 = $rsrc
/*48531*/         OPC_CheckChild3Type, MVT::v8i32,
/*48533*/         OPC_RecordChild4, // #3 = $sampler
/*48534*/         OPC_RecordChild5, // #4 = $dmask
/*48535*/         OPC_RecordChild6, // #5 = $unorm
/*48536*/         OPC_RecordChild7, // #6 = $glc
/*48537*/         OPC_MoveChild, 8,
/*48539*/         OPC_RecordNode, // #7 = $slc
/*48540*/         OPC_MoveParent,
/*48541*/         OPC_MoveChild, 9,
/*48543*/         OPC_RecordNode, // #8 = $lwe
/*48544*/         OPC_MoveParent,
/*48545*/         OPC_MoveChild, 10,
/*48547*/         OPC_RecordNode, // #9 = $da
/*48548*/         OPC_MoveParent,
/*48549*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48594
/*48552*/           OPC_EmitMergeInputChains1_0,
/*48553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48565*/           OPC_EmitInteger, MVT::i1, 0, 
/*48568*/           OPC_EmitInteger, MVT::i1, 0, 
/*48571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48594*/         /*SwitchType*/ 42, MVT::v2f32,// ->48638
/*48596*/           OPC_EmitMergeInputChains1_0,
/*48597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48609*/           OPC_EmitInteger, MVT::i1, 0, 
/*48612*/           OPC_EmitInteger, MVT::i1, 0, 
/*48615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48638*/         /*SwitchType*/ 42, MVT::v4f32,// ->48682
/*48640*/           OPC_EmitMergeInputChains1_0,
/*48641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48653*/           OPC_EmitInteger, MVT::i1, 0, 
/*48656*/           OPC_EmitInteger, MVT::i1, 0, 
/*48659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48682*/         0, // EndSwitchType
/*48683*/       /*Scope*/ 27|128,1/*155*/, /*->48840*/
/*48685*/         OPC_CheckChild2Type, MVT::v4f32,
/*48687*/         OPC_RecordChild3, // #2 = $rsrc
/*48688*/         OPC_CheckChild3Type, MVT::v8i32,
/*48690*/         OPC_RecordChild4, // #3 = $sampler
/*48691*/         OPC_RecordChild5, // #4 = $dmask
/*48692*/         OPC_RecordChild6, // #5 = $unorm
/*48693*/         OPC_RecordChild7, // #6 = $glc
/*48694*/         OPC_MoveChild, 8,
/*48696*/         OPC_RecordNode, // #7 = $slc
/*48697*/         OPC_MoveParent,
/*48698*/         OPC_MoveChild, 9,
/*48700*/         OPC_RecordNode, // #8 = $lwe
/*48701*/         OPC_MoveParent,
/*48702*/         OPC_MoveChild, 10,
/*48704*/         OPC_RecordNode, // #9 = $da
/*48705*/         OPC_MoveParent,
/*48706*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48751
/*48709*/           OPC_EmitMergeInputChains1_0,
/*48710*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48713*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48716*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48719*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48722*/           OPC_EmitInteger, MVT::i1, 0, 
/*48725*/           OPC_EmitInteger, MVT::i1, 0, 
/*48728*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48731*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48734*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48751*/         /*SwitchType*/ 42, MVT::v2f32,// ->48795
/*48753*/           OPC_EmitMergeInputChains1_0,
/*48754*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48757*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48760*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48763*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48766*/           OPC_EmitInteger, MVT::i1, 0, 
/*48769*/           OPC_EmitInteger, MVT::i1, 0, 
/*48772*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48775*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48795*/         /*SwitchType*/ 42, MVT::v4f32,// ->48839
/*48797*/           OPC_EmitMergeInputChains1_0,
/*48798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48810*/           OPC_EmitInteger, MVT::i1, 0, 
/*48813*/           OPC_EmitInteger, MVT::i1, 0, 
/*48816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48839*/         0, // EndSwitchType
/*48840*/       /*Scope*/ 27|128,1/*155*/, /*->48997*/
/*48842*/         OPC_CheckChild2Type, MVT::v8f32,
/*48844*/         OPC_RecordChild3, // #2 = $rsrc
/*48845*/         OPC_CheckChild3Type, MVT::v8i32,
/*48847*/         OPC_RecordChild4, // #3 = $sampler
/*48848*/         OPC_RecordChild5, // #4 = $dmask
/*48849*/         OPC_RecordChild6, // #5 = $unorm
/*48850*/         OPC_RecordChild7, // #6 = $glc
/*48851*/         OPC_MoveChild, 8,
/*48853*/         OPC_RecordNode, // #7 = $slc
/*48854*/         OPC_MoveParent,
/*48855*/         OPC_MoveChild, 9,
/*48857*/         OPC_RecordNode, // #8 = $lwe
/*48858*/         OPC_MoveParent,
/*48859*/         OPC_MoveChild, 10,
/*48861*/         OPC_RecordNode, // #9 = $da
/*48862*/         OPC_MoveParent,
/*48863*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48908
/*48866*/           OPC_EmitMergeInputChains1_0,
/*48867*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48870*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48873*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48876*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48879*/           OPC_EmitInteger, MVT::i1, 0, 
/*48882*/           OPC_EmitInteger, MVT::i1, 0, 
/*48885*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48888*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48908*/         /*SwitchType*/ 42, MVT::v2f32,// ->48952
/*48910*/           OPC_EmitMergeInputChains1_0,
/*48911*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48914*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48917*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48920*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48923*/           OPC_EmitInteger, MVT::i1, 0, 
/*48926*/           OPC_EmitInteger, MVT::i1, 0, 
/*48929*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48932*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48935*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48952*/         /*SwitchType*/ 42, MVT::v4f32,// ->48996
/*48954*/           OPC_EmitMergeInputChains1_0,
/*48955*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48958*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48961*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48964*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48967*/           OPC_EmitInteger, MVT::i1, 0, 
/*48970*/           OPC_EmitInteger, MVT::i1, 0, 
/*48973*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48976*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48979*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48996*/         0, // EndSwitchType
/*48997*/       /*Scope*/ 27|128,1/*155*/, /*->49154*/
/*48999*/         OPC_CheckChild2Type, MVT::v16f32,
/*49001*/         OPC_RecordChild3, // #2 = $rsrc
/*49002*/         OPC_CheckChild3Type, MVT::v8i32,
/*49004*/         OPC_RecordChild4, // #3 = $sampler
/*49005*/         OPC_RecordChild5, // #4 = $dmask
/*49006*/         OPC_RecordChild6, // #5 = $unorm
/*49007*/         OPC_RecordChild7, // #6 = $glc
/*49008*/         OPC_MoveChild, 8,
/*49010*/         OPC_RecordNode, // #7 = $slc
/*49011*/         OPC_MoveParent,
/*49012*/         OPC_MoveChild, 9,
/*49014*/         OPC_RecordNode, // #8 = $lwe
/*49015*/         OPC_MoveParent,
/*49016*/         OPC_MoveChild, 10,
/*49018*/         OPC_RecordNode, // #9 = $da
/*49019*/         OPC_MoveParent,
/*49020*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49065
/*49023*/           OPC_EmitMergeInputChains1_0,
/*49024*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49027*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49030*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49033*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49036*/           OPC_EmitInteger, MVT::i1, 0, 
/*49039*/           OPC_EmitInteger, MVT::i1, 0, 
/*49042*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49045*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49048*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49065*/         /*SwitchType*/ 42, MVT::v2f32,// ->49109
/*49067*/           OPC_EmitMergeInputChains1_0,
/*49068*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49071*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49074*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49077*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49080*/           OPC_EmitInteger, MVT::i1, 0, 
/*49083*/           OPC_EmitInteger, MVT::i1, 0, 
/*49086*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49089*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49092*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49109*/         /*SwitchType*/ 42, MVT::v4f32,// ->49153
/*49111*/           OPC_EmitMergeInputChains1_0,
/*49112*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49115*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49118*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49121*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49124*/           OPC_EmitInteger, MVT::i1, 0, 
/*49127*/           OPC_EmitInteger, MVT::i1, 0, 
/*49130*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49133*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49136*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49153*/         0, // EndSwitchType
/*49154*/       0, /*End of Scope*/
/*49155*/     /*Scope*/ 23|128,6/*791*/, /*->49948*/
/*49157*/       OPC_CheckChild1Integer, 15|128,3/*399*/, 
/*49160*/       OPC_RecordChild2, // #1 = $addr
/*49161*/       OPC_Scope, 27|128,1/*155*/, /*->49319*/ // 5 children in Scope
/*49164*/         OPC_CheckChild2Type, MVT::f32,
/*49166*/         OPC_RecordChild3, // #2 = $rsrc
/*49167*/         OPC_CheckChild3Type, MVT::v8i32,
/*49169*/         OPC_RecordChild4, // #3 = $sampler
/*49170*/         OPC_RecordChild5, // #4 = $dmask
/*49171*/         OPC_RecordChild6, // #5 = $unorm
/*49172*/         OPC_RecordChild7, // #6 = $glc
/*49173*/         OPC_MoveChild, 8,
/*49175*/         OPC_RecordNode, // #7 = $slc
/*49176*/         OPC_MoveParent,
/*49177*/         OPC_MoveChild, 9,
/*49179*/         OPC_RecordNode, // #8 = $lwe
/*49180*/         OPC_MoveParent,
/*49181*/         OPC_MoveChild, 10,
/*49183*/         OPC_RecordNode, // #9 = $da
/*49184*/         OPC_MoveParent,
/*49185*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49230
/*49188*/           OPC_EmitMergeInputChains1_0,
/*49189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49201*/           OPC_EmitInteger, MVT::i1, 0, 
/*49204*/           OPC_EmitInteger, MVT::i1, 0, 
/*49207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49230*/         /*SwitchType*/ 42, MVT::v2f32,// ->49274
/*49232*/           OPC_EmitMergeInputChains1_0,
/*49233*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49236*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49239*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49245*/           OPC_EmitInteger, MVT::i1, 0, 
/*49248*/           OPC_EmitInteger, MVT::i1, 0, 
/*49251*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49254*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49274*/         /*SwitchType*/ 42, MVT::v4f32,// ->49318
/*49276*/           OPC_EmitMergeInputChains1_0,
/*49277*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49280*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49283*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49286*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49289*/           OPC_EmitInteger, MVT::i1, 0, 
/*49292*/           OPC_EmitInteger, MVT::i1, 0, 
/*49295*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49298*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49318*/         0, // EndSwitchType
/*49319*/       /*Scope*/ 27|128,1/*155*/, /*->49476*/
/*49321*/         OPC_CheckChild2Type, MVT::v2f32,
/*49323*/         OPC_RecordChild3, // #2 = $rsrc
/*49324*/         OPC_CheckChild3Type, MVT::v8i32,
/*49326*/         OPC_RecordChild4, // #3 = $sampler
/*49327*/         OPC_RecordChild5, // #4 = $dmask
/*49328*/         OPC_RecordChild6, // #5 = $unorm
/*49329*/         OPC_RecordChild7, // #6 = $glc
/*49330*/         OPC_MoveChild, 8,
/*49332*/         OPC_RecordNode, // #7 = $slc
/*49333*/         OPC_MoveParent,
/*49334*/         OPC_MoveChild, 9,
/*49336*/         OPC_RecordNode, // #8 = $lwe
/*49337*/         OPC_MoveParent,
/*49338*/         OPC_MoveChild, 10,
/*49340*/         OPC_RecordNode, // #9 = $da
/*49341*/         OPC_MoveParent,
/*49342*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49387
/*49345*/           OPC_EmitMergeInputChains1_0,
/*49346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49358*/           OPC_EmitInteger, MVT::i1, 0, 
/*49361*/           OPC_EmitInteger, MVT::i1, 0, 
/*49364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49387*/         /*SwitchType*/ 42, MVT::v2f32,// ->49431
/*49389*/           OPC_EmitMergeInputChains1_0,
/*49390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49402*/           OPC_EmitInteger, MVT::i1, 0, 
/*49405*/           OPC_EmitInteger, MVT::i1, 0, 
/*49408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49431*/         /*SwitchType*/ 42, MVT::v4f32,// ->49475
/*49433*/           OPC_EmitMergeInputChains1_0,
/*49434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49446*/           OPC_EmitInteger, MVT::i1, 0, 
/*49449*/           OPC_EmitInteger, MVT::i1, 0, 
/*49452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49475*/         0, // EndSwitchType
/*49476*/       /*Scope*/ 27|128,1/*155*/, /*->49633*/
/*49478*/         OPC_CheckChild2Type, MVT::v4f32,
/*49480*/         OPC_RecordChild3, // #2 = $rsrc
/*49481*/         OPC_CheckChild3Type, MVT::v8i32,
/*49483*/         OPC_RecordChild4, // #3 = $sampler
/*49484*/         OPC_RecordChild5, // #4 = $dmask
/*49485*/         OPC_RecordChild6, // #5 = $unorm
/*49486*/         OPC_RecordChild7, // #6 = $glc
/*49487*/         OPC_MoveChild, 8,
/*49489*/         OPC_RecordNode, // #7 = $slc
/*49490*/         OPC_MoveParent,
/*49491*/         OPC_MoveChild, 9,
/*49493*/         OPC_RecordNode, // #8 = $lwe
/*49494*/         OPC_MoveParent,
/*49495*/         OPC_MoveChild, 10,
/*49497*/         OPC_RecordNode, // #9 = $da
/*49498*/         OPC_MoveParent,
/*49499*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49544
/*49502*/           OPC_EmitMergeInputChains1_0,
/*49503*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49506*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49515*/           OPC_EmitInteger, MVT::i1, 0, 
/*49518*/           OPC_EmitInteger, MVT::i1, 0, 
/*49521*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49524*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49527*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49544*/         /*SwitchType*/ 42, MVT::v2f32,// ->49588
/*49546*/           OPC_EmitMergeInputChains1_0,
/*49547*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49550*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49559*/           OPC_EmitInteger, MVT::i1, 0, 
/*49562*/           OPC_EmitInteger, MVT::i1, 0, 
/*49565*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49568*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49588*/         /*SwitchType*/ 42, MVT::v4f32,// ->49632
/*49590*/           OPC_EmitMergeInputChains1_0,
/*49591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49603*/           OPC_EmitInteger, MVT::i1, 0, 
/*49606*/           OPC_EmitInteger, MVT::i1, 0, 
/*49609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49632*/         0, // EndSwitchType
/*49633*/       /*Scope*/ 27|128,1/*155*/, /*->49790*/
/*49635*/         OPC_CheckChild2Type, MVT::v8f32,
/*49637*/         OPC_RecordChild3, // #2 = $rsrc
/*49638*/         OPC_CheckChild3Type, MVT::v8i32,
/*49640*/         OPC_RecordChild4, // #3 = $sampler
/*49641*/         OPC_RecordChild5, // #4 = $dmask
/*49642*/         OPC_RecordChild6, // #5 = $unorm
/*49643*/         OPC_RecordChild7, // #6 = $glc
/*49644*/         OPC_MoveChild, 8,
/*49646*/         OPC_RecordNode, // #7 = $slc
/*49647*/         OPC_MoveParent,
/*49648*/         OPC_MoveChild, 9,
/*49650*/         OPC_RecordNode, // #8 = $lwe
/*49651*/         OPC_MoveParent,
/*49652*/         OPC_MoveChild, 10,
/*49654*/         OPC_RecordNode, // #9 = $da
/*49655*/         OPC_MoveParent,
/*49656*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49701
/*49659*/           OPC_EmitMergeInputChains1_0,
/*49660*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49663*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49666*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49669*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49672*/           OPC_EmitInteger, MVT::i1, 0, 
/*49675*/           OPC_EmitInteger, MVT::i1, 0, 
/*49678*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49681*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49684*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49701*/         /*SwitchType*/ 42, MVT::v2f32,// ->49745
/*49703*/           OPC_EmitMergeInputChains1_0,
/*49704*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49707*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49710*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49713*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49716*/           OPC_EmitInteger, MVT::i1, 0, 
/*49719*/           OPC_EmitInteger, MVT::i1, 0, 
/*49722*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49725*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49745*/         /*SwitchType*/ 42, MVT::v4f32,// ->49789
/*49747*/           OPC_EmitMergeInputChains1_0,
/*49748*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49751*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49754*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49757*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49760*/           OPC_EmitInteger, MVT::i1, 0, 
/*49763*/           OPC_EmitInteger, MVT::i1, 0, 
/*49766*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49769*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49772*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49789*/         0, // EndSwitchType
/*49790*/       /*Scope*/ 27|128,1/*155*/, /*->49947*/
/*49792*/         OPC_CheckChild2Type, MVT::v16f32,
/*49794*/         OPC_RecordChild3, // #2 = $rsrc
/*49795*/         OPC_CheckChild3Type, MVT::v8i32,
/*49797*/         OPC_RecordChild4, // #3 = $sampler
/*49798*/         OPC_RecordChild5, // #4 = $dmask
/*49799*/         OPC_RecordChild6, // #5 = $unorm
/*49800*/         OPC_RecordChild7, // #6 = $glc
/*49801*/         OPC_MoveChild, 8,
/*49803*/         OPC_RecordNode, // #7 = $slc
/*49804*/         OPC_MoveParent,
/*49805*/         OPC_MoveChild, 9,
/*49807*/         OPC_RecordNode, // #8 = $lwe
/*49808*/         OPC_MoveParent,
/*49809*/         OPC_MoveChild, 10,
/*49811*/         OPC_RecordNode, // #9 = $da
/*49812*/         OPC_MoveParent,
/*49813*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49858
/*49816*/           OPC_EmitMergeInputChains1_0,
/*49817*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49820*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49823*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49826*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49829*/           OPC_EmitInteger, MVT::i1, 0, 
/*49832*/           OPC_EmitInteger, MVT::i1, 0, 
/*49835*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49838*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49841*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49858*/         /*SwitchType*/ 42, MVT::v2f32,// ->49902
/*49860*/           OPC_EmitMergeInputChains1_0,
/*49861*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49864*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49867*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49870*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49873*/           OPC_EmitInteger, MVT::i1, 0, 
/*49876*/           OPC_EmitInteger, MVT::i1, 0, 
/*49879*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49882*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49885*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49902*/         /*SwitchType*/ 42, MVT::v4f32,// ->49946
/*49904*/           OPC_EmitMergeInputChains1_0,
/*49905*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49908*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49911*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49914*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49917*/           OPC_EmitInteger, MVT::i1, 0, 
/*49920*/           OPC_EmitInteger, MVT::i1, 0, 
/*49923*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49926*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49929*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49946*/         0, // EndSwitchType
/*49947*/       0, /*End of Scope*/
/*49948*/     /*Scope*/ 23|128,6/*791*/, /*->50741*/
/*49950*/       OPC_CheckChild1Integer, 17|128,3/*401*/, 
/*49953*/       OPC_RecordChild2, // #1 = $addr
/*49954*/       OPC_Scope, 27|128,1/*155*/, /*->50112*/ // 5 children in Scope
/*49957*/         OPC_CheckChild2Type, MVT::f32,
/*49959*/         OPC_RecordChild3, // #2 = $rsrc
/*49960*/         OPC_CheckChild3Type, MVT::v8i32,
/*49962*/         OPC_RecordChild4, // #3 = $sampler
/*49963*/         OPC_RecordChild5, // #4 = $dmask
/*49964*/         OPC_RecordChild6, // #5 = $unorm
/*49965*/         OPC_RecordChild7, // #6 = $glc
/*49966*/         OPC_MoveChild, 8,
/*49968*/         OPC_RecordNode, // #7 = $slc
/*49969*/         OPC_MoveParent,
/*49970*/         OPC_MoveChild, 9,
/*49972*/         OPC_RecordNode, // #8 = $lwe
/*49973*/         OPC_MoveParent,
/*49974*/         OPC_MoveChild, 10,
/*49976*/         OPC_RecordNode, // #9 = $da
/*49977*/         OPC_MoveParent,
/*49978*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50023
/*49981*/           OPC_EmitMergeInputChains1_0,
/*49982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49994*/           OPC_EmitInteger, MVT::i1, 0, 
/*49997*/           OPC_EmitInteger, MVT::i1, 0, 
/*50000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50023*/         /*SwitchType*/ 42, MVT::v2f32,// ->50067
/*50025*/           OPC_EmitMergeInputChains1_0,
/*50026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50029*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50032*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50035*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50038*/           OPC_EmitInteger, MVT::i1, 0, 
/*50041*/           OPC_EmitInteger, MVT::i1, 0, 
/*50044*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50047*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50067*/         /*SwitchType*/ 42, MVT::v4f32,// ->50111
/*50069*/           OPC_EmitMergeInputChains1_0,
/*50070*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50073*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50076*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50079*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50082*/           OPC_EmitInteger, MVT::i1, 0, 
/*50085*/           OPC_EmitInteger, MVT::i1, 0, 
/*50088*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50091*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50111*/         0, // EndSwitchType
/*50112*/       /*Scope*/ 27|128,1/*155*/, /*->50269*/
/*50114*/         OPC_CheckChild2Type, MVT::v2f32,
/*50116*/         OPC_RecordChild3, // #2 = $rsrc
/*50117*/         OPC_CheckChild3Type, MVT::v8i32,
/*50119*/         OPC_RecordChild4, // #3 = $sampler
/*50120*/         OPC_RecordChild5, // #4 = $dmask
/*50121*/         OPC_RecordChild6, // #5 = $unorm
/*50122*/         OPC_RecordChild7, // #6 = $glc
/*50123*/         OPC_MoveChild, 8,
/*50125*/         OPC_RecordNode, // #7 = $slc
/*50126*/         OPC_MoveParent,
/*50127*/         OPC_MoveChild, 9,
/*50129*/         OPC_RecordNode, // #8 = $lwe
/*50130*/         OPC_MoveParent,
/*50131*/         OPC_MoveChild, 10,
/*50133*/         OPC_RecordNode, // #9 = $da
/*50134*/         OPC_MoveParent,
/*50135*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50180
/*50138*/           OPC_EmitMergeInputChains1_0,
/*50139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50151*/           OPC_EmitInteger, MVT::i1, 0, 
/*50154*/           OPC_EmitInteger, MVT::i1, 0, 
/*50157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50180*/         /*SwitchType*/ 42, MVT::v2f32,// ->50224
/*50182*/           OPC_EmitMergeInputChains1_0,
/*50183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50195*/           OPC_EmitInteger, MVT::i1, 0, 
/*50198*/           OPC_EmitInteger, MVT::i1, 0, 
/*50201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50224*/         /*SwitchType*/ 42, MVT::v4f32,// ->50268
/*50226*/           OPC_EmitMergeInputChains1_0,
/*50227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50239*/           OPC_EmitInteger, MVT::i1, 0, 
/*50242*/           OPC_EmitInteger, MVT::i1, 0, 
/*50245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50268*/         0, // EndSwitchType
/*50269*/       /*Scope*/ 27|128,1/*155*/, /*->50426*/
/*50271*/         OPC_CheckChild2Type, MVT::v4f32,
/*50273*/         OPC_RecordChild3, // #2 = $rsrc
/*50274*/         OPC_CheckChild3Type, MVT::v8i32,
/*50276*/         OPC_RecordChild4, // #3 = $sampler
/*50277*/         OPC_RecordChild5, // #4 = $dmask
/*50278*/         OPC_RecordChild6, // #5 = $unorm
/*50279*/         OPC_RecordChild7, // #6 = $glc
/*50280*/         OPC_MoveChild, 8,
/*50282*/         OPC_RecordNode, // #7 = $slc
/*50283*/         OPC_MoveParent,
/*50284*/         OPC_MoveChild, 9,
/*50286*/         OPC_RecordNode, // #8 = $lwe
/*50287*/         OPC_MoveParent,
/*50288*/         OPC_MoveChild, 10,
/*50290*/         OPC_RecordNode, // #9 = $da
/*50291*/         OPC_MoveParent,
/*50292*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50337
/*50295*/           OPC_EmitMergeInputChains1_0,
/*50296*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50299*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50302*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50305*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50308*/           OPC_EmitInteger, MVT::i1, 0, 
/*50311*/           OPC_EmitInteger, MVT::i1, 0, 
/*50314*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50317*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50320*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50337*/         /*SwitchType*/ 42, MVT::v2f32,// ->50381
/*50339*/           OPC_EmitMergeInputChains1_0,
/*50340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50343*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50346*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50349*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50352*/           OPC_EmitInteger, MVT::i1, 0, 
/*50355*/           OPC_EmitInteger, MVT::i1, 0, 
/*50358*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50361*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50381*/         /*SwitchType*/ 42, MVT::v4f32,// ->50425
/*50383*/           OPC_EmitMergeInputChains1_0,
/*50384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50396*/           OPC_EmitInteger, MVT::i1, 0, 
/*50399*/           OPC_EmitInteger, MVT::i1, 0, 
/*50402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50425*/         0, // EndSwitchType
/*50426*/       /*Scope*/ 27|128,1/*155*/, /*->50583*/
/*50428*/         OPC_CheckChild2Type, MVT::v8f32,
/*50430*/         OPC_RecordChild3, // #2 = $rsrc
/*50431*/         OPC_CheckChild3Type, MVT::v8i32,
/*50433*/         OPC_RecordChild4, // #3 = $sampler
/*50434*/         OPC_RecordChild5, // #4 = $dmask
/*50435*/         OPC_RecordChild6, // #5 = $unorm
/*50436*/         OPC_RecordChild7, // #6 = $glc
/*50437*/         OPC_MoveChild, 8,
/*50439*/         OPC_RecordNode, // #7 = $slc
/*50440*/         OPC_MoveParent,
/*50441*/         OPC_MoveChild, 9,
/*50443*/         OPC_RecordNode, // #8 = $lwe
/*50444*/         OPC_MoveParent,
/*50445*/         OPC_MoveChild, 10,
/*50447*/         OPC_RecordNode, // #9 = $da
/*50448*/         OPC_MoveParent,
/*50449*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50494
/*50452*/           OPC_EmitMergeInputChains1_0,
/*50453*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50456*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50459*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50462*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50465*/           OPC_EmitInteger, MVT::i1, 0, 
/*50468*/           OPC_EmitInteger, MVT::i1, 0, 
/*50471*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50474*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50494*/         /*SwitchType*/ 42, MVT::v2f32,// ->50538
/*50496*/           OPC_EmitMergeInputChains1_0,
/*50497*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50500*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50503*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50506*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50509*/           OPC_EmitInteger, MVT::i1, 0, 
/*50512*/           OPC_EmitInteger, MVT::i1, 0, 
/*50515*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50518*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50538*/         /*SwitchType*/ 42, MVT::v4f32,// ->50582
/*50540*/           OPC_EmitMergeInputChains1_0,
/*50541*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50544*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50547*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50550*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50553*/           OPC_EmitInteger, MVT::i1, 0, 
/*50556*/           OPC_EmitInteger, MVT::i1, 0, 
/*50559*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50562*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50565*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50582*/         0, // EndSwitchType
/*50583*/       /*Scope*/ 27|128,1/*155*/, /*->50740*/
/*50585*/         OPC_CheckChild2Type, MVT::v16f32,
/*50587*/         OPC_RecordChild3, // #2 = $rsrc
/*50588*/         OPC_CheckChild3Type, MVT::v8i32,
/*50590*/         OPC_RecordChild4, // #3 = $sampler
/*50591*/         OPC_RecordChild5, // #4 = $dmask
/*50592*/         OPC_RecordChild6, // #5 = $unorm
/*50593*/         OPC_RecordChild7, // #6 = $glc
/*50594*/         OPC_MoveChild, 8,
/*50596*/         OPC_RecordNode, // #7 = $slc
/*50597*/         OPC_MoveParent,
/*50598*/         OPC_MoveChild, 9,
/*50600*/         OPC_RecordNode, // #8 = $lwe
/*50601*/         OPC_MoveParent,
/*50602*/         OPC_MoveChild, 10,
/*50604*/         OPC_RecordNode, // #9 = $da
/*50605*/         OPC_MoveParent,
/*50606*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50651
/*50609*/           OPC_EmitMergeInputChains1_0,
/*50610*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50613*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50616*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50619*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50622*/           OPC_EmitInteger, MVT::i1, 0, 
/*50625*/           OPC_EmitInteger, MVT::i1, 0, 
/*50628*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50631*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50634*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50651*/         /*SwitchType*/ 42, MVT::v2f32,// ->50695
/*50653*/           OPC_EmitMergeInputChains1_0,
/*50654*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50657*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50660*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50663*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50666*/           OPC_EmitInteger, MVT::i1, 0, 
/*50669*/           OPC_EmitInteger, MVT::i1, 0, 
/*50672*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50675*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50678*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50695*/         /*SwitchType*/ 42, MVT::v4f32,// ->50739
/*50697*/           OPC_EmitMergeInputChains1_0,
/*50698*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50701*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50704*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50707*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50710*/           OPC_EmitInteger, MVT::i1, 0, 
/*50713*/           OPC_EmitInteger, MVT::i1, 0, 
/*50716*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50719*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50739*/         0, // EndSwitchType
/*50740*/       0, /*End of Scope*/
/*50741*/     /*Scope*/ 23|128,6/*791*/, /*->51534*/
/*50743*/       OPC_CheckChild1Integer, 11|128,3/*395*/, 
/*50746*/       OPC_RecordChild2, // #1 = $addr
/*50747*/       OPC_Scope, 27|128,1/*155*/, /*->50905*/ // 5 children in Scope
/*50750*/         OPC_CheckChild2Type, MVT::f32,
/*50752*/         OPC_RecordChild3, // #2 = $rsrc
/*50753*/         OPC_CheckChild3Type, MVT::v8i32,
/*50755*/         OPC_RecordChild4, // #3 = $sampler
/*50756*/         OPC_RecordChild5, // #4 = $dmask
/*50757*/         OPC_RecordChild6, // #5 = $unorm
/*50758*/         OPC_RecordChild7, // #6 = $glc
/*50759*/         OPC_MoveChild, 8,
/*50761*/         OPC_RecordNode, // #7 = $slc
/*50762*/         OPC_MoveParent,
/*50763*/         OPC_MoveChild, 9,
/*50765*/         OPC_RecordNode, // #8 = $lwe
/*50766*/         OPC_MoveParent,
/*50767*/         OPC_MoveChild, 10,
/*50769*/         OPC_RecordNode, // #9 = $da
/*50770*/         OPC_MoveParent,
/*50771*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50816
/*50774*/           OPC_EmitMergeInputChains1_0,
/*50775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50787*/           OPC_EmitInteger, MVT::i1, 0, 
/*50790*/           OPC_EmitInteger, MVT::i1, 0, 
/*50793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50816*/         /*SwitchType*/ 42, MVT::v2f32,// ->50860
/*50818*/           OPC_EmitMergeInputChains1_0,
/*50819*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50828*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50831*/           OPC_EmitInteger, MVT::i1, 0, 
/*50834*/           OPC_EmitInteger, MVT::i1, 0, 
/*50837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50840*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50843*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50860*/         /*SwitchType*/ 42, MVT::v4f32,// ->50904
/*50862*/           OPC_EmitMergeInputChains1_0,
/*50863*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50866*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50869*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50872*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50875*/           OPC_EmitInteger, MVT::i1, 0, 
/*50878*/           OPC_EmitInteger, MVT::i1, 0, 
/*50881*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50884*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50887*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50904*/         0, // EndSwitchType
/*50905*/       /*Scope*/ 27|128,1/*155*/, /*->51062*/
/*50907*/         OPC_CheckChild2Type, MVT::v2f32,
/*50909*/         OPC_RecordChild3, // #2 = $rsrc
/*50910*/         OPC_CheckChild3Type, MVT::v8i32,
/*50912*/         OPC_RecordChild4, // #3 = $sampler
/*50913*/         OPC_RecordChild5, // #4 = $dmask
/*50914*/         OPC_RecordChild6, // #5 = $unorm
/*50915*/         OPC_RecordChild7, // #6 = $glc
/*50916*/         OPC_MoveChild, 8,
/*50918*/         OPC_RecordNode, // #7 = $slc
/*50919*/         OPC_MoveParent,
/*50920*/         OPC_MoveChild, 9,
/*50922*/         OPC_RecordNode, // #8 = $lwe
/*50923*/         OPC_MoveParent,
/*50924*/         OPC_MoveChild, 10,
/*50926*/         OPC_RecordNode, // #9 = $da
/*50927*/         OPC_MoveParent,
/*50928*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50973
/*50931*/           OPC_EmitMergeInputChains1_0,
/*50932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50944*/           OPC_EmitInteger, MVT::i1, 0, 
/*50947*/           OPC_EmitInteger, MVT::i1, 0, 
/*50950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50973*/         /*SwitchType*/ 42, MVT::v2f32,// ->51017
/*50975*/           OPC_EmitMergeInputChains1_0,
/*50976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50988*/           OPC_EmitInteger, MVT::i1, 0, 
/*50991*/           OPC_EmitInteger, MVT::i1, 0, 
/*50994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51017*/         /*SwitchType*/ 42, MVT::v4f32,// ->51061
/*51019*/           OPC_EmitMergeInputChains1_0,
/*51020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51032*/           OPC_EmitInteger, MVT::i1, 0, 
/*51035*/           OPC_EmitInteger, MVT::i1, 0, 
/*51038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51061*/         0, // EndSwitchType
/*51062*/       /*Scope*/ 27|128,1/*155*/, /*->51219*/
/*51064*/         OPC_CheckChild2Type, MVT::v4f32,
/*51066*/         OPC_RecordChild3, // #2 = $rsrc
/*51067*/         OPC_CheckChild3Type, MVT::v8i32,
/*51069*/         OPC_RecordChild4, // #3 = $sampler
/*51070*/         OPC_RecordChild5, // #4 = $dmask
/*51071*/         OPC_RecordChild6, // #5 = $unorm
/*51072*/         OPC_RecordChild7, // #6 = $glc
/*51073*/         OPC_MoveChild, 8,
/*51075*/         OPC_RecordNode, // #7 = $slc
/*51076*/         OPC_MoveParent,
/*51077*/         OPC_MoveChild, 9,
/*51079*/         OPC_RecordNode, // #8 = $lwe
/*51080*/         OPC_MoveParent,
/*51081*/         OPC_MoveChild, 10,
/*51083*/         OPC_RecordNode, // #9 = $da
/*51084*/         OPC_MoveParent,
/*51085*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51130
/*51088*/           OPC_EmitMergeInputChains1_0,
/*51089*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51095*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51098*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51101*/           OPC_EmitInteger, MVT::i1, 0, 
/*51104*/           OPC_EmitInteger, MVT::i1, 0, 
/*51107*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51110*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51113*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51130*/         /*SwitchType*/ 42, MVT::v2f32,// ->51174
/*51132*/           OPC_EmitMergeInputChains1_0,
/*51133*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51139*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51142*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51145*/           OPC_EmitInteger, MVT::i1, 0, 
/*51148*/           OPC_EmitInteger, MVT::i1, 0, 
/*51151*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51154*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51174*/         /*SwitchType*/ 42, MVT::v4f32,// ->51218
/*51176*/           OPC_EmitMergeInputChains1_0,
/*51177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51189*/           OPC_EmitInteger, MVT::i1, 0, 
/*51192*/           OPC_EmitInteger, MVT::i1, 0, 
/*51195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51218*/         0, // EndSwitchType
/*51219*/       /*Scope*/ 27|128,1/*155*/, /*->51376*/
/*51221*/         OPC_CheckChild2Type, MVT::v8f32,
/*51223*/         OPC_RecordChild3, // #2 = $rsrc
/*51224*/         OPC_CheckChild3Type, MVT::v8i32,
/*51226*/         OPC_RecordChild4, // #3 = $sampler
/*51227*/         OPC_RecordChild5, // #4 = $dmask
/*51228*/         OPC_RecordChild6, // #5 = $unorm
/*51229*/         OPC_RecordChild7, // #6 = $glc
/*51230*/         OPC_MoveChild, 8,
/*51232*/         OPC_RecordNode, // #7 = $slc
/*51233*/         OPC_MoveParent,
/*51234*/         OPC_MoveChild, 9,
/*51236*/         OPC_RecordNode, // #8 = $lwe
/*51237*/         OPC_MoveParent,
/*51238*/         OPC_MoveChild, 10,
/*51240*/         OPC_RecordNode, // #9 = $da
/*51241*/         OPC_MoveParent,
/*51242*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51287
/*51245*/           OPC_EmitMergeInputChains1_0,
/*51246*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51249*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51258*/           OPC_EmitInteger, MVT::i1, 0, 
/*51261*/           OPC_EmitInteger, MVT::i1, 0, 
/*51264*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51267*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51270*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51287*/         /*SwitchType*/ 42, MVT::v2f32,// ->51331
/*51289*/           OPC_EmitMergeInputChains1_0,
/*51290*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51293*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51296*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51299*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51302*/           OPC_EmitInteger, MVT::i1, 0, 
/*51305*/           OPC_EmitInteger, MVT::i1, 0, 
/*51308*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51311*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51314*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51331*/         /*SwitchType*/ 42, MVT::v4f32,// ->51375
/*51333*/           OPC_EmitMergeInputChains1_0,
/*51334*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51337*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51340*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51343*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51346*/           OPC_EmitInteger, MVT::i1, 0, 
/*51349*/           OPC_EmitInteger, MVT::i1, 0, 
/*51352*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51355*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51358*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51375*/         0, // EndSwitchType
/*51376*/       /*Scope*/ 27|128,1/*155*/, /*->51533*/
/*51378*/         OPC_CheckChild2Type, MVT::v16f32,
/*51380*/         OPC_RecordChild3, // #2 = $rsrc
/*51381*/         OPC_CheckChild3Type, MVT::v8i32,
/*51383*/         OPC_RecordChild4, // #3 = $sampler
/*51384*/         OPC_RecordChild5, // #4 = $dmask
/*51385*/         OPC_RecordChild6, // #5 = $unorm
/*51386*/         OPC_RecordChild7, // #6 = $glc
/*51387*/         OPC_MoveChild, 8,
/*51389*/         OPC_RecordNode, // #7 = $slc
/*51390*/         OPC_MoveParent,
/*51391*/         OPC_MoveChild, 9,
/*51393*/         OPC_RecordNode, // #8 = $lwe
/*51394*/         OPC_MoveParent,
/*51395*/         OPC_MoveChild, 10,
/*51397*/         OPC_RecordNode, // #9 = $da
/*51398*/         OPC_MoveParent,
/*51399*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51444
/*51402*/           OPC_EmitMergeInputChains1_0,
/*51403*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51406*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51409*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51412*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51415*/           OPC_EmitInteger, MVT::i1, 0, 
/*51418*/           OPC_EmitInteger, MVT::i1, 0, 
/*51421*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51424*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51427*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51444*/         /*SwitchType*/ 42, MVT::v2f32,// ->51488
/*51446*/           OPC_EmitMergeInputChains1_0,
/*51447*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51450*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51453*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51456*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51459*/           OPC_EmitInteger, MVT::i1, 0, 
/*51462*/           OPC_EmitInteger, MVT::i1, 0, 
/*51465*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51468*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51471*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51488*/         /*SwitchType*/ 42, MVT::v4f32,// ->51532
/*51490*/           OPC_EmitMergeInputChains1_0,
/*51491*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51494*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51497*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51500*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51503*/           OPC_EmitInteger, MVT::i1, 0, 
/*51506*/           OPC_EmitInteger, MVT::i1, 0, 
/*51509*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51512*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51532*/         0, // EndSwitchType
/*51533*/       0, /*End of Scope*/
/*51534*/     /*Scope*/ 23|128,6/*791*/, /*->52327*/
/*51536*/       OPC_CheckChild1Integer, 12|128,3/*396*/, 
/*51539*/       OPC_RecordChild2, // #1 = $addr
/*51540*/       OPC_Scope, 27|128,1/*155*/, /*->51698*/ // 5 children in Scope
/*51543*/         OPC_CheckChild2Type, MVT::f32,
/*51545*/         OPC_RecordChild3, // #2 = $rsrc
/*51546*/         OPC_CheckChild3Type, MVT::v8i32,
/*51548*/         OPC_RecordChild4, // #3 = $sampler
/*51549*/         OPC_RecordChild5, // #4 = $dmask
/*51550*/         OPC_RecordChild6, // #5 = $unorm
/*51551*/         OPC_RecordChild7, // #6 = $glc
/*51552*/         OPC_MoveChild, 8,
/*51554*/         OPC_RecordNode, // #7 = $slc
/*51555*/         OPC_MoveParent,
/*51556*/         OPC_MoveChild, 9,
/*51558*/         OPC_RecordNode, // #8 = $lwe
/*51559*/         OPC_MoveParent,
/*51560*/         OPC_MoveChild, 10,
/*51562*/         OPC_RecordNode, // #9 = $da
/*51563*/         OPC_MoveParent,
/*51564*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51609
/*51567*/           OPC_EmitMergeInputChains1_0,
/*51568*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51571*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51574*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51577*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51580*/           OPC_EmitInteger, MVT::i1, 0, 
/*51583*/           OPC_EmitInteger, MVT::i1, 0, 
/*51586*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51589*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51609*/         /*SwitchType*/ 42, MVT::v2f32,// ->51653
/*51611*/           OPC_EmitMergeInputChains1_0,
/*51612*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51615*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51618*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51621*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51624*/           OPC_EmitInteger, MVT::i1, 0, 
/*51627*/           OPC_EmitInteger, MVT::i1, 0, 
/*51630*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51633*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51636*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51653*/         /*SwitchType*/ 42, MVT::v4f32,// ->51697
/*51655*/           OPC_EmitMergeInputChains1_0,
/*51656*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51659*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51662*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51665*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51668*/           OPC_EmitInteger, MVT::i1, 0, 
/*51671*/           OPC_EmitInteger, MVT::i1, 0, 
/*51674*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51677*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51680*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51697*/         0, // EndSwitchType
/*51698*/       /*Scope*/ 27|128,1/*155*/, /*->51855*/
/*51700*/         OPC_CheckChild2Type, MVT::v2f32,
/*51702*/         OPC_RecordChild3, // #2 = $rsrc
/*51703*/         OPC_CheckChild3Type, MVT::v8i32,
/*51705*/         OPC_RecordChild4, // #3 = $sampler
/*51706*/         OPC_RecordChild5, // #4 = $dmask
/*51707*/         OPC_RecordChild6, // #5 = $unorm
/*51708*/         OPC_RecordChild7, // #6 = $glc
/*51709*/         OPC_MoveChild, 8,
/*51711*/         OPC_RecordNode, // #7 = $slc
/*51712*/         OPC_MoveParent,
/*51713*/         OPC_MoveChild, 9,
/*51715*/         OPC_RecordNode, // #8 = $lwe
/*51716*/         OPC_MoveParent,
/*51717*/         OPC_MoveChild, 10,
/*51719*/         OPC_RecordNode, // #9 = $da
/*51720*/         OPC_MoveParent,
/*51721*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51766
/*51724*/           OPC_EmitMergeInputChains1_0,
/*51725*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51731*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51734*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51737*/           OPC_EmitInteger, MVT::i1, 0, 
/*51740*/           OPC_EmitInteger, MVT::i1, 0, 
/*51743*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51746*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51749*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51766*/         /*SwitchType*/ 42, MVT::v2f32,// ->51810
/*51768*/           OPC_EmitMergeInputChains1_0,
/*51769*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51772*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51775*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51778*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51781*/           OPC_EmitInteger, MVT::i1, 0, 
/*51784*/           OPC_EmitInteger, MVT::i1, 0, 
/*51787*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51790*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51810*/         /*SwitchType*/ 42, MVT::v4f32,// ->51854
/*51812*/           OPC_EmitMergeInputChains1_0,
/*51813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51825*/           OPC_EmitInteger, MVT::i1, 0, 
/*51828*/           OPC_EmitInteger, MVT::i1, 0, 
/*51831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51854*/         0, // EndSwitchType
/*51855*/       /*Scope*/ 27|128,1/*155*/, /*->52012*/
/*51857*/         OPC_CheckChild2Type, MVT::v4f32,
/*51859*/         OPC_RecordChild3, // #2 = $rsrc
/*51860*/         OPC_CheckChild3Type, MVT::v8i32,
/*51862*/         OPC_RecordChild4, // #3 = $sampler
/*51863*/         OPC_RecordChild5, // #4 = $dmask
/*51864*/         OPC_RecordChild6, // #5 = $unorm
/*51865*/         OPC_RecordChild7, // #6 = $glc
/*51866*/         OPC_MoveChild, 8,
/*51868*/         OPC_RecordNode, // #7 = $slc
/*51869*/         OPC_MoveParent,
/*51870*/         OPC_MoveChild, 9,
/*51872*/         OPC_RecordNode, // #8 = $lwe
/*51873*/         OPC_MoveParent,
/*51874*/         OPC_MoveChild, 10,
/*51876*/         OPC_RecordNode, // #9 = $da
/*51877*/         OPC_MoveParent,
/*51878*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51923
/*51881*/           OPC_EmitMergeInputChains1_0,
/*51882*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51885*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51888*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51891*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51894*/           OPC_EmitInteger, MVT::i1, 0, 
/*51897*/           OPC_EmitInteger, MVT::i1, 0, 
/*51900*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51903*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51923*/         /*SwitchType*/ 42, MVT::v2f32,// ->51967
/*51925*/           OPC_EmitMergeInputChains1_0,
/*51926*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51929*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51932*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51935*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51938*/           OPC_EmitInteger, MVT::i1, 0, 
/*51941*/           OPC_EmitInteger, MVT::i1, 0, 
/*51944*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51947*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51967*/         /*SwitchType*/ 42, MVT::v4f32,// ->52011
/*51969*/           OPC_EmitMergeInputChains1_0,
/*51970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51982*/           OPC_EmitInteger, MVT::i1, 0, 
/*51985*/           OPC_EmitInteger, MVT::i1, 0, 
/*51988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52011*/         0, // EndSwitchType
/*52012*/       /*Scope*/ 27|128,1/*155*/, /*->52169*/
/*52014*/         OPC_CheckChild2Type, MVT::v8f32,
/*52016*/         OPC_RecordChild3, // #2 = $rsrc
/*52017*/         OPC_CheckChild3Type, MVT::v8i32,
/*52019*/         OPC_RecordChild4, // #3 = $sampler
/*52020*/         OPC_RecordChild5, // #4 = $dmask
/*52021*/         OPC_RecordChild6, // #5 = $unorm
/*52022*/         OPC_RecordChild7, // #6 = $glc
/*52023*/         OPC_MoveChild, 8,
/*52025*/         OPC_RecordNode, // #7 = $slc
/*52026*/         OPC_MoveParent,
/*52027*/         OPC_MoveChild, 9,
/*52029*/         OPC_RecordNode, // #8 = $lwe
/*52030*/         OPC_MoveParent,
/*52031*/         OPC_MoveChild, 10,
/*52033*/         OPC_RecordNode, // #9 = $da
/*52034*/         OPC_MoveParent,
/*52035*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52080
/*52038*/           OPC_EmitMergeInputChains1_0,
/*52039*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52042*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52045*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52048*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52051*/           OPC_EmitInteger, MVT::i1, 0, 
/*52054*/           OPC_EmitInteger, MVT::i1, 0, 
/*52057*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52060*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52063*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52080*/         /*SwitchType*/ 42, MVT::v2f32,// ->52124
/*52082*/           OPC_EmitMergeInputChains1_0,
/*52083*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52086*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52089*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52092*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52095*/           OPC_EmitInteger, MVT::i1, 0, 
/*52098*/           OPC_EmitInteger, MVT::i1, 0, 
/*52101*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52104*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52124*/         /*SwitchType*/ 42, MVT::v4f32,// ->52168
/*52126*/           OPC_EmitMergeInputChains1_0,
/*52127*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52130*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52133*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52136*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52139*/           OPC_EmitInteger, MVT::i1, 0, 
/*52142*/           OPC_EmitInteger, MVT::i1, 0, 
/*52145*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52148*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52151*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52168*/         0, // EndSwitchType
/*52169*/       /*Scope*/ 27|128,1/*155*/, /*->52326*/
/*52171*/         OPC_CheckChild2Type, MVT::v16f32,
/*52173*/         OPC_RecordChild3, // #2 = $rsrc
/*52174*/         OPC_CheckChild3Type, MVT::v8i32,
/*52176*/         OPC_RecordChild4, // #3 = $sampler
/*52177*/         OPC_RecordChild5, // #4 = $dmask
/*52178*/         OPC_RecordChild6, // #5 = $unorm
/*52179*/         OPC_RecordChild7, // #6 = $glc
/*52180*/         OPC_MoveChild, 8,
/*52182*/         OPC_RecordNode, // #7 = $slc
/*52183*/         OPC_MoveParent,
/*52184*/         OPC_MoveChild, 9,
/*52186*/         OPC_RecordNode, // #8 = $lwe
/*52187*/         OPC_MoveParent,
/*52188*/         OPC_MoveChild, 10,
/*52190*/         OPC_RecordNode, // #9 = $da
/*52191*/         OPC_MoveParent,
/*52192*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52237
/*52195*/           OPC_EmitMergeInputChains1_0,
/*52196*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52199*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52202*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52205*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52208*/           OPC_EmitInteger, MVT::i1, 0, 
/*52211*/           OPC_EmitInteger, MVT::i1, 0, 
/*52214*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52217*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52220*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52237*/         /*SwitchType*/ 42, MVT::v2f32,// ->52281
/*52239*/           OPC_EmitMergeInputChains1_0,
/*52240*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52243*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52246*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52249*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52252*/           OPC_EmitInteger, MVT::i1, 0, 
/*52255*/           OPC_EmitInteger, MVT::i1, 0, 
/*52258*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52261*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52264*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52281*/         /*SwitchType*/ 42, MVT::v4f32,// ->52325
/*52283*/           OPC_EmitMergeInputChains1_0,
/*52284*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52287*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52290*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52293*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52296*/           OPC_EmitInteger, MVT::i1, 0, 
/*52299*/           OPC_EmitInteger, MVT::i1, 0, 
/*52302*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52305*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52308*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52325*/         0, // EndSwitchType
/*52326*/       0, /*End of Scope*/
/*52327*/     /*Scope*/ 23|128,6/*791*/, /*->53120*/
/*52329*/       OPC_CheckChild1Integer, 19|128,3/*403*/, 
/*52332*/       OPC_RecordChild2, // #1 = $addr
/*52333*/       OPC_Scope, 27|128,1/*155*/, /*->52491*/ // 5 children in Scope
/*52336*/         OPC_CheckChild2Type, MVT::f32,
/*52338*/         OPC_RecordChild3, // #2 = $rsrc
/*52339*/         OPC_CheckChild3Type, MVT::v8i32,
/*52341*/         OPC_RecordChild4, // #3 = $sampler
/*52342*/         OPC_RecordChild5, // #4 = $dmask
/*52343*/         OPC_RecordChild6, // #5 = $unorm
/*52344*/         OPC_RecordChild7, // #6 = $glc
/*52345*/         OPC_MoveChild, 8,
/*52347*/         OPC_RecordNode, // #7 = $slc
/*52348*/         OPC_MoveParent,
/*52349*/         OPC_MoveChild, 9,
/*52351*/         OPC_RecordNode, // #8 = $lwe
/*52352*/         OPC_MoveParent,
/*52353*/         OPC_MoveChild, 10,
/*52355*/         OPC_RecordNode, // #9 = $da
/*52356*/         OPC_MoveParent,
/*52357*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52402
/*52360*/           OPC_EmitMergeInputChains1_0,
/*52361*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52364*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52367*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52370*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52373*/           OPC_EmitInteger, MVT::i1, 0, 
/*52376*/           OPC_EmitInteger, MVT::i1, 0, 
/*52379*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52382*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52385*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52402*/         /*SwitchType*/ 42, MVT::v2f32,// ->52446
/*52404*/           OPC_EmitMergeInputChains1_0,
/*52405*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52408*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52411*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52414*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52417*/           OPC_EmitInteger, MVT::i1, 0, 
/*52420*/           OPC_EmitInteger, MVT::i1, 0, 
/*52423*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52426*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52429*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52446*/         /*SwitchType*/ 42, MVT::v4f32,// ->52490
/*52448*/           OPC_EmitMergeInputChains1_0,
/*52449*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52452*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52455*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52458*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52461*/           OPC_EmitInteger, MVT::i1, 0, 
/*52464*/           OPC_EmitInteger, MVT::i1, 0, 
/*52467*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52470*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52490*/         0, // EndSwitchType
/*52491*/       /*Scope*/ 27|128,1/*155*/, /*->52648*/
/*52493*/         OPC_CheckChild2Type, MVT::v2f32,
/*52495*/         OPC_RecordChild3, // #2 = $rsrc
/*52496*/         OPC_CheckChild3Type, MVT::v8i32,
/*52498*/         OPC_RecordChild4, // #3 = $sampler
/*52499*/         OPC_RecordChild5, // #4 = $dmask
/*52500*/         OPC_RecordChild6, // #5 = $unorm
/*52501*/         OPC_RecordChild7, // #6 = $glc
/*52502*/         OPC_MoveChild, 8,
/*52504*/         OPC_RecordNode, // #7 = $slc
/*52505*/         OPC_MoveParent,
/*52506*/         OPC_MoveChild, 9,
/*52508*/         OPC_RecordNode, // #8 = $lwe
/*52509*/         OPC_MoveParent,
/*52510*/         OPC_MoveChild, 10,
/*52512*/         OPC_RecordNode, // #9 = $da
/*52513*/         OPC_MoveParent,
/*52514*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52559
/*52517*/           OPC_EmitMergeInputChains1_0,
/*52518*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52521*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52524*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52527*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52530*/           OPC_EmitInteger, MVT::i1, 0, 
/*52533*/           OPC_EmitInteger, MVT::i1, 0, 
/*52536*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52539*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52559*/         /*SwitchType*/ 42, MVT::v2f32,// ->52603
/*52561*/           OPC_EmitMergeInputChains1_0,
/*52562*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52565*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52574*/           OPC_EmitInteger, MVT::i1, 0, 
/*52577*/           OPC_EmitInteger, MVT::i1, 0, 
/*52580*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52583*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52603*/         /*SwitchType*/ 42, MVT::v4f32,// ->52647
/*52605*/           OPC_EmitMergeInputChains1_0,
/*52606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52618*/           OPC_EmitInteger, MVT::i1, 0, 
/*52621*/           OPC_EmitInteger, MVT::i1, 0, 
/*52624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52647*/         0, // EndSwitchType
/*52648*/       /*Scope*/ 27|128,1/*155*/, /*->52805*/
/*52650*/         OPC_CheckChild2Type, MVT::v4f32,
/*52652*/         OPC_RecordChild3, // #2 = $rsrc
/*52653*/         OPC_CheckChild3Type, MVT::v8i32,
/*52655*/         OPC_RecordChild4, // #3 = $sampler
/*52656*/         OPC_RecordChild5, // #4 = $dmask
/*52657*/         OPC_RecordChild6, // #5 = $unorm
/*52658*/         OPC_RecordChild7, // #6 = $glc
/*52659*/         OPC_MoveChild, 8,
/*52661*/         OPC_RecordNode, // #7 = $slc
/*52662*/         OPC_MoveParent,
/*52663*/         OPC_MoveChild, 9,
/*52665*/         OPC_RecordNode, // #8 = $lwe
/*52666*/         OPC_MoveParent,
/*52667*/         OPC_MoveChild, 10,
/*52669*/         OPC_RecordNode, // #9 = $da
/*52670*/         OPC_MoveParent,
/*52671*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52716
/*52674*/           OPC_EmitMergeInputChains1_0,
/*52675*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52678*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52681*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52684*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52687*/           OPC_EmitInteger, MVT::i1, 0, 
/*52690*/           OPC_EmitInteger, MVT::i1, 0, 
/*52693*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52696*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52716*/         /*SwitchType*/ 42, MVT::v2f32,// ->52760
/*52718*/           OPC_EmitMergeInputChains1_0,
/*52719*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52722*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52725*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52728*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52731*/           OPC_EmitInteger, MVT::i1, 0, 
/*52734*/           OPC_EmitInteger, MVT::i1, 0, 
/*52737*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52740*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52760*/         /*SwitchType*/ 42, MVT::v4f32,// ->52804
/*52762*/           OPC_EmitMergeInputChains1_0,
/*52763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52775*/           OPC_EmitInteger, MVT::i1, 0, 
/*52778*/           OPC_EmitInteger, MVT::i1, 0, 
/*52781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52804*/         0, // EndSwitchType
/*52805*/       /*Scope*/ 27|128,1/*155*/, /*->52962*/
/*52807*/         OPC_CheckChild2Type, MVT::v8f32,
/*52809*/         OPC_RecordChild3, // #2 = $rsrc
/*52810*/         OPC_CheckChild3Type, MVT::v8i32,
/*52812*/         OPC_RecordChild4, // #3 = $sampler
/*52813*/         OPC_RecordChild5, // #4 = $dmask
/*52814*/         OPC_RecordChild6, // #5 = $unorm
/*52815*/         OPC_RecordChild7, // #6 = $glc
/*52816*/         OPC_MoveChild, 8,
/*52818*/         OPC_RecordNode, // #7 = $slc
/*52819*/         OPC_MoveParent,
/*52820*/         OPC_MoveChild, 9,
/*52822*/         OPC_RecordNode, // #8 = $lwe
/*52823*/         OPC_MoveParent,
/*52824*/         OPC_MoveChild, 10,
/*52826*/         OPC_RecordNode, // #9 = $da
/*52827*/         OPC_MoveParent,
/*52828*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52873
/*52831*/           OPC_EmitMergeInputChains1_0,
/*52832*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52838*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52841*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52844*/           OPC_EmitInteger, MVT::i1, 0, 
/*52847*/           OPC_EmitInteger, MVT::i1, 0, 
/*52850*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52853*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52856*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52873*/         /*SwitchType*/ 42, MVT::v2f32,// ->52917
/*52875*/           OPC_EmitMergeInputChains1_0,
/*52876*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52879*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52882*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52885*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52888*/           OPC_EmitInteger, MVT::i1, 0, 
/*52891*/           OPC_EmitInteger, MVT::i1, 0, 
/*52894*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52897*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52900*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52917*/         /*SwitchType*/ 42, MVT::v4f32,// ->52961
/*52919*/           OPC_EmitMergeInputChains1_0,
/*52920*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52923*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52926*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52929*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52932*/           OPC_EmitInteger, MVT::i1, 0, 
/*52935*/           OPC_EmitInteger, MVT::i1, 0, 
/*52938*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52941*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52944*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52961*/         0, // EndSwitchType
/*52962*/       /*Scope*/ 27|128,1/*155*/, /*->53119*/
/*52964*/         OPC_CheckChild2Type, MVT::v16f32,
/*52966*/         OPC_RecordChild3, // #2 = $rsrc
/*52967*/         OPC_CheckChild3Type, MVT::v8i32,
/*52969*/         OPC_RecordChild4, // #3 = $sampler
/*52970*/         OPC_RecordChild5, // #4 = $dmask
/*52971*/         OPC_RecordChild6, // #5 = $unorm
/*52972*/         OPC_RecordChild7, // #6 = $glc
/*52973*/         OPC_MoveChild, 8,
/*52975*/         OPC_RecordNode, // #7 = $slc
/*52976*/         OPC_MoveParent,
/*52977*/         OPC_MoveChild, 9,
/*52979*/         OPC_RecordNode, // #8 = $lwe
/*52980*/         OPC_MoveParent,
/*52981*/         OPC_MoveChild, 10,
/*52983*/         OPC_RecordNode, // #9 = $da
/*52984*/         OPC_MoveParent,
/*52985*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53030
/*52988*/           OPC_EmitMergeInputChains1_0,
/*52989*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52992*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53001*/           OPC_EmitInteger, MVT::i1, 0, 
/*53004*/           OPC_EmitInteger, MVT::i1, 0, 
/*53007*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53010*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53030*/         /*SwitchType*/ 42, MVT::v2f32,// ->53074
/*53032*/           OPC_EmitMergeInputChains1_0,
/*53033*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53036*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53039*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53042*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53045*/           OPC_EmitInteger, MVT::i1, 0, 
/*53048*/           OPC_EmitInteger, MVT::i1, 0, 
/*53051*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53054*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53074*/         /*SwitchType*/ 42, MVT::v4f32,// ->53118
/*53076*/           OPC_EmitMergeInputChains1_0,
/*53077*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53080*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53083*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53086*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53089*/           OPC_EmitInteger, MVT::i1, 0, 
/*53092*/           OPC_EmitInteger, MVT::i1, 0, 
/*53095*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53098*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53101*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53118*/         0, // EndSwitchType
/*53119*/       0, /*End of Scope*/
/*53120*/     /*Scope*/ 23|128,6/*791*/, /*->53913*/
/*53122*/       OPC_CheckChild1Integer, 28|128,3/*412*/, 
/*53125*/       OPC_RecordChild2, // #1 = $addr
/*53126*/       OPC_Scope, 27|128,1/*155*/, /*->53284*/ // 5 children in Scope
/*53129*/         OPC_CheckChild2Type, MVT::f32,
/*53131*/         OPC_RecordChild3, // #2 = $rsrc
/*53132*/         OPC_CheckChild3Type, MVT::v8i32,
/*53134*/         OPC_RecordChild4, // #3 = $sampler
/*53135*/         OPC_RecordChild5, // #4 = $dmask
/*53136*/         OPC_RecordChild6, // #5 = $unorm
/*53137*/         OPC_RecordChild7, // #6 = $glc
/*53138*/         OPC_MoveChild, 8,
/*53140*/         OPC_RecordNode, // #7 = $slc
/*53141*/         OPC_MoveParent,
/*53142*/         OPC_MoveChild, 9,
/*53144*/         OPC_RecordNode, // #8 = $lwe
/*53145*/         OPC_MoveParent,
/*53146*/         OPC_MoveChild, 10,
/*53148*/         OPC_RecordNode, // #9 = $da
/*53149*/         OPC_MoveParent,
/*53150*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53195
/*53153*/           OPC_EmitMergeInputChains1_0,
/*53154*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53157*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53160*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53163*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53166*/           OPC_EmitInteger, MVT::i1, 0, 
/*53169*/           OPC_EmitInteger, MVT::i1, 0, 
/*53172*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53175*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53178*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53195*/         /*SwitchType*/ 42, MVT::v2f32,// ->53239
/*53197*/           OPC_EmitMergeInputChains1_0,
/*53198*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53201*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53204*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53207*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53210*/           OPC_EmitInteger, MVT::i1, 0, 
/*53213*/           OPC_EmitInteger, MVT::i1, 0, 
/*53216*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53219*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53222*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53239*/         /*SwitchType*/ 42, MVT::v4f32,// ->53283
/*53241*/           OPC_EmitMergeInputChains1_0,
/*53242*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53245*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53248*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53251*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53254*/           OPC_EmitInteger, MVT::i1, 0, 
/*53257*/           OPC_EmitInteger, MVT::i1, 0, 
/*53260*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53263*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53283*/         0, // EndSwitchType
/*53284*/       /*Scope*/ 27|128,1/*155*/, /*->53441*/
/*53286*/         OPC_CheckChild2Type, MVT::v2f32,
/*53288*/         OPC_RecordChild3, // #2 = $rsrc
/*53289*/         OPC_CheckChild3Type, MVT::v8i32,
/*53291*/         OPC_RecordChild4, // #3 = $sampler
/*53292*/         OPC_RecordChild5, // #4 = $dmask
/*53293*/         OPC_RecordChild6, // #5 = $unorm
/*53294*/         OPC_RecordChild7, // #6 = $glc
/*53295*/         OPC_MoveChild, 8,
/*53297*/         OPC_RecordNode, // #7 = $slc
/*53298*/         OPC_MoveParent,
/*53299*/         OPC_MoveChild, 9,
/*53301*/         OPC_RecordNode, // #8 = $lwe
/*53302*/         OPC_MoveParent,
/*53303*/         OPC_MoveChild, 10,
/*53305*/         OPC_RecordNode, // #9 = $da
/*53306*/         OPC_MoveParent,
/*53307*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53352
/*53310*/           OPC_EmitMergeInputChains1_0,
/*53311*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53314*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53317*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53320*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53323*/           OPC_EmitInteger, MVT::i1, 0, 
/*53326*/           OPC_EmitInteger, MVT::i1, 0, 
/*53329*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53332*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53352*/         /*SwitchType*/ 42, MVT::v2f32,// ->53396
/*53354*/           OPC_EmitMergeInputChains1_0,
/*53355*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53358*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53361*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53364*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53367*/           OPC_EmitInteger, MVT::i1, 0, 
/*53370*/           OPC_EmitInteger, MVT::i1, 0, 
/*53373*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53376*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53396*/         /*SwitchType*/ 42, MVT::v4f32,// ->53440
/*53398*/           OPC_EmitMergeInputChains1_0,
/*53399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53411*/           OPC_EmitInteger, MVT::i1, 0, 
/*53414*/           OPC_EmitInteger, MVT::i1, 0, 
/*53417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53440*/         0, // EndSwitchType
/*53441*/       /*Scope*/ 27|128,1/*155*/, /*->53598*/
/*53443*/         OPC_CheckChild2Type, MVT::v4f32,
/*53445*/         OPC_RecordChild3, // #2 = $rsrc
/*53446*/         OPC_CheckChild3Type, MVT::v8i32,
/*53448*/         OPC_RecordChild4, // #3 = $sampler
/*53449*/         OPC_RecordChild5, // #4 = $dmask
/*53450*/         OPC_RecordChild6, // #5 = $unorm
/*53451*/         OPC_RecordChild7, // #6 = $glc
/*53452*/         OPC_MoveChild, 8,
/*53454*/         OPC_RecordNode, // #7 = $slc
/*53455*/         OPC_MoveParent,
/*53456*/         OPC_MoveChild, 9,
/*53458*/         OPC_RecordNode, // #8 = $lwe
/*53459*/         OPC_MoveParent,
/*53460*/         OPC_MoveChild, 10,
/*53462*/         OPC_RecordNode, // #9 = $da
/*53463*/         OPC_MoveParent,
/*53464*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53509
/*53467*/           OPC_EmitMergeInputChains1_0,
/*53468*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53471*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53474*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53477*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53480*/           OPC_EmitInteger, MVT::i1, 0, 
/*53483*/           OPC_EmitInteger, MVT::i1, 0, 
/*53486*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53489*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53492*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53509*/         /*SwitchType*/ 42, MVT::v2f32,// ->53553
/*53511*/           OPC_EmitMergeInputChains1_0,
/*53512*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53515*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53518*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53521*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53524*/           OPC_EmitInteger, MVT::i1, 0, 
/*53527*/           OPC_EmitInteger, MVT::i1, 0, 
/*53530*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53533*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53553*/         /*SwitchType*/ 42, MVT::v4f32,// ->53597
/*53555*/           OPC_EmitMergeInputChains1_0,
/*53556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53568*/           OPC_EmitInteger, MVT::i1, 0, 
/*53571*/           OPC_EmitInteger, MVT::i1, 0, 
/*53574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53597*/         0, // EndSwitchType
/*53598*/       /*Scope*/ 27|128,1/*155*/, /*->53755*/
/*53600*/         OPC_CheckChild2Type, MVT::v8f32,
/*53602*/         OPC_RecordChild3, // #2 = $rsrc
/*53603*/         OPC_CheckChild3Type, MVT::v8i32,
/*53605*/         OPC_RecordChild4, // #3 = $sampler
/*53606*/         OPC_RecordChild5, // #4 = $dmask
/*53607*/         OPC_RecordChild6, // #5 = $unorm
/*53608*/         OPC_RecordChild7, // #6 = $glc
/*53609*/         OPC_MoveChild, 8,
/*53611*/         OPC_RecordNode, // #7 = $slc
/*53612*/         OPC_MoveParent,
/*53613*/         OPC_MoveChild, 9,
/*53615*/         OPC_RecordNode, // #8 = $lwe
/*53616*/         OPC_MoveParent,
/*53617*/         OPC_MoveChild, 10,
/*53619*/         OPC_RecordNode, // #9 = $da
/*53620*/         OPC_MoveParent,
/*53621*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53666
/*53624*/           OPC_EmitMergeInputChains1_0,
/*53625*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53628*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53631*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53634*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53637*/           OPC_EmitInteger, MVT::i1, 0, 
/*53640*/           OPC_EmitInteger, MVT::i1, 0, 
/*53643*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53646*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53649*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53666*/         /*SwitchType*/ 42, MVT::v2f32,// ->53710
/*53668*/           OPC_EmitMergeInputChains1_0,
/*53669*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53672*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53675*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53678*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53681*/           OPC_EmitInteger, MVT::i1, 0, 
/*53684*/           OPC_EmitInteger, MVT::i1, 0, 
/*53687*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53690*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53693*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53710*/         /*SwitchType*/ 42, MVT::v4f32,// ->53754
/*53712*/           OPC_EmitMergeInputChains1_0,
/*53713*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53716*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53719*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53722*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53725*/           OPC_EmitInteger, MVT::i1, 0, 
/*53728*/           OPC_EmitInteger, MVT::i1, 0, 
/*53731*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53734*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53737*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53754*/         0, // EndSwitchType
/*53755*/       /*Scope*/ 27|128,1/*155*/, /*->53912*/
/*53757*/         OPC_CheckChild2Type, MVT::v16f32,
/*53759*/         OPC_RecordChild3, // #2 = $rsrc
/*53760*/         OPC_CheckChild3Type, MVT::v8i32,
/*53762*/         OPC_RecordChild4, // #3 = $sampler
/*53763*/         OPC_RecordChild5, // #4 = $dmask
/*53764*/         OPC_RecordChild6, // #5 = $unorm
/*53765*/         OPC_RecordChild7, // #6 = $glc
/*53766*/         OPC_MoveChild, 8,
/*53768*/         OPC_RecordNode, // #7 = $slc
/*53769*/         OPC_MoveParent,
/*53770*/         OPC_MoveChild, 9,
/*53772*/         OPC_RecordNode, // #8 = $lwe
/*53773*/         OPC_MoveParent,
/*53774*/         OPC_MoveChild, 10,
/*53776*/         OPC_RecordNode, // #9 = $da
/*53777*/         OPC_MoveParent,
/*53778*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53823
/*53781*/           OPC_EmitMergeInputChains1_0,
/*53782*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53785*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53788*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53791*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53794*/           OPC_EmitInteger, MVT::i1, 0, 
/*53797*/           OPC_EmitInteger, MVT::i1, 0, 
/*53800*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53803*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53823*/         /*SwitchType*/ 42, MVT::v2f32,// ->53867
/*53825*/           OPC_EmitMergeInputChains1_0,
/*53826*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53829*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53832*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53835*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53838*/           OPC_EmitInteger, MVT::i1, 0, 
/*53841*/           OPC_EmitInteger, MVT::i1, 0, 
/*53844*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53847*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53867*/         /*SwitchType*/ 42, MVT::v4f32,// ->53911
/*53869*/           OPC_EmitMergeInputChains1_0,
/*53870*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53873*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53876*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53879*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53882*/           OPC_EmitInteger, MVT::i1, 0, 
/*53885*/           OPC_EmitInteger, MVT::i1, 0, 
/*53888*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53891*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53894*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53911*/         0, // EndSwitchType
/*53912*/       0, /*End of Scope*/
/*53913*/     /*Scope*/ 23|128,6/*791*/, /*->54706*/
/*53915*/       OPC_CheckChild1Integer, 23|128,3/*407*/, 
/*53918*/       OPC_RecordChild2, // #1 = $addr
/*53919*/       OPC_Scope, 27|128,1/*155*/, /*->54077*/ // 5 children in Scope
/*53922*/         OPC_CheckChild2Type, MVT::f32,
/*53924*/         OPC_RecordChild3, // #2 = $rsrc
/*53925*/         OPC_CheckChild3Type, MVT::v8i32,
/*53927*/         OPC_RecordChild4, // #3 = $sampler
/*53928*/         OPC_RecordChild5, // #4 = $dmask
/*53929*/         OPC_RecordChild6, // #5 = $unorm
/*53930*/         OPC_RecordChild7, // #6 = $glc
/*53931*/         OPC_MoveChild, 8,
/*53933*/         OPC_RecordNode, // #7 = $slc
/*53934*/         OPC_MoveParent,
/*53935*/         OPC_MoveChild, 9,
/*53937*/         OPC_RecordNode, // #8 = $lwe
/*53938*/         OPC_MoveParent,
/*53939*/         OPC_MoveChild, 10,
/*53941*/         OPC_RecordNode, // #9 = $da
/*53942*/         OPC_MoveParent,
/*53943*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53988
/*53946*/           OPC_EmitMergeInputChains1_0,
/*53947*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53950*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53953*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53956*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53959*/           OPC_EmitInteger, MVT::i1, 0, 
/*53962*/           OPC_EmitInteger, MVT::i1, 0, 
/*53965*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53968*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53988*/         /*SwitchType*/ 42, MVT::v2f32,// ->54032
/*53990*/           OPC_EmitMergeInputChains1_0,
/*53991*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53994*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53997*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54000*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54003*/           OPC_EmitInteger, MVT::i1, 0, 
/*54006*/           OPC_EmitInteger, MVT::i1, 0, 
/*54009*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54012*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54032*/         /*SwitchType*/ 42, MVT::v4f32,// ->54076
/*54034*/           OPC_EmitMergeInputChains1_0,
/*54035*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54038*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54041*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54047*/           OPC_EmitInteger, MVT::i1, 0, 
/*54050*/           OPC_EmitInteger, MVT::i1, 0, 
/*54053*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54056*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54076*/         0, // EndSwitchType
/*54077*/       /*Scope*/ 27|128,1/*155*/, /*->54234*/
/*54079*/         OPC_CheckChild2Type, MVT::v2f32,
/*54081*/         OPC_RecordChild3, // #2 = $rsrc
/*54082*/         OPC_CheckChild3Type, MVT::v8i32,
/*54084*/         OPC_RecordChild4, // #3 = $sampler
/*54085*/         OPC_RecordChild5, // #4 = $dmask
/*54086*/         OPC_RecordChild6, // #5 = $unorm
/*54087*/         OPC_RecordChild7, // #6 = $glc
/*54088*/         OPC_MoveChild, 8,
/*54090*/         OPC_RecordNode, // #7 = $slc
/*54091*/         OPC_MoveParent,
/*54092*/         OPC_MoveChild, 9,
/*54094*/         OPC_RecordNode, // #8 = $lwe
/*54095*/         OPC_MoveParent,
/*54096*/         OPC_MoveChild, 10,
/*54098*/         OPC_RecordNode, // #9 = $da
/*54099*/         OPC_MoveParent,
/*54100*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54145
/*54103*/           OPC_EmitMergeInputChains1_0,
/*54104*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54107*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54110*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54113*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54116*/           OPC_EmitInteger, MVT::i1, 0, 
/*54119*/           OPC_EmitInteger, MVT::i1, 0, 
/*54122*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54125*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54145*/         /*SwitchType*/ 42, MVT::v2f32,// ->54189
/*54147*/           OPC_EmitMergeInputChains1_0,
/*54148*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54151*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54154*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54157*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54160*/           OPC_EmitInteger, MVT::i1, 0, 
/*54163*/           OPC_EmitInteger, MVT::i1, 0, 
/*54166*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54169*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54189*/         /*SwitchType*/ 42, MVT::v4f32,// ->54233
/*54191*/           OPC_EmitMergeInputChains1_0,
/*54192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54204*/           OPC_EmitInteger, MVT::i1, 0, 
/*54207*/           OPC_EmitInteger, MVT::i1, 0, 
/*54210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54233*/         0, // EndSwitchType
/*54234*/       /*Scope*/ 27|128,1/*155*/, /*->54391*/
/*54236*/         OPC_CheckChild2Type, MVT::v4f32,
/*54238*/         OPC_RecordChild3, // #2 = $rsrc
/*54239*/         OPC_CheckChild3Type, MVT::v8i32,
/*54241*/         OPC_RecordChild4, // #3 = $sampler
/*54242*/         OPC_RecordChild5, // #4 = $dmask
/*54243*/         OPC_RecordChild6, // #5 = $unorm
/*54244*/         OPC_RecordChild7, // #6 = $glc
/*54245*/         OPC_MoveChild, 8,
/*54247*/         OPC_RecordNode, // #7 = $slc
/*54248*/         OPC_MoveParent,
/*54249*/         OPC_MoveChild, 9,
/*54251*/         OPC_RecordNode, // #8 = $lwe
/*54252*/         OPC_MoveParent,
/*54253*/         OPC_MoveChild, 10,
/*54255*/         OPC_RecordNode, // #9 = $da
/*54256*/         OPC_MoveParent,
/*54257*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54302
/*54260*/           OPC_EmitMergeInputChains1_0,
/*54261*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54264*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54267*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54270*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54273*/           OPC_EmitInteger, MVT::i1, 0, 
/*54276*/           OPC_EmitInteger, MVT::i1, 0, 
/*54279*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54282*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54302*/         /*SwitchType*/ 42, MVT::v2f32,// ->54346
/*54304*/           OPC_EmitMergeInputChains1_0,
/*54305*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54308*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54311*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54317*/           OPC_EmitInteger, MVT::i1, 0, 
/*54320*/           OPC_EmitInteger, MVT::i1, 0, 
/*54323*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54326*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54346*/         /*SwitchType*/ 42, MVT::v4f32,// ->54390
/*54348*/           OPC_EmitMergeInputChains1_0,
/*54349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54361*/           OPC_EmitInteger, MVT::i1, 0, 
/*54364*/           OPC_EmitInteger, MVT::i1, 0, 
/*54367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54390*/         0, // EndSwitchType
/*54391*/       /*Scope*/ 27|128,1/*155*/, /*->54548*/
/*54393*/         OPC_CheckChild2Type, MVT::v8f32,
/*54395*/         OPC_RecordChild3, // #2 = $rsrc
/*54396*/         OPC_CheckChild3Type, MVT::v8i32,
/*54398*/         OPC_RecordChild4, // #3 = $sampler
/*54399*/         OPC_RecordChild5, // #4 = $dmask
/*54400*/         OPC_RecordChild6, // #5 = $unorm
/*54401*/         OPC_RecordChild7, // #6 = $glc
/*54402*/         OPC_MoveChild, 8,
/*54404*/         OPC_RecordNode, // #7 = $slc
/*54405*/         OPC_MoveParent,
/*54406*/         OPC_MoveChild, 9,
/*54408*/         OPC_RecordNode, // #8 = $lwe
/*54409*/         OPC_MoveParent,
/*54410*/         OPC_MoveChild, 10,
/*54412*/         OPC_RecordNode, // #9 = $da
/*54413*/         OPC_MoveParent,
/*54414*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54459
/*54417*/           OPC_EmitMergeInputChains1_0,
/*54418*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54421*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54424*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54427*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54430*/           OPC_EmitInteger, MVT::i1, 0, 
/*54433*/           OPC_EmitInteger, MVT::i1, 0, 
/*54436*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54439*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54442*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54459*/         /*SwitchType*/ 42, MVT::v2f32,// ->54503
/*54461*/           OPC_EmitMergeInputChains1_0,
/*54462*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54465*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54468*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54471*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54474*/           OPC_EmitInteger, MVT::i1, 0, 
/*54477*/           OPC_EmitInteger, MVT::i1, 0, 
/*54480*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54483*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54503*/         /*SwitchType*/ 42, MVT::v4f32,// ->54547
/*54505*/           OPC_EmitMergeInputChains1_0,
/*54506*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54509*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54512*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54515*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54518*/           OPC_EmitInteger, MVT::i1, 0, 
/*54521*/           OPC_EmitInteger, MVT::i1, 0, 
/*54524*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54527*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54530*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54547*/         0, // EndSwitchType
/*54548*/       /*Scope*/ 27|128,1/*155*/, /*->54705*/
/*54550*/         OPC_CheckChild2Type, MVT::v16f32,
/*54552*/         OPC_RecordChild3, // #2 = $rsrc
/*54553*/         OPC_CheckChild3Type, MVT::v8i32,
/*54555*/         OPC_RecordChild4, // #3 = $sampler
/*54556*/         OPC_RecordChild5, // #4 = $dmask
/*54557*/         OPC_RecordChild6, // #5 = $unorm
/*54558*/         OPC_RecordChild7, // #6 = $glc
/*54559*/         OPC_MoveChild, 8,
/*54561*/         OPC_RecordNode, // #7 = $slc
/*54562*/         OPC_MoveParent,
/*54563*/         OPC_MoveChild, 9,
/*54565*/         OPC_RecordNode, // #8 = $lwe
/*54566*/         OPC_MoveParent,
/*54567*/         OPC_MoveChild, 10,
/*54569*/         OPC_RecordNode, // #9 = $da
/*54570*/         OPC_MoveParent,
/*54571*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54616
/*54574*/           OPC_EmitMergeInputChains1_0,
/*54575*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54578*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54581*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54587*/           OPC_EmitInteger, MVT::i1, 0, 
/*54590*/           OPC_EmitInteger, MVT::i1, 0, 
/*54593*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54596*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54599*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54616*/         /*SwitchType*/ 42, MVT::v2f32,// ->54660
/*54618*/           OPC_EmitMergeInputChains1_0,
/*54619*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54622*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54625*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54628*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54631*/           OPC_EmitInteger, MVT::i1, 0, 
/*54634*/           OPC_EmitInteger, MVT::i1, 0, 
/*54637*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54640*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54643*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54660*/         /*SwitchType*/ 42, MVT::v4f32,// ->54704
/*54662*/           OPC_EmitMergeInputChains1_0,
/*54663*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54666*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54669*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54672*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54675*/           OPC_EmitInteger, MVT::i1, 0, 
/*54678*/           OPC_EmitInteger, MVT::i1, 0, 
/*54681*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54684*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54687*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54704*/         0, // EndSwitchType
/*54705*/       0, /*End of Scope*/
/*54706*/     /*Scope*/ 23|128,6/*791*/, /*->55499*/
/*54708*/       OPC_CheckChild1Integer, 25|128,3/*409*/, 
/*54711*/       OPC_RecordChild2, // #1 = $addr
/*54712*/       OPC_Scope, 27|128,1/*155*/, /*->54870*/ // 5 children in Scope
/*54715*/         OPC_CheckChild2Type, MVT::f32,
/*54717*/         OPC_RecordChild3, // #2 = $rsrc
/*54718*/         OPC_CheckChild3Type, MVT::v8i32,
/*54720*/         OPC_RecordChild4, // #3 = $sampler
/*54721*/         OPC_RecordChild5, // #4 = $dmask
/*54722*/         OPC_RecordChild6, // #5 = $unorm
/*54723*/         OPC_RecordChild7, // #6 = $glc
/*54724*/         OPC_MoveChild, 8,
/*54726*/         OPC_RecordNode, // #7 = $slc
/*54727*/         OPC_MoveParent,
/*54728*/         OPC_MoveChild, 9,
/*54730*/         OPC_RecordNode, // #8 = $lwe
/*54731*/         OPC_MoveParent,
/*54732*/         OPC_MoveChild, 10,
/*54734*/         OPC_RecordNode, // #9 = $da
/*54735*/         OPC_MoveParent,
/*54736*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54781
/*54739*/           OPC_EmitMergeInputChains1_0,
/*54740*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54743*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54746*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54749*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54752*/           OPC_EmitInteger, MVT::i1, 0, 
/*54755*/           OPC_EmitInteger, MVT::i1, 0, 
/*54758*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54761*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54781*/         /*SwitchType*/ 42, MVT::v2f32,// ->54825
/*54783*/           OPC_EmitMergeInputChains1_0,
/*54784*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54787*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54790*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54793*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54796*/           OPC_EmitInteger, MVT::i1, 0, 
/*54799*/           OPC_EmitInteger, MVT::i1, 0, 
/*54802*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54805*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54808*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54825*/         /*SwitchType*/ 42, MVT::v4f32,// ->54869
/*54827*/           OPC_EmitMergeInputChains1_0,
/*54828*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54831*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54834*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54837*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54840*/           OPC_EmitInteger, MVT::i1, 0, 
/*54843*/           OPC_EmitInteger, MVT::i1, 0, 
/*54846*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54849*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54852*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54869*/         0, // EndSwitchType
/*54870*/       /*Scope*/ 27|128,1/*155*/, /*->55027*/
/*54872*/         OPC_CheckChild2Type, MVT::v2f32,
/*54874*/         OPC_RecordChild3, // #2 = $rsrc
/*54875*/         OPC_CheckChild3Type, MVT::v8i32,
/*54877*/         OPC_RecordChild4, // #3 = $sampler
/*54878*/         OPC_RecordChild5, // #4 = $dmask
/*54879*/         OPC_RecordChild6, // #5 = $unorm
/*54880*/         OPC_RecordChild7, // #6 = $glc
/*54881*/         OPC_MoveChild, 8,
/*54883*/         OPC_RecordNode, // #7 = $slc
/*54884*/         OPC_MoveParent,
/*54885*/         OPC_MoveChild, 9,
/*54887*/         OPC_RecordNode, // #8 = $lwe
/*54888*/         OPC_MoveParent,
/*54889*/         OPC_MoveChild, 10,
/*54891*/         OPC_RecordNode, // #9 = $da
/*54892*/         OPC_MoveParent,
/*54893*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54938
/*54896*/           OPC_EmitMergeInputChains1_0,
/*54897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54909*/           OPC_EmitInteger, MVT::i1, 0, 
/*54912*/           OPC_EmitInteger, MVT::i1, 0, 
/*54915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54938*/         /*SwitchType*/ 42, MVT::v2f32,// ->54982
/*54940*/           OPC_EmitMergeInputChains1_0,
/*54941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54953*/           OPC_EmitInteger, MVT::i1, 0, 
/*54956*/           OPC_EmitInteger, MVT::i1, 0, 
/*54959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54982*/         /*SwitchType*/ 42, MVT::v4f32,// ->55026
/*54984*/           OPC_EmitMergeInputChains1_0,
/*54985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54997*/           OPC_EmitInteger, MVT::i1, 0, 
/*55000*/           OPC_EmitInteger, MVT::i1, 0, 
/*55003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55026*/         0, // EndSwitchType
/*55027*/       /*Scope*/ 27|128,1/*155*/, /*->55184*/
/*55029*/         OPC_CheckChild2Type, MVT::v4f32,
/*55031*/         OPC_RecordChild3, // #2 = $rsrc
/*55032*/         OPC_CheckChild3Type, MVT::v8i32,
/*55034*/         OPC_RecordChild4, // #3 = $sampler
/*55035*/         OPC_RecordChild5, // #4 = $dmask
/*55036*/         OPC_RecordChild6, // #5 = $unorm
/*55037*/         OPC_RecordChild7, // #6 = $glc
/*55038*/         OPC_MoveChild, 8,
/*55040*/         OPC_RecordNode, // #7 = $slc
/*55041*/         OPC_MoveParent,
/*55042*/         OPC_MoveChild, 9,
/*55044*/         OPC_RecordNode, // #8 = $lwe
/*55045*/         OPC_MoveParent,
/*55046*/         OPC_MoveChild, 10,
/*55048*/         OPC_RecordNode, // #9 = $da
/*55049*/         OPC_MoveParent,
/*55050*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55095
/*55053*/           OPC_EmitMergeInputChains1_0,
/*55054*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55057*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55060*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55063*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55066*/           OPC_EmitInteger, MVT::i1, 0, 
/*55069*/           OPC_EmitInteger, MVT::i1, 0, 
/*55072*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55075*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55078*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55095*/         /*SwitchType*/ 42, MVT::v2f32,// ->55139
/*55097*/           OPC_EmitMergeInputChains1_0,
/*55098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55110*/           OPC_EmitInteger, MVT::i1, 0, 
/*55113*/           OPC_EmitInteger, MVT::i1, 0, 
/*55116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55139*/         /*SwitchType*/ 42, MVT::v4f32,// ->55183
/*55141*/           OPC_EmitMergeInputChains1_0,
/*55142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55154*/           OPC_EmitInteger, MVT::i1, 0, 
/*55157*/           OPC_EmitInteger, MVT::i1, 0, 
/*55160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55183*/         0, // EndSwitchType
/*55184*/       /*Scope*/ 27|128,1/*155*/, /*->55341*/
/*55186*/         OPC_CheckChild2Type, MVT::v8f32,
/*55188*/         OPC_RecordChild3, // #2 = $rsrc
/*55189*/         OPC_CheckChild3Type, MVT::v8i32,
/*55191*/         OPC_RecordChild4, // #3 = $sampler
/*55192*/         OPC_RecordChild5, // #4 = $dmask
/*55193*/         OPC_RecordChild6, // #5 = $unorm
/*55194*/         OPC_RecordChild7, // #6 = $glc
/*55195*/         OPC_MoveChild, 8,
/*55197*/         OPC_RecordNode, // #7 = $slc
/*55198*/         OPC_MoveParent,
/*55199*/         OPC_MoveChild, 9,
/*55201*/         OPC_RecordNode, // #8 = $lwe
/*55202*/         OPC_MoveParent,
/*55203*/         OPC_MoveChild, 10,
/*55205*/         OPC_RecordNode, // #9 = $da
/*55206*/         OPC_MoveParent,
/*55207*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55252
/*55210*/           OPC_EmitMergeInputChains1_0,
/*55211*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55214*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55217*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55220*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55223*/           OPC_EmitInteger, MVT::i1, 0, 
/*55226*/           OPC_EmitInteger, MVT::i1, 0, 
/*55229*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55232*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55235*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55252*/         /*SwitchType*/ 42, MVT::v2f32,// ->55296
/*55254*/           OPC_EmitMergeInputChains1_0,
/*55255*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55258*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55261*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55264*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55267*/           OPC_EmitInteger, MVT::i1, 0, 
/*55270*/           OPC_EmitInteger, MVT::i1, 0, 
/*55273*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55276*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55279*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55296*/         /*SwitchType*/ 42, MVT::v4f32,// ->55340
/*55298*/           OPC_EmitMergeInputChains1_0,
/*55299*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55302*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55305*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55308*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55311*/           OPC_EmitInteger, MVT::i1, 0, 
/*55314*/           OPC_EmitInteger, MVT::i1, 0, 
/*55317*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55320*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55323*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55340*/         0, // EndSwitchType
/*55341*/       /*Scope*/ 27|128,1/*155*/, /*->55498*/
/*55343*/         OPC_CheckChild2Type, MVT::v16f32,
/*55345*/         OPC_RecordChild3, // #2 = $rsrc
/*55346*/         OPC_CheckChild3Type, MVT::v8i32,
/*55348*/         OPC_RecordChild4, // #3 = $sampler
/*55349*/         OPC_RecordChild5, // #4 = $dmask
/*55350*/         OPC_RecordChild6, // #5 = $unorm
/*55351*/         OPC_RecordChild7, // #6 = $glc
/*55352*/         OPC_MoveChild, 8,
/*55354*/         OPC_RecordNode, // #7 = $slc
/*55355*/         OPC_MoveParent,
/*55356*/         OPC_MoveChild, 9,
/*55358*/         OPC_RecordNode, // #8 = $lwe
/*55359*/         OPC_MoveParent,
/*55360*/         OPC_MoveChild, 10,
/*55362*/         OPC_RecordNode, // #9 = $da
/*55363*/         OPC_MoveParent,
/*55364*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55409
/*55367*/           OPC_EmitMergeInputChains1_0,
/*55368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55380*/           OPC_EmitInteger, MVT::i1, 0, 
/*55383*/           OPC_EmitInteger, MVT::i1, 0, 
/*55386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55409*/         /*SwitchType*/ 42, MVT::v2f32,// ->55453
/*55411*/           OPC_EmitMergeInputChains1_0,
/*55412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55424*/           OPC_EmitInteger, MVT::i1, 0, 
/*55427*/           OPC_EmitInteger, MVT::i1, 0, 
/*55430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55453*/         /*SwitchType*/ 42, MVT::v4f32,// ->55497
/*55455*/           OPC_EmitMergeInputChains1_0,
/*55456*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55459*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55462*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55465*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55468*/           OPC_EmitInteger, MVT::i1, 0, 
/*55471*/           OPC_EmitInteger, MVT::i1, 0, 
/*55474*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55477*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55497*/         0, // EndSwitchType
/*55498*/       0, /*End of Scope*/
/*55499*/     /*Scope*/ 23|128,6/*791*/, /*->56292*/
/*55501*/       OPC_CheckChild1Integer, 9|128,3/*393*/, 
/*55504*/       OPC_RecordChild2, // #1 = $addr
/*55505*/       OPC_Scope, 27|128,1/*155*/, /*->55663*/ // 5 children in Scope
/*55508*/         OPC_CheckChild2Type, MVT::f32,
/*55510*/         OPC_RecordChild3, // #2 = $rsrc
/*55511*/         OPC_CheckChild3Type, MVT::v8i32,
/*55513*/         OPC_RecordChild4, // #3 = $sampler
/*55514*/         OPC_RecordChild5, // #4 = $dmask
/*55515*/         OPC_RecordChild6, // #5 = $unorm
/*55516*/         OPC_RecordChild7, // #6 = $glc
/*55517*/         OPC_MoveChild, 8,
/*55519*/         OPC_RecordNode, // #7 = $slc
/*55520*/         OPC_MoveParent,
/*55521*/         OPC_MoveChild, 9,
/*55523*/         OPC_RecordNode, // #8 = $lwe
/*55524*/         OPC_MoveParent,
/*55525*/         OPC_MoveChild, 10,
/*55527*/         OPC_RecordNode, // #9 = $da
/*55528*/         OPC_MoveParent,
/*55529*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55574
/*55532*/           OPC_EmitMergeInputChains1_0,
/*55533*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55536*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55539*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55542*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55545*/           OPC_EmitInteger, MVT::i1, 0, 
/*55548*/           OPC_EmitInteger, MVT::i1, 0, 
/*55551*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55554*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55574*/         /*SwitchType*/ 42, MVT::v2f32,// ->55618
/*55576*/           OPC_EmitMergeInputChains1_0,
/*55577*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55580*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55583*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55586*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55589*/           OPC_EmitInteger, MVT::i1, 0, 
/*55592*/           OPC_EmitInteger, MVT::i1, 0, 
/*55595*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55598*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55618*/         /*SwitchType*/ 42, MVT::v4f32,// ->55662
/*55620*/           OPC_EmitMergeInputChains1_0,
/*55621*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55624*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55627*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55630*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55633*/           OPC_EmitInteger, MVT::i1, 0, 
/*55636*/           OPC_EmitInteger, MVT::i1, 0, 
/*55639*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55642*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55645*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55662*/         0, // EndSwitchType
/*55663*/       /*Scope*/ 27|128,1/*155*/, /*->55820*/
/*55665*/         OPC_CheckChild2Type, MVT::v2f32,
/*55667*/         OPC_RecordChild3, // #2 = $rsrc
/*55668*/         OPC_CheckChild3Type, MVT::v8i32,
/*55670*/         OPC_RecordChild4, // #3 = $sampler
/*55671*/         OPC_RecordChild5, // #4 = $dmask
/*55672*/         OPC_RecordChild6, // #5 = $unorm
/*55673*/         OPC_RecordChild7, // #6 = $glc
/*55674*/         OPC_MoveChild, 8,
/*55676*/         OPC_RecordNode, // #7 = $slc
/*55677*/         OPC_MoveParent,
/*55678*/         OPC_MoveChild, 9,
/*55680*/         OPC_RecordNode, // #8 = $lwe
/*55681*/         OPC_MoveParent,
/*55682*/         OPC_MoveChild, 10,
/*55684*/         OPC_RecordNode, // #9 = $da
/*55685*/         OPC_MoveParent,
/*55686*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55731
/*55689*/           OPC_EmitMergeInputChains1_0,
/*55690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55702*/           OPC_EmitInteger, MVT::i1, 0, 
/*55705*/           OPC_EmitInteger, MVT::i1, 0, 
/*55708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55731*/         /*SwitchType*/ 42, MVT::v2f32,// ->55775
/*55733*/           OPC_EmitMergeInputChains1_0,
/*55734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55746*/           OPC_EmitInteger, MVT::i1, 0, 
/*55749*/           OPC_EmitInteger, MVT::i1, 0, 
/*55752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55775*/         /*SwitchType*/ 42, MVT::v4f32,// ->55819
/*55777*/           OPC_EmitMergeInputChains1_0,
/*55778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55790*/           OPC_EmitInteger, MVT::i1, 0, 
/*55793*/           OPC_EmitInteger, MVT::i1, 0, 
/*55796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55819*/         0, // EndSwitchType
/*55820*/       /*Scope*/ 27|128,1/*155*/, /*->55977*/
/*55822*/         OPC_CheckChild2Type, MVT::v4f32,
/*55824*/         OPC_RecordChild3, // #2 = $rsrc
/*55825*/         OPC_CheckChild3Type, MVT::v8i32,
/*55827*/         OPC_RecordChild4, // #3 = $sampler
/*55828*/         OPC_RecordChild5, // #4 = $dmask
/*55829*/         OPC_RecordChild6, // #5 = $unorm
/*55830*/         OPC_RecordChild7, // #6 = $glc
/*55831*/         OPC_MoveChild, 8,
/*55833*/         OPC_RecordNode, // #7 = $slc
/*55834*/         OPC_MoveParent,
/*55835*/         OPC_MoveChild, 9,
/*55837*/         OPC_RecordNode, // #8 = $lwe
/*55838*/         OPC_MoveParent,
/*55839*/         OPC_MoveChild, 10,
/*55841*/         OPC_RecordNode, // #9 = $da
/*55842*/         OPC_MoveParent,
/*55843*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55888
/*55846*/           OPC_EmitMergeInputChains1_0,
/*55847*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55850*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55853*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55856*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55859*/           OPC_EmitInteger, MVT::i1, 0, 
/*55862*/           OPC_EmitInteger, MVT::i1, 0, 
/*55865*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55868*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55888*/         /*SwitchType*/ 42, MVT::v2f32,// ->55932
/*55890*/           OPC_EmitMergeInputChains1_0,
/*55891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55903*/           OPC_EmitInteger, MVT::i1, 0, 
/*55906*/           OPC_EmitInteger, MVT::i1, 0, 
/*55909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55932*/         /*SwitchType*/ 42, MVT::v4f32,// ->55976
/*55934*/           OPC_EmitMergeInputChains1_0,
/*55935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55947*/           OPC_EmitInteger, MVT::i1, 0, 
/*55950*/           OPC_EmitInteger, MVT::i1, 0, 
/*55953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55976*/         0, // EndSwitchType
/*55977*/       /*Scope*/ 27|128,1/*155*/, /*->56134*/
/*55979*/         OPC_CheckChild2Type, MVT::v8f32,
/*55981*/         OPC_RecordChild3, // #2 = $rsrc
/*55982*/         OPC_CheckChild3Type, MVT::v8i32,
/*55984*/         OPC_RecordChild4, // #3 = $sampler
/*55985*/         OPC_RecordChild5, // #4 = $dmask
/*55986*/         OPC_RecordChild6, // #5 = $unorm
/*55987*/         OPC_RecordChild7, // #6 = $glc
/*55988*/         OPC_MoveChild, 8,
/*55990*/         OPC_RecordNode, // #7 = $slc
/*55991*/         OPC_MoveParent,
/*55992*/         OPC_MoveChild, 9,
/*55994*/         OPC_RecordNode, // #8 = $lwe
/*55995*/         OPC_MoveParent,
/*55996*/         OPC_MoveChild, 10,
/*55998*/         OPC_RecordNode, // #9 = $da
/*55999*/         OPC_MoveParent,
/*56000*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56045
/*56003*/           OPC_EmitMergeInputChains1_0,
/*56004*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56007*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56010*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56013*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56016*/           OPC_EmitInteger, MVT::i1, 0, 
/*56019*/           OPC_EmitInteger, MVT::i1, 0, 
/*56022*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56025*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56045*/         /*SwitchType*/ 42, MVT::v2f32,// ->56089
/*56047*/           OPC_EmitMergeInputChains1_0,
/*56048*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56051*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56054*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56057*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56060*/           OPC_EmitInteger, MVT::i1, 0, 
/*56063*/           OPC_EmitInteger, MVT::i1, 0, 
/*56066*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56069*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56072*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56089*/         /*SwitchType*/ 42, MVT::v4f32,// ->56133
/*56091*/           OPC_EmitMergeInputChains1_0,
/*56092*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56095*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56098*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56101*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56104*/           OPC_EmitInteger, MVT::i1, 0, 
/*56107*/           OPC_EmitInteger, MVT::i1, 0, 
/*56110*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56113*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56133*/         0, // EndSwitchType
/*56134*/       /*Scope*/ 27|128,1/*155*/, /*->56291*/
/*56136*/         OPC_CheckChild2Type, MVT::v16f32,
/*56138*/         OPC_RecordChild3, // #2 = $rsrc
/*56139*/         OPC_CheckChild3Type, MVT::v8i32,
/*56141*/         OPC_RecordChild4, // #3 = $sampler
/*56142*/         OPC_RecordChild5, // #4 = $dmask
/*56143*/         OPC_RecordChild6, // #5 = $unorm
/*56144*/         OPC_RecordChild7, // #6 = $glc
/*56145*/         OPC_MoveChild, 8,
/*56147*/         OPC_RecordNode, // #7 = $slc
/*56148*/         OPC_MoveParent,
/*56149*/         OPC_MoveChild, 9,
/*56151*/         OPC_RecordNode, // #8 = $lwe
/*56152*/         OPC_MoveParent,
/*56153*/         OPC_MoveChild, 10,
/*56155*/         OPC_RecordNode, // #9 = $da
/*56156*/         OPC_MoveParent,
/*56157*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56202
/*56160*/           OPC_EmitMergeInputChains1_0,
/*56161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56173*/           OPC_EmitInteger, MVT::i1, 0, 
/*56176*/           OPC_EmitInteger, MVT::i1, 0, 
/*56179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56202*/         /*SwitchType*/ 42, MVT::v2f32,// ->56246
/*56204*/           OPC_EmitMergeInputChains1_0,
/*56205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56217*/           OPC_EmitInteger, MVT::i1, 0, 
/*56220*/           OPC_EmitInteger, MVT::i1, 0, 
/*56223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56246*/         /*SwitchType*/ 42, MVT::v4f32,// ->56290
/*56248*/           OPC_EmitMergeInputChains1_0,
/*56249*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56252*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56255*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56258*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56261*/           OPC_EmitInteger, MVT::i1, 0, 
/*56264*/           OPC_EmitInteger, MVT::i1, 0, 
/*56267*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56270*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56290*/         0, // EndSwitchType
/*56291*/       0, /*End of Scope*/
/*56292*/     /*Scope*/ 23|128,6/*791*/, /*->57085*/
/*56294*/       OPC_CheckChild1Integer, 8|128,3/*392*/, 
/*56297*/       OPC_RecordChild2, // #1 = $addr
/*56298*/       OPC_Scope, 27|128,1/*155*/, /*->56456*/ // 5 children in Scope
/*56301*/         OPC_CheckChild2Type, MVT::f32,
/*56303*/         OPC_RecordChild3, // #2 = $rsrc
/*56304*/         OPC_CheckChild3Type, MVT::v8i32,
/*56306*/         OPC_RecordChild4, // #3 = $sampler
/*56307*/         OPC_RecordChild5, // #4 = $dmask
/*56308*/         OPC_RecordChild6, // #5 = $unorm
/*56309*/         OPC_RecordChild7, // #6 = $glc
/*56310*/         OPC_MoveChild, 8,
/*56312*/         OPC_RecordNode, // #7 = $slc
/*56313*/         OPC_MoveParent,
/*56314*/         OPC_MoveChild, 9,
/*56316*/         OPC_RecordNode, // #8 = $lwe
/*56317*/         OPC_MoveParent,
/*56318*/         OPC_MoveChild, 10,
/*56320*/         OPC_RecordNode, // #9 = $da
/*56321*/         OPC_MoveParent,
/*56322*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56367
/*56325*/           OPC_EmitMergeInputChains1_0,
/*56326*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56329*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56332*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56335*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56338*/           OPC_EmitInteger, MVT::i1, 0, 
/*56341*/           OPC_EmitInteger, MVT::i1, 0, 
/*56344*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56347*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56350*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56367*/         /*SwitchType*/ 42, MVT::v2f32,// ->56411
/*56369*/           OPC_EmitMergeInputChains1_0,
/*56370*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56373*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56376*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56379*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56382*/           OPC_EmitInteger, MVT::i1, 0, 
/*56385*/           OPC_EmitInteger, MVT::i1, 0, 
/*56388*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56391*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56411*/         /*SwitchType*/ 42, MVT::v4f32,// ->56455
/*56413*/           OPC_EmitMergeInputChains1_0,
/*56414*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56417*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56420*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56423*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56426*/           OPC_EmitInteger, MVT::i1, 0, 
/*56429*/           OPC_EmitInteger, MVT::i1, 0, 
/*56432*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56435*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56438*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56455*/         0, // EndSwitchType
/*56456*/       /*Scope*/ 27|128,1/*155*/, /*->56613*/
/*56458*/         OPC_CheckChild2Type, MVT::v2f32,
/*56460*/         OPC_RecordChild3, // #2 = $rsrc
/*56461*/         OPC_CheckChild3Type, MVT::v8i32,
/*56463*/         OPC_RecordChild4, // #3 = $sampler
/*56464*/         OPC_RecordChild5, // #4 = $dmask
/*56465*/         OPC_RecordChild6, // #5 = $unorm
/*56466*/         OPC_RecordChild7, // #6 = $glc
/*56467*/         OPC_MoveChild, 8,
/*56469*/         OPC_RecordNode, // #7 = $slc
/*56470*/         OPC_MoveParent,
/*56471*/         OPC_MoveChild, 9,
/*56473*/         OPC_RecordNode, // #8 = $lwe
/*56474*/         OPC_MoveParent,
/*56475*/         OPC_MoveChild, 10,
/*56477*/         OPC_RecordNode, // #9 = $da
/*56478*/         OPC_MoveParent,
/*56479*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56524
/*56482*/           OPC_EmitMergeInputChains1_0,
/*56483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56495*/           OPC_EmitInteger, MVT::i1, 0, 
/*56498*/           OPC_EmitInteger, MVT::i1, 0, 
/*56501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56524*/         /*SwitchType*/ 42, MVT::v2f32,// ->56568
/*56526*/           OPC_EmitMergeInputChains1_0,
/*56527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56539*/           OPC_EmitInteger, MVT::i1, 0, 
/*56542*/           OPC_EmitInteger, MVT::i1, 0, 
/*56545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56568*/         /*SwitchType*/ 42, MVT::v4f32,// ->56612
/*56570*/           OPC_EmitMergeInputChains1_0,
/*56571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56583*/           OPC_EmitInteger, MVT::i1, 0, 
/*56586*/           OPC_EmitInteger, MVT::i1, 0, 
/*56589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56612*/         0, // EndSwitchType
/*56613*/       /*Scope*/ 27|128,1/*155*/, /*->56770*/
/*56615*/         OPC_CheckChild2Type, MVT::v4f32,
/*56617*/         OPC_RecordChild3, // #2 = $rsrc
/*56618*/         OPC_CheckChild3Type, MVT::v8i32,
/*56620*/         OPC_RecordChild4, // #3 = $sampler
/*56621*/         OPC_RecordChild5, // #4 = $dmask
/*56622*/         OPC_RecordChild6, // #5 = $unorm
/*56623*/         OPC_RecordChild7, // #6 = $glc
/*56624*/         OPC_MoveChild, 8,
/*56626*/         OPC_RecordNode, // #7 = $slc
/*56627*/         OPC_MoveParent,
/*56628*/         OPC_MoveChild, 9,
/*56630*/         OPC_RecordNode, // #8 = $lwe
/*56631*/         OPC_MoveParent,
/*56632*/         OPC_MoveChild, 10,
/*56634*/         OPC_RecordNode, // #9 = $da
/*56635*/         OPC_MoveParent,
/*56636*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56681
/*56639*/           OPC_EmitMergeInputChains1_0,
/*56640*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56643*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56646*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56649*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56652*/           OPC_EmitInteger, MVT::i1, 0, 
/*56655*/           OPC_EmitInteger, MVT::i1, 0, 
/*56658*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56661*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56664*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56681*/         /*SwitchType*/ 42, MVT::v2f32,// ->56725
/*56683*/           OPC_EmitMergeInputChains1_0,
/*56684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56696*/           OPC_EmitInteger, MVT::i1, 0, 
/*56699*/           OPC_EmitInteger, MVT::i1, 0, 
/*56702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56725*/         /*SwitchType*/ 42, MVT::v4f32,// ->56769
/*56727*/           OPC_EmitMergeInputChains1_0,
/*56728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56740*/           OPC_EmitInteger, MVT::i1, 0, 
/*56743*/           OPC_EmitInteger, MVT::i1, 0, 
/*56746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56769*/         0, // EndSwitchType
/*56770*/       /*Scope*/ 27|128,1/*155*/, /*->56927*/
/*56772*/         OPC_CheckChild2Type, MVT::v8f32,
/*56774*/         OPC_RecordChild3, // #2 = $rsrc
/*56775*/         OPC_CheckChild3Type, MVT::v8i32,
/*56777*/         OPC_RecordChild4, // #3 = $sampler
/*56778*/         OPC_RecordChild5, // #4 = $dmask
/*56779*/         OPC_RecordChild6, // #5 = $unorm
/*56780*/         OPC_RecordChild7, // #6 = $glc
/*56781*/         OPC_MoveChild, 8,
/*56783*/         OPC_RecordNode, // #7 = $slc
/*56784*/         OPC_MoveParent,
/*56785*/         OPC_MoveChild, 9,
/*56787*/         OPC_RecordNode, // #8 = $lwe
/*56788*/         OPC_MoveParent,
/*56789*/         OPC_MoveChild, 10,
/*56791*/         OPC_RecordNode, // #9 = $da
/*56792*/         OPC_MoveParent,
/*56793*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56838
/*56796*/           OPC_EmitMergeInputChains1_0,
/*56797*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56800*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56803*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56806*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56809*/           OPC_EmitInteger, MVT::i1, 0, 
/*56812*/           OPC_EmitInteger, MVT::i1, 0, 
/*56815*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56818*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56821*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56838*/         /*SwitchType*/ 42, MVT::v2f32,// ->56882
/*56840*/           OPC_EmitMergeInputChains1_0,
/*56841*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56844*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56847*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56850*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56853*/           OPC_EmitInteger, MVT::i1, 0, 
/*56856*/           OPC_EmitInteger, MVT::i1, 0, 
/*56859*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56862*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56865*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56882*/         /*SwitchType*/ 42, MVT::v4f32,// ->56926
/*56884*/           OPC_EmitMergeInputChains1_0,
/*56885*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56888*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56891*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56894*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56897*/           OPC_EmitInteger, MVT::i1, 0, 
/*56900*/           OPC_EmitInteger, MVT::i1, 0, 
/*56903*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56906*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56909*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56926*/         0, // EndSwitchType
/*56927*/       /*Scope*/ 27|128,1/*155*/, /*->57084*/
/*56929*/         OPC_CheckChild2Type, MVT::v16f32,
/*56931*/         OPC_RecordChild3, // #2 = $rsrc
/*56932*/         OPC_CheckChild3Type, MVT::v8i32,
/*56934*/         OPC_RecordChild4, // #3 = $sampler
/*56935*/         OPC_RecordChild5, // #4 = $dmask
/*56936*/         OPC_RecordChild6, // #5 = $unorm
/*56937*/         OPC_RecordChild7, // #6 = $glc
/*56938*/         OPC_MoveChild, 8,
/*56940*/         OPC_RecordNode, // #7 = $slc
/*56941*/         OPC_MoveParent,
/*56942*/         OPC_MoveChild, 9,
/*56944*/         OPC_RecordNode, // #8 = $lwe
/*56945*/         OPC_MoveParent,
/*56946*/         OPC_MoveChild, 10,
/*56948*/         OPC_RecordNode, // #9 = $da
/*56949*/         OPC_MoveParent,
/*56950*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56995
/*56953*/           OPC_EmitMergeInputChains1_0,
/*56954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56966*/           OPC_EmitInteger, MVT::i1, 0, 
/*56969*/           OPC_EmitInteger, MVT::i1, 0, 
/*56972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56995*/         /*SwitchType*/ 42, MVT::v2f32,// ->57039
/*56997*/           OPC_EmitMergeInputChains1_0,
/*56998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57010*/           OPC_EmitInteger, MVT::i1, 0, 
/*57013*/           OPC_EmitInteger, MVT::i1, 0, 
/*57016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57039*/         /*SwitchType*/ 42, MVT::v4f32,// ->57083
/*57041*/           OPC_EmitMergeInputChains1_0,
/*57042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57054*/           OPC_EmitInteger, MVT::i1, 0, 
/*57057*/           OPC_EmitInteger, MVT::i1, 0, 
/*57060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57083*/         0, // EndSwitchType
/*57084*/       0, /*End of Scope*/
/*57085*/     /*Scope*/ 23|128,6/*791*/, /*->57878*/
/*57087*/       OPC_CheckChild1Integer, 27|128,3/*411*/, 
/*57090*/       OPC_RecordChild2, // #1 = $addr
/*57091*/       OPC_Scope, 27|128,1/*155*/, /*->57249*/ // 5 children in Scope
/*57094*/         OPC_CheckChild2Type, MVT::f32,
/*57096*/         OPC_RecordChild3, // #2 = $rsrc
/*57097*/         OPC_CheckChild3Type, MVT::v8i32,
/*57099*/         OPC_RecordChild4, // #3 = $sampler
/*57100*/         OPC_RecordChild5, // #4 = $dmask
/*57101*/         OPC_RecordChild6, // #5 = $unorm
/*57102*/         OPC_RecordChild7, // #6 = $glc
/*57103*/         OPC_MoveChild, 8,
/*57105*/         OPC_RecordNode, // #7 = $slc
/*57106*/         OPC_MoveParent,
/*57107*/         OPC_MoveChild, 9,
/*57109*/         OPC_RecordNode, // #8 = $lwe
/*57110*/         OPC_MoveParent,
/*57111*/         OPC_MoveChild, 10,
/*57113*/         OPC_RecordNode, // #9 = $da
/*57114*/         OPC_MoveParent,
/*57115*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57160
/*57118*/           OPC_EmitMergeInputChains1_0,
/*57119*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57122*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57125*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57128*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57131*/           OPC_EmitInteger, MVT::i1, 0, 
/*57134*/           OPC_EmitInteger, MVT::i1, 0, 
/*57137*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57140*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57160*/         /*SwitchType*/ 42, MVT::v2f32,// ->57204
/*57162*/           OPC_EmitMergeInputChains1_0,
/*57163*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57166*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57169*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57172*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57175*/           OPC_EmitInteger, MVT::i1, 0, 
/*57178*/           OPC_EmitInteger, MVT::i1, 0, 
/*57181*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57184*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57204*/         /*SwitchType*/ 42, MVT::v4f32,// ->57248
/*57206*/           OPC_EmitMergeInputChains1_0,
/*57207*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57210*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57213*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57216*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57219*/           OPC_EmitInteger, MVT::i1, 0, 
/*57222*/           OPC_EmitInteger, MVT::i1, 0, 
/*57225*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57228*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57248*/         0, // EndSwitchType
/*57249*/       /*Scope*/ 27|128,1/*155*/, /*->57406*/
/*57251*/         OPC_CheckChild2Type, MVT::v2f32,
/*57253*/         OPC_RecordChild3, // #2 = $rsrc
/*57254*/         OPC_CheckChild3Type, MVT::v8i32,
/*57256*/         OPC_RecordChild4, // #3 = $sampler
/*57257*/         OPC_RecordChild5, // #4 = $dmask
/*57258*/         OPC_RecordChild6, // #5 = $unorm
/*57259*/         OPC_RecordChild7, // #6 = $glc
/*57260*/         OPC_MoveChild, 8,
/*57262*/         OPC_RecordNode, // #7 = $slc
/*57263*/         OPC_MoveParent,
/*57264*/         OPC_MoveChild, 9,
/*57266*/         OPC_RecordNode, // #8 = $lwe
/*57267*/         OPC_MoveParent,
/*57268*/         OPC_MoveChild, 10,
/*57270*/         OPC_RecordNode, // #9 = $da
/*57271*/         OPC_MoveParent,
/*57272*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57317
/*57275*/           OPC_EmitMergeInputChains1_0,
/*57276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57288*/           OPC_EmitInteger, MVT::i1, 0, 
/*57291*/           OPC_EmitInteger, MVT::i1, 0, 
/*57294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57317*/         /*SwitchType*/ 42, MVT::v2f32,// ->57361
/*57319*/           OPC_EmitMergeInputChains1_0,
/*57320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57332*/           OPC_EmitInteger, MVT::i1, 0, 
/*57335*/           OPC_EmitInteger, MVT::i1, 0, 
/*57338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57361*/         /*SwitchType*/ 42, MVT::v4f32,// ->57405
/*57363*/           OPC_EmitMergeInputChains1_0,
/*57364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57376*/           OPC_EmitInteger, MVT::i1, 0, 
/*57379*/           OPC_EmitInteger, MVT::i1, 0, 
/*57382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57405*/         0, // EndSwitchType
/*57406*/       /*Scope*/ 27|128,1/*155*/, /*->57563*/
/*57408*/         OPC_CheckChild2Type, MVT::v4f32,
/*57410*/         OPC_RecordChild3, // #2 = $rsrc
/*57411*/         OPC_CheckChild3Type, MVT::v8i32,
/*57413*/         OPC_RecordChild4, // #3 = $sampler
/*57414*/         OPC_RecordChild5, // #4 = $dmask
/*57415*/         OPC_RecordChild6, // #5 = $unorm
/*57416*/         OPC_RecordChild7, // #6 = $glc
/*57417*/         OPC_MoveChild, 8,
/*57419*/         OPC_RecordNode, // #7 = $slc
/*57420*/         OPC_MoveParent,
/*57421*/         OPC_MoveChild, 9,
/*57423*/         OPC_RecordNode, // #8 = $lwe
/*57424*/         OPC_MoveParent,
/*57425*/         OPC_MoveChild, 10,
/*57427*/         OPC_RecordNode, // #9 = $da
/*57428*/         OPC_MoveParent,
/*57429*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57474
/*57432*/           OPC_EmitMergeInputChains1_0,
/*57433*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57439*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57442*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57445*/           OPC_EmitInteger, MVT::i1, 0, 
/*57448*/           OPC_EmitInteger, MVT::i1, 0, 
/*57451*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57454*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57474*/         /*SwitchType*/ 42, MVT::v2f32,// ->57518
/*57476*/           OPC_EmitMergeInputChains1_0,
/*57477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57489*/           OPC_EmitInteger, MVT::i1, 0, 
/*57492*/           OPC_EmitInteger, MVT::i1, 0, 
/*57495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57518*/         /*SwitchType*/ 42, MVT::v4f32,// ->57562
/*57520*/           OPC_EmitMergeInputChains1_0,
/*57521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57533*/           OPC_EmitInteger, MVT::i1, 0, 
/*57536*/           OPC_EmitInteger, MVT::i1, 0, 
/*57539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57562*/         0, // EndSwitchType
/*57563*/       /*Scope*/ 27|128,1/*155*/, /*->57720*/
/*57565*/         OPC_CheckChild2Type, MVT::v8f32,
/*57567*/         OPC_RecordChild3, // #2 = $rsrc
/*57568*/         OPC_CheckChild3Type, MVT::v8i32,
/*57570*/         OPC_RecordChild4, // #3 = $sampler
/*57571*/         OPC_RecordChild5, // #4 = $dmask
/*57572*/         OPC_RecordChild6, // #5 = $unorm
/*57573*/         OPC_RecordChild7, // #6 = $glc
/*57574*/         OPC_MoveChild, 8,
/*57576*/         OPC_RecordNode, // #7 = $slc
/*57577*/         OPC_MoveParent,
/*57578*/         OPC_MoveChild, 9,
/*57580*/         OPC_RecordNode, // #8 = $lwe
/*57581*/         OPC_MoveParent,
/*57582*/         OPC_MoveChild, 10,
/*57584*/         OPC_RecordNode, // #9 = $da
/*57585*/         OPC_MoveParent,
/*57586*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57631
/*57589*/           OPC_EmitMergeInputChains1_0,
/*57590*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57593*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57596*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57599*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57602*/           OPC_EmitInteger, MVT::i1, 0, 
/*57605*/           OPC_EmitInteger, MVT::i1, 0, 
/*57608*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57611*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57614*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57631*/         /*SwitchType*/ 42, MVT::v2f32,// ->57675
/*57633*/           OPC_EmitMergeInputChains1_0,
/*57634*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57637*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57640*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57643*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57646*/           OPC_EmitInteger, MVT::i1, 0, 
/*57649*/           OPC_EmitInteger, MVT::i1, 0, 
/*57652*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57655*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57675*/         /*SwitchType*/ 42, MVT::v4f32,// ->57719
/*57677*/           OPC_EmitMergeInputChains1_0,
/*57678*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57681*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57684*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57687*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57690*/           OPC_EmitInteger, MVT::i1, 0, 
/*57693*/           OPC_EmitInteger, MVT::i1, 0, 
/*57696*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57699*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57719*/         0, // EndSwitchType
/*57720*/       /*Scope*/ 27|128,1/*155*/, /*->57877*/
/*57722*/         OPC_CheckChild2Type, MVT::v16f32,
/*57724*/         OPC_RecordChild3, // #2 = $rsrc
/*57725*/         OPC_CheckChild3Type, MVT::v8i32,
/*57727*/         OPC_RecordChild4, // #3 = $sampler
/*57728*/         OPC_RecordChild5, // #4 = $dmask
/*57729*/         OPC_RecordChild6, // #5 = $unorm
/*57730*/         OPC_RecordChild7, // #6 = $glc
/*57731*/         OPC_MoveChild, 8,
/*57733*/         OPC_RecordNode, // #7 = $slc
/*57734*/         OPC_MoveParent,
/*57735*/         OPC_MoveChild, 9,
/*57737*/         OPC_RecordNode, // #8 = $lwe
/*57738*/         OPC_MoveParent,
/*57739*/         OPC_MoveChild, 10,
/*57741*/         OPC_RecordNode, // #9 = $da
/*57742*/         OPC_MoveParent,
/*57743*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57788
/*57746*/           OPC_EmitMergeInputChains1_0,
/*57747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57759*/           OPC_EmitInteger, MVT::i1, 0, 
/*57762*/           OPC_EmitInteger, MVT::i1, 0, 
/*57765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57788*/         /*SwitchType*/ 42, MVT::v2f32,// ->57832
/*57790*/           OPC_EmitMergeInputChains1_0,
/*57791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57803*/           OPC_EmitInteger, MVT::i1, 0, 
/*57806*/           OPC_EmitInteger, MVT::i1, 0, 
/*57809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57832*/         /*SwitchType*/ 42, MVT::v4f32,// ->57876
/*57834*/           OPC_EmitMergeInputChains1_0,
/*57835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57847*/           OPC_EmitInteger, MVT::i1, 0, 
/*57850*/           OPC_EmitInteger, MVT::i1, 0, 
/*57853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57876*/         0, // EndSwitchType
/*57877*/       0, /*End of Scope*/
/*57878*/     /*Scope*/ 23|128,6/*791*/, /*->58671*/
/*57880*/       OPC_CheckChild1Integer, 21|128,3/*405*/, 
/*57883*/       OPC_RecordChild2, // #1 = $addr
/*57884*/       OPC_Scope, 27|128,1/*155*/, /*->58042*/ // 5 children in Scope
/*57887*/         OPC_CheckChild2Type, MVT::f32,
/*57889*/         OPC_RecordChild3, // #2 = $rsrc
/*57890*/         OPC_CheckChild3Type, MVT::v8i32,
/*57892*/         OPC_RecordChild4, // #3 = $sampler
/*57893*/         OPC_RecordChild5, // #4 = $dmask
/*57894*/         OPC_RecordChild6, // #5 = $unorm
/*57895*/         OPC_RecordChild7, // #6 = $glc
/*57896*/         OPC_MoveChild, 8,
/*57898*/         OPC_RecordNode, // #7 = $slc
/*57899*/         OPC_MoveParent,
/*57900*/         OPC_MoveChild, 9,
/*57902*/         OPC_RecordNode, // #8 = $lwe
/*57903*/         OPC_MoveParent,
/*57904*/         OPC_MoveChild, 10,
/*57906*/         OPC_RecordNode, // #9 = $da
/*57907*/         OPC_MoveParent,
/*57908*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57953
/*57911*/           OPC_EmitMergeInputChains1_0,
/*57912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57915*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57918*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57924*/           OPC_EmitInteger, MVT::i1, 0, 
/*57927*/           OPC_EmitInteger, MVT::i1, 0, 
/*57930*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57933*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57953*/         /*SwitchType*/ 42, MVT::v2f32,// ->57997
/*57955*/           OPC_EmitMergeInputChains1_0,
/*57956*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57959*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57962*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57965*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57968*/           OPC_EmitInteger, MVT::i1, 0, 
/*57971*/           OPC_EmitInteger, MVT::i1, 0, 
/*57974*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57977*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57997*/         /*SwitchType*/ 42, MVT::v4f32,// ->58041
/*57999*/           OPC_EmitMergeInputChains1_0,
/*58000*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58003*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58006*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58009*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58012*/           OPC_EmitInteger, MVT::i1, 0, 
/*58015*/           OPC_EmitInteger, MVT::i1, 0, 
/*58018*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58021*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58024*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58041*/         0, // EndSwitchType
/*58042*/       /*Scope*/ 27|128,1/*155*/, /*->58199*/
/*58044*/         OPC_CheckChild2Type, MVT::v2f32,
/*58046*/         OPC_RecordChild3, // #2 = $rsrc
/*58047*/         OPC_CheckChild3Type, MVT::v8i32,
/*58049*/         OPC_RecordChild4, // #3 = $sampler
/*58050*/         OPC_RecordChild5, // #4 = $dmask
/*58051*/         OPC_RecordChild6, // #5 = $unorm
/*58052*/         OPC_RecordChild7, // #6 = $glc
/*58053*/         OPC_MoveChild, 8,
/*58055*/         OPC_RecordNode, // #7 = $slc
/*58056*/         OPC_MoveParent,
/*58057*/         OPC_MoveChild, 9,
/*58059*/         OPC_RecordNode, // #8 = $lwe
/*58060*/         OPC_MoveParent,
/*58061*/         OPC_MoveChild, 10,
/*58063*/         OPC_RecordNode, // #9 = $da
/*58064*/         OPC_MoveParent,
/*58065*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58110
/*58068*/           OPC_EmitMergeInputChains1_0,
/*58069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58081*/           OPC_EmitInteger, MVT::i1, 0, 
/*58084*/           OPC_EmitInteger, MVT::i1, 0, 
/*58087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58110*/         /*SwitchType*/ 42, MVT::v2f32,// ->58154
/*58112*/           OPC_EmitMergeInputChains1_0,
/*58113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58125*/           OPC_EmitInteger, MVT::i1, 0, 
/*58128*/           OPC_EmitInteger, MVT::i1, 0, 
/*58131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58154*/         /*SwitchType*/ 42, MVT::v4f32,// ->58198
/*58156*/           OPC_EmitMergeInputChains1_0,
/*58157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58169*/           OPC_EmitInteger, MVT::i1, 0, 
/*58172*/           OPC_EmitInteger, MVT::i1, 0, 
/*58175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58198*/         0, // EndSwitchType
/*58199*/       /*Scope*/ 27|128,1/*155*/, /*->58356*/
/*58201*/         OPC_CheckChild2Type, MVT::v4f32,
/*58203*/         OPC_RecordChild3, // #2 = $rsrc
/*58204*/         OPC_CheckChild3Type, MVT::v8i32,
/*58206*/         OPC_RecordChild4, // #3 = $sampler
/*58207*/         OPC_RecordChild5, // #4 = $dmask
/*58208*/         OPC_RecordChild6, // #5 = $unorm
/*58209*/         OPC_RecordChild7, // #6 = $glc
/*58210*/         OPC_MoveChild, 8,
/*58212*/         OPC_RecordNode, // #7 = $slc
/*58213*/         OPC_MoveParent,
/*58214*/         OPC_MoveChild, 9,
/*58216*/         OPC_RecordNode, // #8 = $lwe
/*58217*/         OPC_MoveParent,
/*58218*/         OPC_MoveChild, 10,
/*58220*/         OPC_RecordNode, // #9 = $da
/*58221*/         OPC_MoveParent,
/*58222*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58267
/*58225*/           OPC_EmitMergeInputChains1_0,
/*58226*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58229*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58232*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58235*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58238*/           OPC_EmitInteger, MVT::i1, 0, 
/*58241*/           OPC_EmitInteger, MVT::i1, 0, 
/*58244*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58247*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58267*/         /*SwitchType*/ 42, MVT::v2f32,// ->58311
/*58269*/           OPC_EmitMergeInputChains1_0,
/*58270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58282*/           OPC_EmitInteger, MVT::i1, 0, 
/*58285*/           OPC_EmitInteger, MVT::i1, 0, 
/*58288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58311*/         /*SwitchType*/ 42, MVT::v4f32,// ->58355
/*58313*/           OPC_EmitMergeInputChains1_0,
/*58314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58326*/           OPC_EmitInteger, MVT::i1, 0, 
/*58329*/           OPC_EmitInteger, MVT::i1, 0, 
/*58332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58355*/         0, // EndSwitchType
/*58356*/       /*Scope*/ 27|128,1/*155*/, /*->58513*/
/*58358*/         OPC_CheckChild2Type, MVT::v8f32,
/*58360*/         OPC_RecordChild3, // #2 = $rsrc
/*58361*/         OPC_CheckChild3Type, MVT::v8i32,
/*58363*/         OPC_RecordChild4, // #3 = $sampler
/*58364*/         OPC_RecordChild5, // #4 = $dmask
/*58365*/         OPC_RecordChild6, // #5 = $unorm
/*58366*/         OPC_RecordChild7, // #6 = $glc
/*58367*/         OPC_MoveChild, 8,
/*58369*/         OPC_RecordNode, // #7 = $slc
/*58370*/         OPC_MoveParent,
/*58371*/         OPC_MoveChild, 9,
/*58373*/         OPC_RecordNode, // #8 = $lwe
/*58374*/         OPC_MoveParent,
/*58375*/         OPC_MoveChild, 10,
/*58377*/         OPC_RecordNode, // #9 = $da
/*58378*/         OPC_MoveParent,
/*58379*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58424
/*58382*/           OPC_EmitMergeInputChains1_0,
/*58383*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58386*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58389*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58392*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58395*/           OPC_EmitInteger, MVT::i1, 0, 
/*58398*/           OPC_EmitInteger, MVT::i1, 0, 
/*58401*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58404*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58424*/         /*SwitchType*/ 42, MVT::v2f32,// ->58468
/*58426*/           OPC_EmitMergeInputChains1_0,
/*58427*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58430*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58433*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58436*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58439*/           OPC_EmitInteger, MVT::i1, 0, 
/*58442*/           OPC_EmitInteger, MVT::i1, 0, 
/*58445*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58448*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58468*/         /*SwitchType*/ 42, MVT::v4f32,// ->58512
/*58470*/           OPC_EmitMergeInputChains1_0,
/*58471*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58474*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58477*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58480*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58483*/           OPC_EmitInteger, MVT::i1, 0, 
/*58486*/           OPC_EmitInteger, MVT::i1, 0, 
/*58489*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58492*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58495*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58512*/         0, // EndSwitchType
/*58513*/       /*Scope*/ 27|128,1/*155*/, /*->58670*/
/*58515*/         OPC_CheckChild2Type, MVT::v16f32,
/*58517*/         OPC_RecordChild3, // #2 = $rsrc
/*58518*/         OPC_CheckChild3Type, MVT::v8i32,
/*58520*/         OPC_RecordChild4, // #3 = $sampler
/*58521*/         OPC_RecordChild5, // #4 = $dmask
/*58522*/         OPC_RecordChild6, // #5 = $unorm
/*58523*/         OPC_RecordChild7, // #6 = $glc
/*58524*/         OPC_MoveChild, 8,
/*58526*/         OPC_RecordNode, // #7 = $slc
/*58527*/         OPC_MoveParent,
/*58528*/         OPC_MoveChild, 9,
/*58530*/         OPC_RecordNode, // #8 = $lwe
/*58531*/         OPC_MoveParent,
/*58532*/         OPC_MoveChild, 10,
/*58534*/         OPC_RecordNode, // #9 = $da
/*58535*/         OPC_MoveParent,
/*58536*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58581
/*58539*/           OPC_EmitMergeInputChains1_0,
/*58540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58552*/           OPC_EmitInteger, MVT::i1, 0, 
/*58555*/           OPC_EmitInteger, MVT::i1, 0, 
/*58558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58581*/         /*SwitchType*/ 42, MVT::v2f32,// ->58625
/*58583*/           OPC_EmitMergeInputChains1_0,
/*58584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58596*/           OPC_EmitInteger, MVT::i1, 0, 
/*58599*/           OPC_EmitInteger, MVT::i1, 0, 
/*58602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58625*/         /*SwitchType*/ 42, MVT::v4f32,// ->58669
/*58627*/           OPC_EmitMergeInputChains1_0,
/*58628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58640*/           OPC_EmitInteger, MVT::i1, 0, 
/*58643*/           OPC_EmitInteger, MVT::i1, 0, 
/*58646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58669*/         0, // EndSwitchType
/*58670*/       0, /*End of Scope*/
/*58671*/     /*Scope*/ 23|128,6/*791*/, /*->59464*/
/*58673*/       OPC_CheckChild1Integer, 16|128,3/*400*/, 
/*58676*/       OPC_RecordChild2, // #1 = $addr
/*58677*/       OPC_Scope, 27|128,1/*155*/, /*->58835*/ // 5 children in Scope
/*58680*/         OPC_CheckChild2Type, MVT::f32,
/*58682*/         OPC_RecordChild3, // #2 = $rsrc
/*58683*/         OPC_CheckChild3Type, MVT::v8i32,
/*58685*/         OPC_RecordChild4, // #3 = $sampler
/*58686*/         OPC_RecordChild5, // #4 = $dmask
/*58687*/         OPC_RecordChild6, // #5 = $unorm
/*58688*/         OPC_RecordChild7, // #6 = $glc
/*58689*/         OPC_MoveChild, 8,
/*58691*/         OPC_RecordNode, // #7 = $slc
/*58692*/         OPC_MoveParent,
/*58693*/         OPC_MoveChild, 9,
/*58695*/         OPC_RecordNode, // #8 = $lwe
/*58696*/         OPC_MoveParent,
/*58697*/         OPC_MoveChild, 10,
/*58699*/         OPC_RecordNode, // #9 = $da
/*58700*/         OPC_MoveParent,
/*58701*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58746
/*58704*/           OPC_EmitMergeInputChains1_0,
/*58705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58717*/           OPC_EmitInteger, MVT::i1, 0, 
/*58720*/           OPC_EmitInteger, MVT::i1, 0, 
/*58723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58746*/         /*SwitchType*/ 42, MVT::v2f32,// ->58790
/*58748*/           OPC_EmitMergeInputChains1_0,
/*58749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58761*/           OPC_EmitInteger, MVT::i1, 0, 
/*58764*/           OPC_EmitInteger, MVT::i1, 0, 
/*58767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58790*/         /*SwitchType*/ 42, MVT::v4f32,// ->58834
/*58792*/           OPC_EmitMergeInputChains1_0,
/*58793*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58796*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58799*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58802*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58805*/           OPC_EmitInteger, MVT::i1, 0, 
/*58808*/           OPC_EmitInteger, MVT::i1, 0, 
/*58811*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58814*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58834*/         0, // EndSwitchType
/*58835*/       /*Scope*/ 27|128,1/*155*/, /*->58992*/
/*58837*/         OPC_CheckChild2Type, MVT::v2f32,
/*58839*/         OPC_RecordChild3, // #2 = $rsrc
/*58840*/         OPC_CheckChild3Type, MVT::v8i32,
/*58842*/         OPC_RecordChild4, // #3 = $sampler
/*58843*/         OPC_RecordChild5, // #4 = $dmask
/*58844*/         OPC_RecordChild6, // #5 = $unorm
/*58845*/         OPC_RecordChild7, // #6 = $glc
/*58846*/         OPC_MoveChild, 8,
/*58848*/         OPC_RecordNode, // #7 = $slc
/*58849*/         OPC_MoveParent,
/*58850*/         OPC_MoveChild, 9,
/*58852*/         OPC_RecordNode, // #8 = $lwe
/*58853*/         OPC_MoveParent,
/*58854*/         OPC_MoveChild, 10,
/*58856*/         OPC_RecordNode, // #9 = $da
/*58857*/         OPC_MoveParent,
/*58858*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58903
/*58861*/           OPC_EmitMergeInputChains1_0,
/*58862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58874*/           OPC_EmitInteger, MVT::i1, 0, 
/*58877*/           OPC_EmitInteger, MVT::i1, 0, 
/*58880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58903*/         /*SwitchType*/ 42, MVT::v2f32,// ->58947
/*58905*/           OPC_EmitMergeInputChains1_0,
/*58906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58918*/           OPC_EmitInteger, MVT::i1, 0, 
/*58921*/           OPC_EmitInteger, MVT::i1, 0, 
/*58924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58947*/         /*SwitchType*/ 42, MVT::v4f32,// ->58991
/*58949*/           OPC_EmitMergeInputChains1_0,
/*58950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58962*/           OPC_EmitInteger, MVT::i1, 0, 
/*58965*/           OPC_EmitInteger, MVT::i1, 0, 
/*58968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58991*/         0, // EndSwitchType
/*58992*/       /*Scope*/ 27|128,1/*155*/, /*->59149*/
/*58994*/         OPC_CheckChild2Type, MVT::v4f32,
/*58996*/         OPC_RecordChild3, // #2 = $rsrc
/*58997*/         OPC_CheckChild3Type, MVT::v8i32,
/*58999*/         OPC_RecordChild4, // #3 = $sampler
/*59000*/         OPC_RecordChild5, // #4 = $dmask
/*59001*/         OPC_RecordChild6, // #5 = $unorm
/*59002*/         OPC_RecordChild7, // #6 = $glc
/*59003*/         OPC_MoveChild, 8,
/*59005*/         OPC_RecordNode, // #7 = $slc
/*59006*/         OPC_MoveParent,
/*59007*/         OPC_MoveChild, 9,
/*59009*/         OPC_RecordNode, // #8 = $lwe
/*59010*/         OPC_MoveParent,
/*59011*/         OPC_MoveChild, 10,
/*59013*/         OPC_RecordNode, // #9 = $da
/*59014*/         OPC_MoveParent,
/*59015*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59060
/*59018*/           OPC_EmitMergeInputChains1_0,
/*59019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59031*/           OPC_EmitInteger, MVT::i1, 0, 
/*59034*/           OPC_EmitInteger, MVT::i1, 0, 
/*59037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59060*/         /*SwitchType*/ 42, MVT::v2f32,// ->59104
/*59062*/           OPC_EmitMergeInputChains1_0,
/*59063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59075*/           OPC_EmitInteger, MVT::i1, 0, 
/*59078*/           OPC_EmitInteger, MVT::i1, 0, 
/*59081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59104*/         /*SwitchType*/ 42, MVT::v4f32,// ->59148
/*59106*/           OPC_EmitMergeInputChains1_0,
/*59107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59119*/           OPC_EmitInteger, MVT::i1, 0, 
/*59122*/           OPC_EmitInteger, MVT::i1, 0, 
/*59125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59148*/         0, // EndSwitchType
/*59149*/       /*Scope*/ 27|128,1/*155*/, /*->59306*/
/*59151*/         OPC_CheckChild2Type, MVT::v8f32,
/*59153*/         OPC_RecordChild3, // #2 = $rsrc
/*59154*/         OPC_CheckChild3Type, MVT::v8i32,
/*59156*/         OPC_RecordChild4, // #3 = $sampler
/*59157*/         OPC_RecordChild5, // #4 = $dmask
/*59158*/         OPC_RecordChild6, // #5 = $unorm
/*59159*/         OPC_RecordChild7, // #6 = $glc
/*59160*/         OPC_MoveChild, 8,
/*59162*/         OPC_RecordNode, // #7 = $slc
/*59163*/         OPC_MoveParent,
/*59164*/         OPC_MoveChild, 9,
/*59166*/         OPC_RecordNode, // #8 = $lwe
/*59167*/         OPC_MoveParent,
/*59168*/         OPC_MoveChild, 10,
/*59170*/         OPC_RecordNode, // #9 = $da
/*59171*/         OPC_MoveParent,
/*59172*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59217
/*59175*/           OPC_EmitMergeInputChains1_0,
/*59176*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59179*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59188*/           OPC_EmitInteger, MVT::i1, 0, 
/*59191*/           OPC_EmitInteger, MVT::i1, 0, 
/*59194*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59197*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59217*/         /*SwitchType*/ 42, MVT::v2f32,// ->59261
/*59219*/           OPC_EmitMergeInputChains1_0,
/*59220*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59223*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59226*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59229*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59232*/           OPC_EmitInteger, MVT::i1, 0, 
/*59235*/           OPC_EmitInteger, MVT::i1, 0, 
/*59238*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59241*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59261*/         /*SwitchType*/ 42, MVT::v4f32,// ->59305
/*59263*/           OPC_EmitMergeInputChains1_0,
/*59264*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59267*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59270*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59273*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59276*/           OPC_EmitInteger, MVT::i1, 0, 
/*59279*/           OPC_EmitInteger, MVT::i1, 0, 
/*59282*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59285*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59305*/         0, // EndSwitchType
/*59306*/       /*Scope*/ 27|128,1/*155*/, /*->59463*/
/*59308*/         OPC_CheckChild2Type, MVT::v16f32,
/*59310*/         OPC_RecordChild3, // #2 = $rsrc
/*59311*/         OPC_CheckChild3Type, MVT::v8i32,
/*59313*/         OPC_RecordChild4, // #3 = $sampler
/*59314*/         OPC_RecordChild5, // #4 = $dmask
/*59315*/         OPC_RecordChild6, // #5 = $unorm
/*59316*/         OPC_RecordChild7, // #6 = $glc
/*59317*/         OPC_MoveChild, 8,
/*59319*/         OPC_RecordNode, // #7 = $slc
/*59320*/         OPC_MoveParent,
/*59321*/         OPC_MoveChild, 9,
/*59323*/         OPC_RecordNode, // #8 = $lwe
/*59324*/         OPC_MoveParent,
/*59325*/         OPC_MoveChild, 10,
/*59327*/         OPC_RecordNode, // #9 = $da
/*59328*/         OPC_MoveParent,
/*59329*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59374
/*59332*/           OPC_EmitMergeInputChains1_0,
/*59333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59345*/           OPC_EmitInteger, MVT::i1, 0, 
/*59348*/           OPC_EmitInteger, MVT::i1, 0, 
/*59351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59374*/         /*SwitchType*/ 42, MVT::v2f32,// ->59418
/*59376*/           OPC_EmitMergeInputChains1_0,
/*59377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59389*/           OPC_EmitInteger, MVT::i1, 0, 
/*59392*/           OPC_EmitInteger, MVT::i1, 0, 
/*59395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59418*/         /*SwitchType*/ 42, MVT::v4f32,// ->59462
/*59420*/           OPC_EmitMergeInputChains1_0,
/*59421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59433*/           OPC_EmitInteger, MVT::i1, 0, 
/*59436*/           OPC_EmitInteger, MVT::i1, 0, 
/*59439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59462*/         0, // EndSwitchType
/*59463*/       0, /*End of Scope*/
/*59464*/     /*Scope*/ 23|128,6/*791*/, /*->60257*/
/*59466*/       OPC_CheckChild1Integer, 18|128,3/*402*/, 
/*59469*/       OPC_RecordChild2, // #1 = $addr
/*59470*/       OPC_Scope, 27|128,1/*155*/, /*->59628*/ // 5 children in Scope
/*59473*/         OPC_CheckChild2Type, MVT::f32,
/*59475*/         OPC_RecordChild3, // #2 = $rsrc
/*59476*/         OPC_CheckChild3Type, MVT::v8i32,
/*59478*/         OPC_RecordChild4, // #3 = $sampler
/*59479*/         OPC_RecordChild5, // #4 = $dmask
/*59480*/         OPC_RecordChild6, // #5 = $unorm
/*59481*/         OPC_RecordChild7, // #6 = $glc
/*59482*/         OPC_MoveChild, 8,
/*59484*/         OPC_RecordNode, // #7 = $slc
/*59485*/         OPC_MoveParent,
/*59486*/         OPC_MoveChild, 9,
/*59488*/         OPC_RecordNode, // #8 = $lwe
/*59489*/         OPC_MoveParent,
/*59490*/         OPC_MoveChild, 10,
/*59492*/         OPC_RecordNode, // #9 = $da
/*59493*/         OPC_MoveParent,
/*59494*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59539
/*59497*/           OPC_EmitMergeInputChains1_0,
/*59498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59510*/           OPC_EmitInteger, MVT::i1, 0, 
/*59513*/           OPC_EmitInteger, MVT::i1, 0, 
/*59516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59539*/         /*SwitchType*/ 42, MVT::v2f32,// ->59583
/*59541*/           OPC_EmitMergeInputChains1_0,
/*59542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59554*/           OPC_EmitInteger, MVT::i1, 0, 
/*59557*/           OPC_EmitInteger, MVT::i1, 0, 
/*59560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59583*/         /*SwitchType*/ 42, MVT::v4f32,// ->59627
/*59585*/           OPC_EmitMergeInputChains1_0,
/*59586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59589*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59592*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59598*/           OPC_EmitInteger, MVT::i1, 0, 
/*59601*/           OPC_EmitInteger, MVT::i1, 0, 
/*59604*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59607*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59627*/         0, // EndSwitchType
/*59628*/       /*Scope*/ 27|128,1/*155*/, /*->59785*/
/*59630*/         OPC_CheckChild2Type, MVT::v2f32,
/*59632*/         OPC_RecordChild3, // #2 = $rsrc
/*59633*/         OPC_CheckChild3Type, MVT::v8i32,
/*59635*/         OPC_RecordChild4, // #3 = $sampler
/*59636*/         OPC_RecordChild5, // #4 = $dmask
/*59637*/         OPC_RecordChild6, // #5 = $unorm
/*59638*/         OPC_RecordChild7, // #6 = $glc
/*59639*/         OPC_MoveChild, 8,
/*59641*/         OPC_RecordNode, // #7 = $slc
/*59642*/         OPC_MoveParent,
/*59643*/         OPC_MoveChild, 9,
/*59645*/         OPC_RecordNode, // #8 = $lwe
/*59646*/         OPC_MoveParent,
/*59647*/         OPC_MoveChild, 10,
/*59649*/         OPC_RecordNode, // #9 = $da
/*59650*/         OPC_MoveParent,
/*59651*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59696
/*59654*/           OPC_EmitMergeInputChains1_0,
/*59655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59667*/           OPC_EmitInteger, MVT::i1, 0, 
/*59670*/           OPC_EmitInteger, MVT::i1, 0, 
/*59673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59696*/         /*SwitchType*/ 42, MVT::v2f32,// ->59740
/*59698*/           OPC_EmitMergeInputChains1_0,
/*59699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59711*/           OPC_EmitInteger, MVT::i1, 0, 
/*59714*/           OPC_EmitInteger, MVT::i1, 0, 
/*59717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59740*/         /*SwitchType*/ 42, MVT::v4f32,// ->59784
/*59742*/           OPC_EmitMergeInputChains1_0,
/*59743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59755*/           OPC_EmitInteger, MVT::i1, 0, 
/*59758*/           OPC_EmitInteger, MVT::i1, 0, 
/*59761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59784*/         0, // EndSwitchType
/*59785*/       /*Scope*/ 27|128,1/*155*/, /*->59942*/
/*59787*/         OPC_CheckChild2Type, MVT::v4f32,
/*59789*/         OPC_RecordChild3, // #2 = $rsrc
/*59790*/         OPC_CheckChild3Type, MVT::v8i32,
/*59792*/         OPC_RecordChild4, // #3 = $sampler
/*59793*/         OPC_RecordChild5, // #4 = $dmask
/*59794*/         OPC_RecordChild6, // #5 = $unorm
/*59795*/         OPC_RecordChild7, // #6 = $glc
/*59796*/         OPC_MoveChild, 8,
/*59798*/         OPC_RecordNode, // #7 = $slc
/*59799*/         OPC_MoveParent,
/*59800*/         OPC_MoveChild, 9,
/*59802*/         OPC_RecordNode, // #8 = $lwe
/*59803*/         OPC_MoveParent,
/*59804*/         OPC_MoveChild, 10,
/*59806*/         OPC_RecordNode, // #9 = $da
/*59807*/         OPC_MoveParent,
/*59808*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59853
/*59811*/           OPC_EmitMergeInputChains1_0,
/*59812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59824*/           OPC_EmitInteger, MVT::i1, 0, 
/*59827*/           OPC_EmitInteger, MVT::i1, 0, 
/*59830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59853*/         /*SwitchType*/ 42, MVT::v2f32,// ->59897
/*59855*/           OPC_EmitMergeInputChains1_0,
/*59856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59868*/           OPC_EmitInteger, MVT::i1, 0, 
/*59871*/           OPC_EmitInteger, MVT::i1, 0, 
/*59874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59897*/         /*SwitchType*/ 42, MVT::v4f32,// ->59941
/*59899*/           OPC_EmitMergeInputChains1_0,
/*59900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59912*/           OPC_EmitInteger, MVT::i1, 0, 
/*59915*/           OPC_EmitInteger, MVT::i1, 0, 
/*59918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59941*/         0, // EndSwitchType
/*59942*/       /*Scope*/ 27|128,1/*155*/, /*->60099*/
/*59944*/         OPC_CheckChild2Type, MVT::v8f32,
/*59946*/         OPC_RecordChild3, // #2 = $rsrc
/*59947*/         OPC_CheckChild3Type, MVT::v8i32,
/*59949*/         OPC_RecordChild4, // #3 = $sampler
/*59950*/         OPC_RecordChild5, // #4 = $dmask
/*59951*/         OPC_RecordChild6, // #5 = $unorm
/*59952*/         OPC_RecordChild7, // #6 = $glc
/*59953*/         OPC_MoveChild, 8,
/*59955*/         OPC_RecordNode, // #7 = $slc
/*59956*/         OPC_MoveParent,
/*59957*/         OPC_MoveChild, 9,
/*59959*/         OPC_RecordNode, // #8 = $lwe
/*59960*/         OPC_MoveParent,
/*59961*/         OPC_MoveChild, 10,
/*59963*/         OPC_RecordNode, // #9 = $da
/*59964*/         OPC_MoveParent,
/*59965*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60010
/*59968*/           OPC_EmitMergeInputChains1_0,
/*59969*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59972*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59975*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59978*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59981*/           OPC_EmitInteger, MVT::i1, 0, 
/*59984*/           OPC_EmitInteger, MVT::i1, 0, 
/*59987*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59990*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59993*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60010*/         /*SwitchType*/ 42, MVT::v2f32,// ->60054
/*60012*/           OPC_EmitMergeInputChains1_0,
/*60013*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60016*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60019*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60022*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60025*/           OPC_EmitInteger, MVT::i1, 0, 
/*60028*/           OPC_EmitInteger, MVT::i1, 0, 
/*60031*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60034*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60054*/         /*SwitchType*/ 42, MVT::v4f32,// ->60098
/*60056*/           OPC_EmitMergeInputChains1_0,
/*60057*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60060*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60069*/           OPC_EmitInteger, MVT::i1, 0, 
/*60072*/           OPC_EmitInteger, MVT::i1, 0, 
/*60075*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60078*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60098*/         0, // EndSwitchType
/*60099*/       /*Scope*/ 27|128,1/*155*/, /*->60256*/
/*60101*/         OPC_CheckChild2Type, MVT::v16f32,
/*60103*/         OPC_RecordChild3, // #2 = $rsrc
/*60104*/         OPC_CheckChild3Type, MVT::v8i32,
/*60106*/         OPC_RecordChild4, // #3 = $sampler
/*60107*/         OPC_RecordChild5, // #4 = $dmask
/*60108*/         OPC_RecordChild6, // #5 = $unorm
/*60109*/         OPC_RecordChild7, // #6 = $glc
/*60110*/         OPC_MoveChild, 8,
/*60112*/         OPC_RecordNode, // #7 = $slc
/*60113*/         OPC_MoveParent,
/*60114*/         OPC_MoveChild, 9,
/*60116*/         OPC_RecordNode, // #8 = $lwe
/*60117*/         OPC_MoveParent,
/*60118*/         OPC_MoveChild, 10,
/*60120*/         OPC_RecordNode, // #9 = $da
/*60121*/         OPC_MoveParent,
/*60122*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60167
/*60125*/           OPC_EmitMergeInputChains1_0,
/*60126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60138*/           OPC_EmitInteger, MVT::i1, 0, 
/*60141*/           OPC_EmitInteger, MVT::i1, 0, 
/*60144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60167*/         /*SwitchType*/ 42, MVT::v2f32,// ->60211
/*60169*/           OPC_EmitMergeInputChains1_0,
/*60170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60182*/           OPC_EmitInteger, MVT::i1, 0, 
/*60185*/           OPC_EmitInteger, MVT::i1, 0, 
/*60188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60211*/         /*SwitchType*/ 42, MVT::v4f32,// ->60255
/*60213*/           OPC_EmitMergeInputChains1_0,
/*60214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60226*/           OPC_EmitInteger, MVT::i1, 0, 
/*60229*/           OPC_EmitInteger, MVT::i1, 0, 
/*60232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60255*/         0, // EndSwitchType
/*60256*/       0, /*End of Scope*/
/*60257*/     /*Scope*/ 23|128,6/*791*/, /*->61050*/
/*60259*/       OPC_CheckChild1Integer, 14|128,3/*398*/, 
/*60262*/       OPC_RecordChild2, // #1 = $addr
/*60263*/       OPC_Scope, 27|128,1/*155*/, /*->60421*/ // 5 children in Scope
/*60266*/         OPC_CheckChild2Type, MVT::f32,
/*60268*/         OPC_RecordChild3, // #2 = $rsrc
/*60269*/         OPC_CheckChild3Type, MVT::v8i32,
/*60271*/         OPC_RecordChild4, // #3 = $sampler
/*60272*/         OPC_RecordChild5, // #4 = $dmask
/*60273*/         OPC_RecordChild6, // #5 = $unorm
/*60274*/         OPC_RecordChild7, // #6 = $glc
/*60275*/         OPC_MoveChild, 8,
/*60277*/         OPC_RecordNode, // #7 = $slc
/*60278*/         OPC_MoveParent,
/*60279*/         OPC_MoveChild, 9,
/*60281*/         OPC_RecordNode, // #8 = $lwe
/*60282*/         OPC_MoveParent,
/*60283*/         OPC_MoveChild, 10,
/*60285*/         OPC_RecordNode, // #9 = $da
/*60286*/         OPC_MoveParent,
/*60287*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60332
/*60290*/           OPC_EmitMergeInputChains1_0,
/*60291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60303*/           OPC_EmitInteger, MVT::i1, 0, 
/*60306*/           OPC_EmitInteger, MVT::i1, 0, 
/*60309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60332*/         /*SwitchType*/ 42, MVT::v2f32,// ->60376
/*60334*/           OPC_EmitMergeInputChains1_0,
/*60335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60347*/           OPC_EmitInteger, MVT::i1, 0, 
/*60350*/           OPC_EmitInteger, MVT::i1, 0, 
/*60353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60376*/         /*SwitchType*/ 42, MVT::v4f32,// ->60420
/*60378*/           OPC_EmitMergeInputChains1_0,
/*60379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60391*/           OPC_EmitInteger, MVT::i1, 0, 
/*60394*/           OPC_EmitInteger, MVT::i1, 0, 
/*60397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60420*/         0, // EndSwitchType
/*60421*/       /*Scope*/ 27|128,1/*155*/, /*->60578*/
/*60423*/         OPC_CheckChild2Type, MVT::v2f32,
/*60425*/         OPC_RecordChild3, // #2 = $rsrc
/*60426*/         OPC_CheckChild3Type, MVT::v8i32,
/*60428*/         OPC_RecordChild4, // #3 = $sampler
/*60429*/         OPC_RecordChild5, // #4 = $dmask
/*60430*/         OPC_RecordChild6, // #5 = $unorm
/*60431*/         OPC_RecordChild7, // #6 = $glc
/*60432*/         OPC_MoveChild, 8,
/*60434*/         OPC_RecordNode, // #7 = $slc
/*60435*/         OPC_MoveParent,
/*60436*/         OPC_MoveChild, 9,
/*60438*/         OPC_RecordNode, // #8 = $lwe
/*60439*/         OPC_MoveParent,
/*60440*/         OPC_MoveChild, 10,
/*60442*/         OPC_RecordNode, // #9 = $da
/*60443*/         OPC_MoveParent,
/*60444*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60489
/*60447*/           OPC_EmitMergeInputChains1_0,
/*60448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60460*/           OPC_EmitInteger, MVT::i1, 0, 
/*60463*/           OPC_EmitInteger, MVT::i1, 0, 
/*60466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60489*/         /*SwitchType*/ 42, MVT::v2f32,// ->60533
/*60491*/           OPC_EmitMergeInputChains1_0,
/*60492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60504*/           OPC_EmitInteger, MVT::i1, 0, 
/*60507*/           OPC_EmitInteger, MVT::i1, 0, 
/*60510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60533*/         /*SwitchType*/ 42, MVT::v4f32,// ->60577
/*60535*/           OPC_EmitMergeInputChains1_0,
/*60536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60548*/           OPC_EmitInteger, MVT::i1, 0, 
/*60551*/           OPC_EmitInteger, MVT::i1, 0, 
/*60554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60577*/         0, // EndSwitchType
/*60578*/       /*Scope*/ 27|128,1/*155*/, /*->60735*/
/*60580*/         OPC_CheckChild2Type, MVT::v4f32,
/*60582*/         OPC_RecordChild3, // #2 = $rsrc
/*60583*/         OPC_CheckChild3Type, MVT::v8i32,
/*60585*/         OPC_RecordChild4, // #3 = $sampler
/*60586*/         OPC_RecordChild5, // #4 = $dmask
/*60587*/         OPC_RecordChild6, // #5 = $unorm
/*60588*/         OPC_RecordChild7, // #6 = $glc
/*60589*/         OPC_MoveChild, 8,
/*60591*/         OPC_RecordNode, // #7 = $slc
/*60592*/         OPC_MoveParent,
/*60593*/         OPC_MoveChild, 9,
/*60595*/         OPC_RecordNode, // #8 = $lwe
/*60596*/         OPC_MoveParent,
/*60597*/         OPC_MoveChild, 10,
/*60599*/         OPC_RecordNode, // #9 = $da
/*60600*/         OPC_MoveParent,
/*60601*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60646
/*60604*/           OPC_EmitMergeInputChains1_0,
/*60605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60617*/           OPC_EmitInteger, MVT::i1, 0, 
/*60620*/           OPC_EmitInteger, MVT::i1, 0, 
/*60623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60646*/         /*SwitchType*/ 42, MVT::v2f32,// ->60690
/*60648*/           OPC_EmitMergeInputChains1_0,
/*60649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60661*/           OPC_EmitInteger, MVT::i1, 0, 
/*60664*/           OPC_EmitInteger, MVT::i1, 0, 
/*60667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60690*/         /*SwitchType*/ 42, MVT::v4f32,// ->60734
/*60692*/           OPC_EmitMergeInputChains1_0,
/*60693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60705*/           OPC_EmitInteger, MVT::i1, 0, 
/*60708*/           OPC_EmitInteger, MVT::i1, 0, 
/*60711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60734*/         0, // EndSwitchType
/*60735*/       /*Scope*/ 27|128,1/*155*/, /*->60892*/
/*60737*/         OPC_CheckChild2Type, MVT::v8f32,
/*60739*/         OPC_RecordChild3, // #2 = $rsrc
/*60740*/         OPC_CheckChild3Type, MVT::v8i32,
/*60742*/         OPC_RecordChild4, // #3 = $sampler
/*60743*/         OPC_RecordChild5, // #4 = $dmask
/*60744*/         OPC_RecordChild6, // #5 = $unorm
/*60745*/         OPC_RecordChild7, // #6 = $glc
/*60746*/         OPC_MoveChild, 8,
/*60748*/         OPC_RecordNode, // #7 = $slc
/*60749*/         OPC_MoveParent,
/*60750*/         OPC_MoveChild, 9,
/*60752*/         OPC_RecordNode, // #8 = $lwe
/*60753*/         OPC_MoveParent,
/*60754*/         OPC_MoveChild, 10,
/*60756*/         OPC_RecordNode, // #9 = $da
/*60757*/         OPC_MoveParent,
/*60758*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60803
/*60761*/           OPC_EmitMergeInputChains1_0,
/*60762*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60768*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60771*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60774*/           OPC_EmitInteger, MVT::i1, 0, 
/*60777*/           OPC_EmitInteger, MVT::i1, 0, 
/*60780*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60783*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60803*/         /*SwitchType*/ 42, MVT::v2f32,// ->60847
/*60805*/           OPC_EmitMergeInputChains1_0,
/*60806*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60809*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60812*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60815*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60818*/           OPC_EmitInteger, MVT::i1, 0, 
/*60821*/           OPC_EmitInteger, MVT::i1, 0, 
/*60824*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60827*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60830*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60847*/         /*SwitchType*/ 42, MVT::v4f32,// ->60891
/*60849*/           OPC_EmitMergeInputChains1_0,
/*60850*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60853*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60856*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60859*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60862*/           OPC_EmitInteger, MVT::i1, 0, 
/*60865*/           OPC_EmitInteger, MVT::i1, 0, 
/*60868*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60871*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60874*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60891*/         0, // EndSwitchType
/*60892*/       /*Scope*/ 27|128,1/*155*/, /*->61049*/
/*60894*/         OPC_CheckChild2Type, MVT::v16f32,
/*60896*/         OPC_RecordChild3, // #2 = $rsrc
/*60897*/         OPC_CheckChild3Type, MVT::v8i32,
/*60899*/         OPC_RecordChild4, // #3 = $sampler
/*60900*/         OPC_RecordChild5, // #4 = $dmask
/*60901*/         OPC_RecordChild6, // #5 = $unorm
/*60902*/         OPC_RecordChild7, // #6 = $glc
/*60903*/         OPC_MoveChild, 8,
/*60905*/         OPC_RecordNode, // #7 = $slc
/*60906*/         OPC_MoveParent,
/*60907*/         OPC_MoveChild, 9,
/*60909*/         OPC_RecordNode, // #8 = $lwe
/*60910*/         OPC_MoveParent,
/*60911*/         OPC_MoveChild, 10,
/*60913*/         OPC_RecordNode, // #9 = $da
/*60914*/         OPC_MoveParent,
/*60915*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60960
/*60918*/           OPC_EmitMergeInputChains1_0,
/*60919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60931*/           OPC_EmitInteger, MVT::i1, 0, 
/*60934*/           OPC_EmitInteger, MVT::i1, 0, 
/*60937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60960*/         /*SwitchType*/ 42, MVT::v2f32,// ->61004
/*60962*/           OPC_EmitMergeInputChains1_0,
/*60963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60975*/           OPC_EmitInteger, MVT::i1, 0, 
/*60978*/           OPC_EmitInteger, MVT::i1, 0, 
/*60981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61004*/         /*SwitchType*/ 42, MVT::v4f32,// ->61048
/*61006*/           OPC_EmitMergeInputChains1_0,
/*61007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61019*/           OPC_EmitInteger, MVT::i1, 0, 
/*61022*/           OPC_EmitInteger, MVT::i1, 0, 
/*61025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61048*/         0, // EndSwitchType
/*61049*/       0, /*End of Scope*/
/*61050*/     /*Scope*/ 23|128,6/*791*/, /*->61843*/
/*61052*/       OPC_CheckChild1Integer, 13|128,3/*397*/, 
/*61055*/       OPC_RecordChild2, // #1 = $addr
/*61056*/       OPC_Scope, 27|128,1/*155*/, /*->61214*/ // 5 children in Scope
/*61059*/         OPC_CheckChild2Type, MVT::f32,
/*61061*/         OPC_RecordChild3, // #2 = $rsrc
/*61062*/         OPC_CheckChild3Type, MVT::v8i32,
/*61064*/         OPC_RecordChild4, // #3 = $sampler
/*61065*/         OPC_RecordChild5, // #4 = $dmask
/*61066*/         OPC_RecordChild6, // #5 = $unorm
/*61067*/         OPC_RecordChild7, // #6 = $glc
/*61068*/         OPC_MoveChild, 8,
/*61070*/         OPC_RecordNode, // #7 = $slc
/*61071*/         OPC_MoveParent,
/*61072*/         OPC_MoveChild, 9,
/*61074*/         OPC_RecordNode, // #8 = $lwe
/*61075*/         OPC_MoveParent,
/*61076*/         OPC_MoveChild, 10,
/*61078*/         OPC_RecordNode, // #9 = $da
/*61079*/         OPC_MoveParent,
/*61080*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61125
/*61083*/           OPC_EmitMergeInputChains1_0,
/*61084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61096*/           OPC_EmitInteger, MVT::i1, 0, 
/*61099*/           OPC_EmitInteger, MVT::i1, 0, 
/*61102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61125*/         /*SwitchType*/ 42, MVT::v2f32,// ->61169
/*61127*/           OPC_EmitMergeInputChains1_0,
/*61128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61140*/           OPC_EmitInteger, MVT::i1, 0, 
/*61143*/           OPC_EmitInteger, MVT::i1, 0, 
/*61146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61169*/         /*SwitchType*/ 42, MVT::v4f32,// ->61213
/*61171*/           OPC_EmitMergeInputChains1_0,
/*61172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61184*/           OPC_EmitInteger, MVT::i1, 0, 
/*61187*/           OPC_EmitInteger, MVT::i1, 0, 
/*61190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61213*/         0, // EndSwitchType
/*61214*/       /*Scope*/ 27|128,1/*155*/, /*->61371*/
/*61216*/         OPC_CheckChild2Type, MVT::v2f32,
/*61218*/         OPC_RecordChild3, // #2 = $rsrc
/*61219*/         OPC_CheckChild3Type, MVT::v8i32,
/*61221*/         OPC_RecordChild4, // #3 = $sampler
/*61222*/         OPC_RecordChild5, // #4 = $dmask
/*61223*/         OPC_RecordChild6, // #5 = $unorm
/*61224*/         OPC_RecordChild7, // #6 = $glc
/*61225*/         OPC_MoveChild, 8,
/*61227*/         OPC_RecordNode, // #7 = $slc
/*61228*/         OPC_MoveParent,
/*61229*/         OPC_MoveChild, 9,
/*61231*/         OPC_RecordNode, // #8 = $lwe
/*61232*/         OPC_MoveParent,
/*61233*/         OPC_MoveChild, 10,
/*61235*/         OPC_RecordNode, // #9 = $da
/*61236*/         OPC_MoveParent,
/*61237*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61282
/*61240*/           OPC_EmitMergeInputChains1_0,
/*61241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61253*/           OPC_EmitInteger, MVT::i1, 0, 
/*61256*/           OPC_EmitInteger, MVT::i1, 0, 
/*61259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61282*/         /*SwitchType*/ 42, MVT::v2f32,// ->61326
/*61284*/           OPC_EmitMergeInputChains1_0,
/*61285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61297*/           OPC_EmitInteger, MVT::i1, 0, 
/*61300*/           OPC_EmitInteger, MVT::i1, 0, 
/*61303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61326*/         /*SwitchType*/ 42, MVT::v4f32,// ->61370
/*61328*/           OPC_EmitMergeInputChains1_0,
/*61329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61341*/           OPC_EmitInteger, MVT::i1, 0, 
/*61344*/           OPC_EmitInteger, MVT::i1, 0, 
/*61347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61370*/         0, // EndSwitchType
/*61371*/       /*Scope*/ 27|128,1/*155*/, /*->61528*/
/*61373*/         OPC_CheckChild2Type, MVT::v4f32,
/*61375*/         OPC_RecordChild3, // #2 = $rsrc
/*61376*/         OPC_CheckChild3Type, MVT::v8i32,
/*61378*/         OPC_RecordChild4, // #3 = $sampler
/*61379*/         OPC_RecordChild5, // #4 = $dmask
/*61380*/         OPC_RecordChild6, // #5 = $unorm
/*61381*/         OPC_RecordChild7, // #6 = $glc
/*61382*/         OPC_MoveChild, 8,
/*61384*/         OPC_RecordNode, // #7 = $slc
/*61385*/         OPC_MoveParent,
/*61386*/         OPC_MoveChild, 9,
/*61388*/         OPC_RecordNode, // #8 = $lwe
/*61389*/         OPC_MoveParent,
/*61390*/         OPC_MoveChild, 10,
/*61392*/         OPC_RecordNode, // #9 = $da
/*61393*/         OPC_MoveParent,
/*61394*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61439
/*61397*/           OPC_EmitMergeInputChains1_0,
/*61398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61410*/           OPC_EmitInteger, MVT::i1, 0, 
/*61413*/           OPC_EmitInteger, MVT::i1, 0, 
/*61416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61439*/         /*SwitchType*/ 42, MVT::v2f32,// ->61483
/*61441*/           OPC_EmitMergeInputChains1_0,
/*61442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61454*/           OPC_EmitInteger, MVT::i1, 0, 
/*61457*/           OPC_EmitInteger, MVT::i1, 0, 
/*61460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61483*/         /*SwitchType*/ 42, MVT::v4f32,// ->61527
/*61485*/           OPC_EmitMergeInputChains1_0,
/*61486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61498*/           OPC_EmitInteger, MVT::i1, 0, 
/*61501*/           OPC_EmitInteger, MVT::i1, 0, 
/*61504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61527*/         0, // EndSwitchType
/*61528*/       /*Scope*/ 27|128,1/*155*/, /*->61685*/
/*61530*/         OPC_CheckChild2Type, MVT::v8f32,
/*61532*/         OPC_RecordChild3, // #2 = $rsrc
/*61533*/         OPC_CheckChild3Type, MVT::v8i32,
/*61535*/         OPC_RecordChild4, // #3 = $sampler
/*61536*/         OPC_RecordChild5, // #4 = $dmask
/*61537*/         OPC_RecordChild6, // #5 = $unorm
/*61538*/         OPC_RecordChild7, // #6 = $glc
/*61539*/         OPC_MoveChild, 8,
/*61541*/         OPC_RecordNode, // #7 = $slc
/*61542*/         OPC_MoveParent,
/*61543*/         OPC_MoveChild, 9,
/*61545*/         OPC_RecordNode, // #8 = $lwe
/*61546*/         OPC_MoveParent,
/*61547*/         OPC_MoveChild, 10,
/*61549*/         OPC_RecordNode, // #9 = $da
/*61550*/         OPC_MoveParent,
/*61551*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61596
/*61554*/           OPC_EmitMergeInputChains1_0,
/*61555*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61558*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61561*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61564*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61567*/           OPC_EmitInteger, MVT::i1, 0, 
/*61570*/           OPC_EmitInteger, MVT::i1, 0, 
/*61573*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61576*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61596*/         /*SwitchType*/ 42, MVT::v2f32,// ->61640
/*61598*/           OPC_EmitMergeInputChains1_0,
/*61599*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61602*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61605*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61608*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61611*/           OPC_EmitInteger, MVT::i1, 0, 
/*61614*/           OPC_EmitInteger, MVT::i1, 0, 
/*61617*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61620*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61640*/         /*SwitchType*/ 42, MVT::v4f32,// ->61684
/*61642*/           OPC_EmitMergeInputChains1_0,
/*61643*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61649*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61652*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61655*/           OPC_EmitInteger, MVT::i1, 0, 
/*61658*/           OPC_EmitInteger, MVT::i1, 0, 
/*61661*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61664*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61684*/         0, // EndSwitchType
/*61685*/       /*Scope*/ 27|128,1/*155*/, /*->61842*/
/*61687*/         OPC_CheckChild2Type, MVT::v16f32,
/*61689*/         OPC_RecordChild3, // #2 = $rsrc
/*61690*/         OPC_CheckChild3Type, MVT::v8i32,
/*61692*/         OPC_RecordChild4, // #3 = $sampler
/*61693*/         OPC_RecordChild5, // #4 = $dmask
/*61694*/         OPC_RecordChild6, // #5 = $unorm
/*61695*/         OPC_RecordChild7, // #6 = $glc
/*61696*/         OPC_MoveChild, 8,
/*61698*/         OPC_RecordNode, // #7 = $slc
/*61699*/         OPC_MoveParent,
/*61700*/         OPC_MoveChild, 9,
/*61702*/         OPC_RecordNode, // #8 = $lwe
/*61703*/         OPC_MoveParent,
/*61704*/         OPC_MoveChild, 10,
/*61706*/         OPC_RecordNode, // #9 = $da
/*61707*/         OPC_MoveParent,
/*61708*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61753
/*61711*/           OPC_EmitMergeInputChains1_0,
/*61712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61724*/           OPC_EmitInteger, MVT::i1, 0, 
/*61727*/           OPC_EmitInteger, MVT::i1, 0, 
/*61730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61753*/         /*SwitchType*/ 42, MVT::v2f32,// ->61797
/*61755*/           OPC_EmitMergeInputChains1_0,
/*61756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61768*/           OPC_EmitInteger, MVT::i1, 0, 
/*61771*/           OPC_EmitInteger, MVT::i1, 0, 
/*61774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61797*/         /*SwitchType*/ 42, MVT::v4f32,// ->61841
/*61799*/           OPC_EmitMergeInputChains1_0,
/*61800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61812*/           OPC_EmitInteger, MVT::i1, 0, 
/*61815*/           OPC_EmitInteger, MVT::i1, 0, 
/*61818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61841*/         0, // EndSwitchType
/*61842*/       0, /*End of Scope*/
/*61843*/     /*Scope*/ 23|128,6/*791*/, /*->62636*/
/*61845*/       OPC_CheckChild1Integer, 20|128,3/*404*/, 
/*61848*/       OPC_RecordChild2, // #1 = $addr
/*61849*/       OPC_Scope, 27|128,1/*155*/, /*->62007*/ // 5 children in Scope
/*61852*/         OPC_CheckChild2Type, MVT::f32,
/*61854*/         OPC_RecordChild3, // #2 = $rsrc
/*61855*/         OPC_CheckChild3Type, MVT::v8i32,
/*61857*/         OPC_RecordChild4, // #3 = $sampler
/*61858*/         OPC_RecordChild5, // #4 = $dmask
/*61859*/         OPC_RecordChild6, // #5 = $unorm
/*61860*/         OPC_RecordChild7, // #6 = $glc
/*61861*/         OPC_MoveChild, 8,
/*61863*/         OPC_RecordNode, // #7 = $slc
/*61864*/         OPC_MoveParent,
/*61865*/         OPC_MoveChild, 9,
/*61867*/         OPC_RecordNode, // #8 = $lwe
/*61868*/         OPC_MoveParent,
/*61869*/         OPC_MoveChild, 10,
/*61871*/         OPC_RecordNode, // #9 = $da
/*61872*/         OPC_MoveParent,
/*61873*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61918
/*61876*/           OPC_EmitMergeInputChains1_0,
/*61877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61889*/           OPC_EmitInteger, MVT::i1, 0, 
/*61892*/           OPC_EmitInteger, MVT::i1, 0, 
/*61895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61918*/         /*SwitchType*/ 42, MVT::v2f32,// ->61962
/*61920*/           OPC_EmitMergeInputChains1_0,
/*61921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61933*/           OPC_EmitInteger, MVT::i1, 0, 
/*61936*/           OPC_EmitInteger, MVT::i1, 0, 
/*61939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61962*/         /*SwitchType*/ 42, MVT::v4f32,// ->62006
/*61964*/           OPC_EmitMergeInputChains1_0,
/*61965*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61968*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61971*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61977*/           OPC_EmitInteger, MVT::i1, 0, 
/*61980*/           OPC_EmitInteger, MVT::i1, 0, 
/*61983*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61986*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62006*/         0, // EndSwitchType
/*62007*/       /*Scope*/ 27|128,1/*155*/, /*->62164*/
/*62009*/         OPC_CheckChild2Type, MVT::v2f32,
/*62011*/         OPC_RecordChild3, // #2 = $rsrc
/*62012*/         OPC_CheckChild3Type, MVT::v8i32,
/*62014*/         OPC_RecordChild4, // #3 = $sampler
/*62015*/         OPC_RecordChild5, // #4 = $dmask
/*62016*/         OPC_RecordChild6, // #5 = $unorm
/*62017*/         OPC_RecordChild7, // #6 = $glc
/*62018*/         OPC_MoveChild, 8,
/*62020*/         OPC_RecordNode, // #7 = $slc
/*62021*/         OPC_MoveParent,
/*62022*/         OPC_MoveChild, 9,
/*62024*/         OPC_RecordNode, // #8 = $lwe
/*62025*/         OPC_MoveParent,
/*62026*/         OPC_MoveChild, 10,
/*62028*/         OPC_RecordNode, // #9 = $da
/*62029*/         OPC_MoveParent,
/*62030*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62075
/*62033*/           OPC_EmitMergeInputChains1_0,
/*62034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62046*/           OPC_EmitInteger, MVT::i1, 0, 
/*62049*/           OPC_EmitInteger, MVT::i1, 0, 
/*62052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62075*/         /*SwitchType*/ 42, MVT::v2f32,// ->62119
/*62077*/           OPC_EmitMergeInputChains1_0,
/*62078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62090*/           OPC_EmitInteger, MVT::i1, 0, 
/*62093*/           OPC_EmitInteger, MVT::i1, 0, 
/*62096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62119*/         /*SwitchType*/ 42, MVT::v4f32,// ->62163
/*62121*/           OPC_EmitMergeInputChains1_0,
/*62122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62134*/           OPC_EmitInteger, MVT::i1, 0, 
/*62137*/           OPC_EmitInteger, MVT::i1, 0, 
/*62140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62163*/         0, // EndSwitchType
/*62164*/       /*Scope*/ 27|128,1/*155*/, /*->62321*/
/*62166*/         OPC_CheckChild2Type, MVT::v4f32,
/*62168*/         OPC_RecordChild3, // #2 = $rsrc
/*62169*/         OPC_CheckChild3Type, MVT::v8i32,
/*62171*/         OPC_RecordChild4, // #3 = $sampler
/*62172*/         OPC_RecordChild5, // #4 = $dmask
/*62173*/         OPC_RecordChild6, // #5 = $unorm
/*62174*/         OPC_RecordChild7, // #6 = $glc
/*62175*/         OPC_MoveChild, 8,
/*62177*/         OPC_RecordNode, // #7 = $slc
/*62178*/         OPC_MoveParent,
/*62179*/         OPC_MoveChild, 9,
/*62181*/         OPC_RecordNode, // #8 = $lwe
/*62182*/         OPC_MoveParent,
/*62183*/         OPC_MoveChild, 10,
/*62185*/         OPC_RecordNode, // #9 = $da
/*62186*/         OPC_MoveParent,
/*62187*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62232
/*62190*/           OPC_EmitMergeInputChains1_0,
/*62191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62203*/           OPC_EmitInteger, MVT::i1, 0, 
/*62206*/           OPC_EmitInteger, MVT::i1, 0, 
/*62209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62232*/         /*SwitchType*/ 42, MVT::v2f32,// ->62276
/*62234*/           OPC_EmitMergeInputChains1_0,
/*62235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62247*/           OPC_EmitInteger, MVT::i1, 0, 
/*62250*/           OPC_EmitInteger, MVT::i1, 0, 
/*62253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62276*/         /*SwitchType*/ 42, MVT::v4f32,// ->62320
/*62278*/           OPC_EmitMergeInputChains1_0,
/*62279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62291*/           OPC_EmitInteger, MVT::i1, 0, 
/*62294*/           OPC_EmitInteger, MVT::i1, 0, 
/*62297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62320*/         0, // EndSwitchType
/*62321*/       /*Scope*/ 27|128,1/*155*/, /*->62478*/
/*62323*/         OPC_CheckChild2Type, MVT::v8f32,
/*62325*/         OPC_RecordChild3, // #2 = $rsrc
/*62326*/         OPC_CheckChild3Type, MVT::v8i32,
/*62328*/         OPC_RecordChild4, // #3 = $sampler
/*62329*/         OPC_RecordChild5, // #4 = $dmask
/*62330*/         OPC_RecordChild6, // #5 = $unorm
/*62331*/         OPC_RecordChild7, // #6 = $glc
/*62332*/         OPC_MoveChild, 8,
/*62334*/         OPC_RecordNode, // #7 = $slc
/*62335*/         OPC_MoveParent,
/*62336*/         OPC_MoveChild, 9,
/*62338*/         OPC_RecordNode, // #8 = $lwe
/*62339*/         OPC_MoveParent,
/*62340*/         OPC_MoveChild, 10,
/*62342*/         OPC_RecordNode, // #9 = $da
/*62343*/         OPC_MoveParent,
/*62344*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62389
/*62347*/           OPC_EmitMergeInputChains1_0,
/*62348*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62351*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62354*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62357*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62360*/           OPC_EmitInteger, MVT::i1, 0, 
/*62363*/           OPC_EmitInteger, MVT::i1, 0, 
/*62366*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62369*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62372*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62389*/         /*SwitchType*/ 42, MVT::v2f32,// ->62433
/*62391*/           OPC_EmitMergeInputChains1_0,
/*62392*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62395*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62404*/           OPC_EmitInteger, MVT::i1, 0, 
/*62407*/           OPC_EmitInteger, MVT::i1, 0, 
/*62410*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62413*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62433*/         /*SwitchType*/ 42, MVT::v4f32,// ->62477
/*62435*/           OPC_EmitMergeInputChains1_0,
/*62436*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62439*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62442*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62445*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62448*/           OPC_EmitInteger, MVT::i1, 0, 
/*62451*/           OPC_EmitInteger, MVT::i1, 0, 
/*62454*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62457*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62477*/         0, // EndSwitchType
/*62478*/       /*Scope*/ 27|128,1/*155*/, /*->62635*/
/*62480*/         OPC_CheckChild2Type, MVT::v16f32,
/*62482*/         OPC_RecordChild3, // #2 = $rsrc
/*62483*/         OPC_CheckChild3Type, MVT::v8i32,
/*62485*/         OPC_RecordChild4, // #3 = $sampler
/*62486*/         OPC_RecordChild5, // #4 = $dmask
/*62487*/         OPC_RecordChild6, // #5 = $unorm
/*62488*/         OPC_RecordChild7, // #6 = $glc
/*62489*/         OPC_MoveChild, 8,
/*62491*/         OPC_RecordNode, // #7 = $slc
/*62492*/         OPC_MoveParent,
/*62493*/         OPC_MoveChild, 9,
/*62495*/         OPC_RecordNode, // #8 = $lwe
/*62496*/         OPC_MoveParent,
/*62497*/         OPC_MoveChild, 10,
/*62499*/         OPC_RecordNode, // #9 = $da
/*62500*/         OPC_MoveParent,
/*62501*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62546
/*62504*/           OPC_EmitMergeInputChains1_0,
/*62505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62517*/           OPC_EmitInteger, MVT::i1, 0, 
/*62520*/           OPC_EmitInteger, MVT::i1, 0, 
/*62523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62546*/         /*SwitchType*/ 42, MVT::v2f32,// ->62590
/*62548*/           OPC_EmitMergeInputChains1_0,
/*62549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62561*/           OPC_EmitInteger, MVT::i1, 0, 
/*62564*/           OPC_EmitInteger, MVT::i1, 0, 
/*62567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62590*/         /*SwitchType*/ 42, MVT::v4f32,// ->62634
/*62592*/           OPC_EmitMergeInputChains1_0,
/*62593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62605*/           OPC_EmitInteger, MVT::i1, 0, 
/*62608*/           OPC_EmitInteger, MVT::i1, 0, 
/*62611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62634*/         0, // EndSwitchType
/*62635*/       0, /*End of Scope*/
/*62636*/     /*Scope*/ 23|128,6/*791*/, /*->63429*/
/*62638*/       OPC_CheckChild1Integer, 29|128,3/*413*/, 
/*62641*/       OPC_RecordChild2, // #1 = $addr
/*62642*/       OPC_Scope, 27|128,1/*155*/, /*->62800*/ // 5 children in Scope
/*62645*/         OPC_CheckChild2Type, MVT::f32,
/*62647*/         OPC_RecordChild3, // #2 = $rsrc
/*62648*/         OPC_CheckChild3Type, MVT::v8i32,
/*62650*/         OPC_RecordChild4, // #3 = $sampler
/*62651*/         OPC_RecordChild5, // #4 = $dmask
/*62652*/         OPC_RecordChild6, // #5 = $unorm
/*62653*/         OPC_RecordChild7, // #6 = $glc
/*62654*/         OPC_MoveChild, 8,
/*62656*/         OPC_RecordNode, // #7 = $slc
/*62657*/         OPC_MoveParent,
/*62658*/         OPC_MoveChild, 9,
/*62660*/         OPC_RecordNode, // #8 = $lwe
/*62661*/         OPC_MoveParent,
/*62662*/         OPC_MoveChild, 10,
/*62664*/         OPC_RecordNode, // #9 = $da
/*62665*/         OPC_MoveParent,
/*62666*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62711
/*62669*/           OPC_EmitMergeInputChains1_0,
/*62670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62682*/           OPC_EmitInteger, MVT::i1, 0, 
/*62685*/           OPC_EmitInteger, MVT::i1, 0, 
/*62688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62711*/         /*SwitchType*/ 42, MVT::v2f32,// ->62755
/*62713*/           OPC_EmitMergeInputChains1_0,
/*62714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62726*/           OPC_EmitInteger, MVT::i1, 0, 
/*62729*/           OPC_EmitInteger, MVT::i1, 0, 
/*62732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62755*/         /*SwitchType*/ 42, MVT::v4f32,// ->62799
/*62757*/           OPC_EmitMergeInputChains1_0,
/*62758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62761*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62764*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62767*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62770*/           OPC_EmitInteger, MVT::i1, 0, 
/*62773*/           OPC_EmitInteger, MVT::i1, 0, 
/*62776*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62779*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62799*/         0, // EndSwitchType
/*62800*/       /*Scope*/ 27|128,1/*155*/, /*->62957*/
/*62802*/         OPC_CheckChild2Type, MVT::v2f32,
/*62804*/         OPC_RecordChild3, // #2 = $rsrc
/*62805*/         OPC_CheckChild3Type, MVT::v8i32,
/*62807*/         OPC_RecordChild4, // #3 = $sampler
/*62808*/         OPC_RecordChild5, // #4 = $dmask
/*62809*/         OPC_RecordChild6, // #5 = $unorm
/*62810*/         OPC_RecordChild7, // #6 = $glc
/*62811*/         OPC_MoveChild, 8,
/*62813*/         OPC_RecordNode, // #7 = $slc
/*62814*/         OPC_MoveParent,
/*62815*/         OPC_MoveChild, 9,
/*62817*/         OPC_RecordNode, // #8 = $lwe
/*62818*/         OPC_MoveParent,
/*62819*/         OPC_MoveChild, 10,
/*62821*/         OPC_RecordNode, // #9 = $da
/*62822*/         OPC_MoveParent,
/*62823*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62868
/*62826*/           OPC_EmitMergeInputChains1_0,
/*62827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62839*/           OPC_EmitInteger, MVT::i1, 0, 
/*62842*/           OPC_EmitInteger, MVT::i1, 0, 
/*62845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62868*/         /*SwitchType*/ 42, MVT::v2f32,// ->62912
/*62870*/           OPC_EmitMergeInputChains1_0,
/*62871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62883*/           OPC_EmitInteger, MVT::i1, 0, 
/*62886*/           OPC_EmitInteger, MVT::i1, 0, 
/*62889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62912*/         /*SwitchType*/ 42, MVT::v4f32,// ->62956
/*62914*/           OPC_EmitMergeInputChains1_0,
/*62915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62927*/           OPC_EmitInteger, MVT::i1, 0, 
/*62930*/           OPC_EmitInteger, MVT::i1, 0, 
/*62933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62956*/         0, // EndSwitchType
/*62957*/       /*Scope*/ 27|128,1/*155*/, /*->63114*/
/*62959*/         OPC_CheckChild2Type, MVT::v4f32,
/*62961*/         OPC_RecordChild3, // #2 = $rsrc
/*62962*/         OPC_CheckChild3Type, MVT::v8i32,
/*62964*/         OPC_RecordChild4, // #3 = $sampler
/*62965*/         OPC_RecordChild5, // #4 = $dmask
/*62966*/         OPC_RecordChild6, // #5 = $unorm
/*62967*/         OPC_RecordChild7, // #6 = $glc
/*62968*/         OPC_MoveChild, 8,
/*62970*/         OPC_RecordNode, // #7 = $slc
/*62971*/         OPC_MoveParent,
/*62972*/         OPC_MoveChild, 9,
/*62974*/         OPC_RecordNode, // #8 = $lwe
/*62975*/         OPC_MoveParent,
/*62976*/         OPC_MoveChild, 10,
/*62978*/         OPC_RecordNode, // #9 = $da
/*62979*/         OPC_MoveParent,
/*62980*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->63025
/*62983*/           OPC_EmitMergeInputChains1_0,
/*62984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62996*/           OPC_EmitInteger, MVT::i1, 0, 
/*62999*/           OPC_EmitInteger, MVT::i1, 0, 
/*63002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63025*/         /*SwitchType*/ 42, MVT::v2f32,// ->63069
/*63027*/           OPC_EmitMergeInputChains1_0,
/*63028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63040*/           OPC_EmitInteger, MVT::i1, 0, 
/*63043*/           OPC_EmitInteger, MVT::i1, 0, 
/*63046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63069*/         /*SwitchType*/ 42, MVT::v4f32,// ->63113
/*63071*/           OPC_EmitMergeInputChains1_0,
/*63072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63084*/           OPC_EmitInteger, MVT::i1, 0, 
/*63087*/           OPC_EmitInteger, MVT::i1, 0, 
/*63090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63113*/         0, // EndSwitchType
/*63114*/       /*Scope*/ 27|128,1/*155*/, /*->63271*/
/*63116*/         OPC_CheckChild2Type, MVT::v8f32,
/*63118*/         OPC_RecordChild3, // #2 = $rsrc
/*63119*/         OPC_CheckChild3Type, MVT::v8i32,
/*63121*/         OPC_RecordChild4, // #3 = $sampler
/*63122*/         OPC_RecordChild5, // #4 = $dmask
/*63123*/         OPC_RecordChild6, // #5 = $unorm
/*63124*/         OPC_RecordChild7, // #6 = $glc
/*63125*/         OPC_MoveChild, 8,
/*63127*/         OPC_RecordNode, // #7 = $slc
/*63128*/         OPC_MoveParent,
/*63129*/         OPC_MoveChild, 9,
/*63131*/         OPC_RecordNode, // #8 = $lwe
/*63132*/         OPC_MoveParent,
/*63133*/         OPC_MoveChild, 10,
/*63135*/         OPC_RecordNode, // #9 = $da
/*63136*/         OPC_MoveParent,
/*63137*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->63182
/*63140*/           OPC_EmitMergeInputChains1_0,
/*63141*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63144*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63147*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63150*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63153*/           OPC_EmitInteger, MVT::i1, 0, 
/*63156*/           OPC_EmitInteger, MVT::i1, 0, 
/*63159*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63162*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63182*/         /*SwitchType*/ 42, MVT::v2f32,// ->63226
/*63184*/           OPC_EmitMergeInputChains1_0,
/*63185*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63188*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63191*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63194*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63197*/           OPC_EmitInteger, MVT::i1, 0, 
/*63200*/           OPC_EmitInteger, MVT::i1, 0, 
/*63203*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63206*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63209*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63226*/         /*SwitchType*/ 42, MVT::v4f32,// ->63270
/*63228*/           OPC_EmitMergeInputChains1_0,
/*63229*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63232*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63235*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63238*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63241*/           OPC_EmitInteger, MVT::i1, 0, 
/*63244*/           OPC_EmitInteger, MVT::i1, 0, 
/*63247*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63250*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63270*/         0, // EndSwitchType
/*63271*/       /*Scope*/ 27|128,1/*155*/, /*->63428*/
/*63273*/         OPC_CheckChild2Type, MVT::v16f32,
/*63275*/         OPC_RecordChild3, // #2 = $rsrc
/*63276*/         OPC_CheckChild3Type, MVT::v8i32,
/*63278*/         OPC_RecordChild4, // #3 = $sampler
/*63279*/         OPC_RecordChild5, // #4 = $dmask
/*63280*/         OPC_RecordChild6, // #5 = $unorm
/*63281*/         OPC_RecordChild7, // #6 = $glc
/*63282*/         OPC_MoveChild, 8,
/*63284*/         OPC_RecordNode, // #7 = $slc
/*63285*/         OPC_MoveParent,
/*63286*/         OPC_MoveChild, 9,
/*63288*/         OPC_RecordNode, // #8 = $lwe
/*63289*/         OPC_MoveParent,
/*63290*/         OPC_MoveChild, 10,
/*63292*/         OPC_RecordNode, // #9 = $da
/*63293*/         OPC_MoveParent,
/*63294*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->63339
/*63297*/           OPC_EmitMergeInputChains1_0,
/*63298*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63301*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63304*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63307*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63310*/           OPC_EmitInteger, MVT::i1, 0, 
/*63313*/           OPC_EmitInteger, MVT::i1, 0, 
/*63316*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63319*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63339*/         /*SwitchType*/ 42, MVT::v2f32,// ->63383
/*63341*/           OPC_EmitMergeInputChains1_0,
/*63342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63354*/           OPC_EmitInteger, MVT::i1, 0, 
/*63357*/           OPC_EmitInteger, MVT::i1, 0, 
/*63360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63383*/         /*SwitchType*/ 42, MVT::v4f32,// ->63427
/*63385*/           OPC_EmitMergeInputChains1_0,
/*63386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*63389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*63398*/           OPC_EmitInteger, MVT::i1, 0, 
/*63401*/           OPC_EmitInteger, MVT::i1, 0, 
/*63404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*63427*/         0, // EndSwitchType
/*63428*/       0, /*End of Scope*/
/*63429*/     0, /*End of Scope*/
/*63430*/   /*SwitchOpcode*/ 60|128,3/*444*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->63878
/*63434*/     OPC_RecordMemRef,
/*63435*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*63436*/     OPC_RecordChild1, // #1 = $rsrc
/*63437*/     OPC_RecordChild2, // #2 = $vdata
/*63438*/     OPC_Scope, 108, /*->63548*/ // 3 children in Scope
/*63440*/       OPC_CheckChild2Type, MVT::i32,
/*63442*/       OPC_CheckChild3Integer, 1, 
/*63444*/       OPC_RecordChild4, // #3 = $vaddr
/*63445*/       OPC_RecordChild5, // #4 = $soffset
/*63446*/       OPC_RecordChild6, // #5 = $inst_offset
/*63447*/       OPC_MoveChild6,
/*63448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63451*/       OPC_MoveParent,
/*63452*/       OPC_RecordChild7, // #6 = $dfmt
/*63453*/       OPC_MoveChild7,
/*63454*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63457*/       OPC_MoveParent,
/*63458*/       OPC_MoveChild, 8,
/*63460*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63463*/       OPC_RecordNode, // #7 = $nfmt
/*63464*/       OPC_MoveParent,
/*63465*/       OPC_MoveChild, 9,
/*63467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63470*/       OPC_RecordNode, // #8 = $offen
/*63471*/       OPC_MoveParent,
/*63472*/       OPC_MoveChild, 10,
/*63474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63477*/       OPC_RecordNode, // #9 = $idxen
/*63478*/       OPC_MoveParent,
/*63479*/       OPC_MoveChild, 11,
/*63481*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63484*/       OPC_RecordNode, // #10 = $glc
/*63485*/       OPC_MoveParent,
/*63486*/       OPC_MoveChild, 12,
/*63488*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63491*/       OPC_RecordNode, // #11 = $slc
/*63492*/       OPC_MoveParent,
/*63493*/       OPC_MoveChild, 13,
/*63495*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63498*/       OPC_RecordNode, // #12 = $tfe
/*63499*/       OPC_MoveParent,
/*63500*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63502*/       OPC_EmitMergeInputChains1_0,
/*63503*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*63506*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63509*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63512*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*63515*/       OPC_EmitInteger, MVT::i1, 0, 
/*63518*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*63521*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*63524*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*63527*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*63530*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*63548*/     /*Scope*/ 108, /*->63657*/
/*63549*/       OPC_CheckChild2Type, MVT::v2i32,
/*63551*/       OPC_CheckChild3Integer, 2, 
/*63553*/       OPC_RecordChild4, // #3 = $vaddr
/*63554*/       OPC_RecordChild5, // #4 = $soffset
/*63555*/       OPC_RecordChild6, // #5 = $inst_offset
/*63556*/       OPC_MoveChild6,
/*63557*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63560*/       OPC_MoveParent,
/*63561*/       OPC_RecordChild7, // #6 = $dfmt
/*63562*/       OPC_MoveChild7,
/*63563*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63566*/       OPC_MoveParent,
/*63567*/       OPC_MoveChild, 8,
/*63569*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63572*/       OPC_RecordNode, // #7 = $nfmt
/*63573*/       OPC_MoveParent,
/*63574*/       OPC_MoveChild, 9,
/*63576*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63579*/       OPC_RecordNode, // #8 = $offen
/*63580*/       OPC_MoveParent,
/*63581*/       OPC_MoveChild, 10,
/*63583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63586*/       OPC_RecordNode, // #9 = $idxen
/*63587*/       OPC_MoveParent,
/*63588*/       OPC_MoveChild, 11,
/*63590*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63593*/       OPC_RecordNode, // #10 = $glc
/*63594*/       OPC_MoveParent,
/*63595*/       OPC_MoveChild, 12,
/*63597*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63600*/       OPC_RecordNode, // #11 = $slc
/*63601*/       OPC_MoveParent,
/*63602*/       OPC_MoveChild, 13,
/*63604*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63607*/       OPC_RecordNode, // #12 = $tfe
/*63608*/       OPC_MoveParent,
/*63609*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63611*/       OPC_EmitMergeInputChains1_0,
/*63612*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*63615*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63618*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63621*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*63624*/       OPC_EmitInteger, MVT::i1, 0, 
/*63627*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*63630*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*63633*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*63636*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*63639*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*63657*/     /*Scope*/ 90|128,1/*218*/, /*->63877*/
/*63659*/       OPC_CheckChild2Type, MVT::v4i32,
/*63661*/       OPC_Scope, 106, /*->63769*/ // 2 children in Scope
/*63663*/         OPC_CheckChild3Integer, 3, 
/*63665*/         OPC_RecordChild4, // #3 = $vaddr
/*63666*/         OPC_RecordChild5, // #4 = $soffset
/*63667*/         OPC_RecordChild6, // #5 = $inst_offset
/*63668*/         OPC_MoveChild6,
/*63669*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63672*/         OPC_MoveParent,
/*63673*/         OPC_RecordChild7, // #6 = $dfmt
/*63674*/         OPC_MoveChild7,
/*63675*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63678*/         OPC_MoveParent,
/*63679*/         OPC_MoveChild, 8,
/*63681*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63684*/         OPC_RecordNode, // #7 = $nfmt
/*63685*/         OPC_MoveParent,
/*63686*/         OPC_MoveChild, 9,
/*63688*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63691*/         OPC_RecordNode, // #8 = $offen
/*63692*/         OPC_MoveParent,
/*63693*/         OPC_MoveChild, 10,
/*63695*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63698*/         OPC_RecordNode, // #9 = $idxen
/*63699*/         OPC_MoveParent,
/*63700*/         OPC_MoveChild, 11,
/*63702*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63705*/         OPC_RecordNode, // #10 = $glc
/*63706*/         OPC_MoveParent,
/*63707*/         OPC_MoveChild, 12,
/*63709*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63712*/         OPC_RecordNode, // #11 = $slc
/*63713*/         OPC_MoveParent,
/*63714*/         OPC_MoveChild, 13,
/*63716*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63719*/         OPC_RecordNode, // #12 = $tfe
/*63720*/         OPC_MoveParent,
/*63721*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63723*/         OPC_EmitMergeInputChains1_0,
/*63724*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*63727*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63730*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63733*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*63736*/         OPC_EmitInteger, MVT::i1, 0, 
/*63739*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*63742*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*63745*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*63748*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*63751*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*63769*/       /*Scope*/ 106, /*->63876*/
/*63770*/         OPC_CheckChild3Integer, 4, 
/*63772*/         OPC_RecordChild4, // #3 = $vaddr
/*63773*/         OPC_RecordChild5, // #4 = $soffset
/*63774*/         OPC_RecordChild6, // #5 = $inst_offset
/*63775*/         OPC_MoveChild6,
/*63776*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63779*/         OPC_MoveParent,
/*63780*/         OPC_RecordChild7, // #6 = $dfmt
/*63781*/         OPC_MoveChild7,
/*63782*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63785*/         OPC_MoveParent,
/*63786*/         OPC_MoveChild, 8,
/*63788*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63791*/         OPC_RecordNode, // #7 = $nfmt
/*63792*/         OPC_MoveParent,
/*63793*/         OPC_MoveChild, 9,
/*63795*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63798*/         OPC_RecordNode, // #8 = $offen
/*63799*/         OPC_MoveParent,
/*63800*/         OPC_MoveChild, 10,
/*63802*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63805*/         OPC_RecordNode, // #9 = $idxen
/*63806*/         OPC_MoveParent,
/*63807*/         OPC_MoveChild, 11,
/*63809*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63812*/         OPC_RecordNode, // #10 = $glc
/*63813*/         OPC_MoveParent,
/*63814*/         OPC_MoveChild, 12,
/*63816*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63819*/         OPC_RecordNode, // #11 = $slc
/*63820*/         OPC_MoveParent,
/*63821*/         OPC_MoveChild, 13,
/*63823*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63826*/         OPC_RecordNode, // #12 = $tfe
/*63827*/         OPC_MoveParent,
/*63828*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63830*/         OPC_EmitMergeInputChains1_0,
/*63831*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*63834*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63837*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63840*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*63843*/         OPC_EmitInteger, MVT::i1, 0, 
/*63846*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*63849*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*63852*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*63855*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*63858*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*63876*/       0, /*End of Scope*/
/*63877*/     0, /*End of Scope*/
/*63878*/   /*SwitchOpcode*/ 25|128,24/*3097*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->66979
/*63882*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*63883*/     OPC_Scope, 49|128,4/*561*/, /*->64447*/ // 24 children in Scope
/*63886*/       OPC_CheckChild1Integer, 94|128,2/*350*/, 
/*63889*/       OPC_RecordChild2, // #1 = $vdata
/*63890*/       OPC_Scope, 55|128,1/*183*/, /*->64076*/ // 3 children in Scope
/*63893*/         OPC_CheckChild2Type, MVT::f32,
/*63895*/         OPC_RecordChild3, // #2 = $rsrc
/*63896*/         OPC_Scope, 78, /*->63976*/ // 2 children in Scope
/*63898*/           OPC_CheckChild4Integer, 0, 
/*63900*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63901*/           OPC_RecordChild6, // #4 = $glc
/*63902*/           OPC_MoveChild6,
/*63903*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63906*/           OPC_MoveParent,
/*63907*/           OPC_RecordChild7, // #5 = $slc
/*63908*/           OPC_MoveChild7,
/*63909*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63912*/           OPC_MoveParent,
/*63913*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63915*/           OPC_Scope, 29, /*->63946*/ // 2 children in Scope
/*63917*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63920*/             OPC_EmitMergeInputChains1_0,
/*63921*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63924*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63927*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63930*/             OPC_EmitInteger, MVT::i1, 0, 
/*63933*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 350:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63946*/           /*Scope*/ 28, /*->63975*/
/*63947*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63950*/             OPC_EmitMergeInputChains1_0,
/*63951*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63954*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63957*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63960*/             OPC_EmitInteger, MVT::i1, 0, 
/*63963*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 350:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63975*/           0, /*End of Scope*/
/*63976*/         /*Scope*/ 98, /*->64075*/
/*63977*/           OPC_RecordChild4, // #3 = $vindex
/*63978*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63979*/           OPC_RecordChild6, // #5 = $glc
/*63980*/           OPC_MoveChild6,
/*63981*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63984*/           OPC_MoveParent,
/*63985*/           OPC_RecordChild7, // #6 = $slc
/*63986*/           OPC_MoveChild7,
/*63987*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63990*/           OPC_MoveParent,
/*63991*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63993*/           OPC_Scope, 49, /*->64044*/ // 2 children in Scope
/*63995*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63998*/             OPC_EmitMergeInputChains1_0,
/*63999*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64002*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64005*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64008*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64019*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64022*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64025*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64028*/             OPC_EmitInteger, MVT::i1, 0, 
/*64031*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 350:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64044*/           /*Scope*/ 29, /*->64074*/
/*64045*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64048*/             OPC_EmitMergeInputChains1_0,
/*64049*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64052*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64055*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64058*/             OPC_EmitInteger, MVT::i1, 0, 
/*64061*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 350:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64074*/           0, /*End of Scope*/
/*64075*/         0, /*End of Scope*/
/*64076*/       /*Scope*/ 55|128,1/*183*/, /*->64261*/
/*64078*/         OPC_CheckChild2Type, MVT::v2f32,
/*64080*/         OPC_RecordChild3, // #2 = $rsrc
/*64081*/         OPC_Scope, 78, /*->64161*/ // 2 children in Scope
/*64083*/           OPC_CheckChild4Integer, 0, 
/*64085*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64086*/           OPC_RecordChild6, // #4 = $glc
/*64087*/           OPC_MoveChild6,
/*64088*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64091*/           OPC_MoveParent,
/*64092*/           OPC_RecordChild7, // #5 = $slc
/*64093*/           OPC_MoveChild7,
/*64094*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64097*/           OPC_MoveParent,
/*64098*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64100*/           OPC_Scope, 29, /*->64131*/ // 2 children in Scope
/*64102*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64105*/             OPC_EmitMergeInputChains1_0,
/*64106*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64109*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64112*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64115*/             OPC_EmitInteger, MVT::i1, 0, 
/*64118*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 350:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64131*/           /*Scope*/ 28, /*->64160*/
/*64132*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64135*/             OPC_EmitMergeInputChains1_0,
/*64136*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64139*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64142*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64145*/             OPC_EmitInteger, MVT::i1, 0, 
/*64148*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 350:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64160*/           0, /*End of Scope*/
/*64161*/         /*Scope*/ 98, /*->64260*/
/*64162*/           OPC_RecordChild4, // #3 = $vindex
/*64163*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64164*/           OPC_RecordChild6, // #5 = $glc
/*64165*/           OPC_MoveChild6,
/*64166*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64169*/           OPC_MoveParent,
/*64170*/           OPC_RecordChild7, // #6 = $slc
/*64171*/           OPC_MoveChild7,
/*64172*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64175*/           OPC_MoveParent,
/*64176*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64178*/           OPC_Scope, 49, /*->64229*/ // 2 children in Scope
/*64180*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64183*/             OPC_EmitMergeInputChains1_0,
/*64184*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64187*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64190*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64193*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64204*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64207*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64210*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64213*/             OPC_EmitInteger, MVT::i1, 0, 
/*64216*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 350:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64229*/           /*Scope*/ 29, /*->64259*/
/*64230*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64233*/             OPC_EmitMergeInputChains1_0,
/*64234*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64237*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64240*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64243*/             OPC_EmitInteger, MVT::i1, 0, 
/*64246*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 350:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64259*/           0, /*End of Scope*/
/*64260*/         0, /*End of Scope*/
/*64261*/       /*Scope*/ 55|128,1/*183*/, /*->64446*/
/*64263*/         OPC_CheckChild2Type, MVT::v4f32,
/*64265*/         OPC_RecordChild3, // #2 = $rsrc
/*64266*/         OPC_Scope, 78, /*->64346*/ // 2 children in Scope
/*64268*/           OPC_CheckChild4Integer, 0, 
/*64270*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64271*/           OPC_RecordChild6, // #4 = $glc
/*64272*/           OPC_MoveChild6,
/*64273*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64276*/           OPC_MoveParent,
/*64277*/           OPC_RecordChild7, // #5 = $slc
/*64278*/           OPC_MoveChild7,
/*64279*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64282*/           OPC_MoveParent,
/*64283*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64285*/           OPC_Scope, 29, /*->64316*/ // 2 children in Scope
/*64287*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64290*/             OPC_EmitMergeInputChains1_0,
/*64291*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64294*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64297*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64300*/             OPC_EmitInteger, MVT::i1, 0, 
/*64303*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 350:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64316*/           /*Scope*/ 28, /*->64345*/
/*64317*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64320*/             OPC_EmitMergeInputChains1_0,
/*64321*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64324*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64327*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64330*/             OPC_EmitInteger, MVT::i1, 0, 
/*64333*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 350:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64345*/           0, /*End of Scope*/
/*64346*/         /*Scope*/ 98, /*->64445*/
/*64347*/           OPC_RecordChild4, // #3 = $vindex
/*64348*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64349*/           OPC_RecordChild6, // #5 = $glc
/*64350*/           OPC_MoveChild6,
/*64351*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64354*/           OPC_MoveParent,
/*64355*/           OPC_RecordChild7, // #6 = $slc
/*64356*/           OPC_MoveChild7,
/*64357*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64360*/           OPC_MoveParent,
/*64361*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64363*/           OPC_Scope, 49, /*->64414*/ // 2 children in Scope
/*64365*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64368*/             OPC_EmitMergeInputChains1_0,
/*64369*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64372*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64375*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64378*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64389*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64392*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64395*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64398*/             OPC_EmitInteger, MVT::i1, 0, 
/*64401*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 350:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64414*/           /*Scope*/ 29, /*->64444*/
/*64415*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64418*/             OPC_EmitMergeInputChains1_0,
/*64419*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64422*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64425*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64428*/             OPC_EmitInteger, MVT::i1, 0, 
/*64431*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 350:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64444*/           0, /*End of Scope*/
/*64445*/         0, /*End of Scope*/
/*64446*/       0, /*End of Scope*/
/*64447*/     /*Scope*/ 49|128,4/*561*/, /*->65010*/
/*64449*/       OPC_CheckChild1Integer, 93|128,2/*349*/, 
/*64452*/       OPC_RecordChild2, // #1 = $vdata
/*64453*/       OPC_Scope, 55|128,1/*183*/, /*->64639*/ // 3 children in Scope
/*64456*/         OPC_CheckChild2Type, MVT::f32,
/*64458*/         OPC_RecordChild3, // #2 = $rsrc
/*64459*/         OPC_Scope, 78, /*->64539*/ // 2 children in Scope
/*64461*/           OPC_CheckChild4Integer, 0, 
/*64463*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64464*/           OPC_RecordChild6, // #4 = $glc
/*64465*/           OPC_MoveChild6,
/*64466*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64469*/           OPC_MoveParent,
/*64470*/           OPC_RecordChild7, // #5 = $slc
/*64471*/           OPC_MoveChild7,
/*64472*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64475*/           OPC_MoveParent,
/*64476*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64478*/           OPC_Scope, 29, /*->64509*/ // 2 children in Scope
/*64480*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64483*/             OPC_EmitMergeInputChains1_0,
/*64484*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64487*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64490*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64493*/             OPC_EmitInteger, MVT::i1, 0, 
/*64496*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 349:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64509*/           /*Scope*/ 28, /*->64538*/
/*64510*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64513*/             OPC_EmitMergeInputChains1_0,
/*64514*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64517*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64520*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64523*/             OPC_EmitInteger, MVT::i1, 0, 
/*64526*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 349:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64538*/           0, /*End of Scope*/
/*64539*/         /*Scope*/ 98, /*->64638*/
/*64540*/           OPC_RecordChild4, // #3 = $vindex
/*64541*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64542*/           OPC_RecordChild6, // #5 = $glc
/*64543*/           OPC_MoveChild6,
/*64544*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64547*/           OPC_MoveParent,
/*64548*/           OPC_RecordChild7, // #6 = $slc
/*64549*/           OPC_MoveChild7,
/*64550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64553*/           OPC_MoveParent,
/*64554*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64556*/           OPC_Scope, 49, /*->64607*/ // 2 children in Scope
/*64558*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64561*/             OPC_EmitMergeInputChains1_0,
/*64562*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64565*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64568*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64571*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64582*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64585*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64588*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64591*/             OPC_EmitInteger, MVT::i1, 0, 
/*64594*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 349:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64607*/           /*Scope*/ 29, /*->64637*/
/*64608*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64611*/             OPC_EmitMergeInputChains1_0,
/*64612*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64615*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64618*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64621*/             OPC_EmitInteger, MVT::i1, 0, 
/*64624*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 349:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64637*/           0, /*End of Scope*/
/*64638*/         0, /*End of Scope*/
/*64639*/       /*Scope*/ 55|128,1/*183*/, /*->64824*/
/*64641*/         OPC_CheckChild2Type, MVT::v2f32,
/*64643*/         OPC_RecordChild3, // #2 = $rsrc
/*64644*/         OPC_Scope, 78, /*->64724*/ // 2 children in Scope
/*64646*/           OPC_CheckChild4Integer, 0, 
/*64648*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64649*/           OPC_RecordChild6, // #4 = $glc
/*64650*/           OPC_MoveChild6,
/*64651*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64654*/           OPC_MoveParent,
/*64655*/           OPC_RecordChild7, // #5 = $slc
/*64656*/           OPC_MoveChild7,
/*64657*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64660*/           OPC_MoveParent,
/*64661*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64663*/           OPC_Scope, 29, /*->64694*/ // 2 children in Scope
/*64665*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64668*/             OPC_EmitMergeInputChains1_0,
/*64669*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64672*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64675*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64678*/             OPC_EmitInteger, MVT::i1, 0, 
/*64681*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 349:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64694*/           /*Scope*/ 28, /*->64723*/
/*64695*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64698*/             OPC_EmitMergeInputChains1_0,
/*64699*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64702*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64705*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64708*/             OPC_EmitInteger, MVT::i1, 0, 
/*64711*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 349:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64723*/           0, /*End of Scope*/
/*64724*/         /*Scope*/ 98, /*->64823*/
/*64725*/           OPC_RecordChild4, // #3 = $vindex
/*64726*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64727*/           OPC_RecordChild6, // #5 = $glc
/*64728*/           OPC_MoveChild6,
/*64729*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64732*/           OPC_MoveParent,
/*64733*/           OPC_RecordChild7, // #6 = $slc
/*64734*/           OPC_MoveChild7,
/*64735*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64738*/           OPC_MoveParent,
/*64739*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64741*/           OPC_Scope, 49, /*->64792*/ // 2 children in Scope
/*64743*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64746*/             OPC_EmitMergeInputChains1_0,
/*64747*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64750*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64753*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64756*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64767*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64770*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64773*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64776*/             OPC_EmitInteger, MVT::i1, 0, 
/*64779*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 349:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64792*/           /*Scope*/ 29, /*->64822*/
/*64793*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64796*/             OPC_EmitMergeInputChains1_0,
/*64797*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64800*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64803*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64806*/             OPC_EmitInteger, MVT::i1, 0, 
/*64809*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 349:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64822*/           0, /*End of Scope*/
/*64823*/         0, /*End of Scope*/
/*64824*/       /*Scope*/ 55|128,1/*183*/, /*->65009*/
/*64826*/         OPC_CheckChild2Type, MVT::v4f32,
/*64828*/         OPC_RecordChild3, // #2 = $rsrc
/*64829*/         OPC_Scope, 78, /*->64909*/ // 2 children in Scope
/*64831*/           OPC_CheckChild4Integer, 0, 
/*64833*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64834*/           OPC_RecordChild6, // #4 = $glc
/*64835*/           OPC_MoveChild6,
/*64836*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64839*/           OPC_MoveParent,
/*64840*/           OPC_RecordChild7, // #5 = $slc
/*64841*/           OPC_MoveChild7,
/*64842*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64845*/           OPC_MoveParent,
/*64846*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64848*/           OPC_Scope, 29, /*->64879*/ // 2 children in Scope
/*64850*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64853*/             OPC_EmitMergeInputChains1_0,
/*64854*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64857*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64860*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64863*/             OPC_EmitInteger, MVT::i1, 0, 
/*64866*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 349:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64879*/           /*Scope*/ 28, /*->64908*/
/*64880*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64883*/             OPC_EmitMergeInputChains1_0,
/*64884*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64887*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64890*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64893*/             OPC_EmitInteger, MVT::i1, 0, 
/*64896*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 349:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64908*/           0, /*End of Scope*/
/*64909*/         /*Scope*/ 98, /*->65008*/
/*64910*/           OPC_RecordChild4, // #3 = $vindex
/*64911*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64912*/           OPC_RecordChild6, // #5 = $glc
/*64913*/           OPC_MoveChild6,
/*64914*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64917*/           OPC_MoveParent,
/*64918*/           OPC_RecordChild7, // #6 = $slc
/*64919*/           OPC_MoveChild7,
/*64920*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64923*/           OPC_MoveParent,
/*64924*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64926*/           OPC_Scope, 49, /*->64977*/ // 2 children in Scope
/*64928*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64931*/             OPC_EmitMergeInputChains1_0,
/*64932*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64935*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64938*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64941*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64952*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64955*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64958*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64961*/             OPC_EmitInteger, MVT::i1, 0, 
/*64964*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 349:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64977*/           /*Scope*/ 29, /*->65007*/
/*64978*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64981*/             OPC_EmitMergeInputChains1_0,
/*64982*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64985*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64988*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64991*/             OPC_EmitInteger, MVT::i1, 0, 
/*64994*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 349:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*65007*/           0, /*End of Scope*/
/*65008*/         0, /*End of Scope*/
/*65009*/       0, /*End of Scope*/
/*65010*/     /*Scope*/ 64|128,2/*320*/, /*->65332*/
/*65012*/       OPC_CheckChild1Integer, 109|128,47/*6125*/, 
/*65015*/       OPC_RecordChild2, // #1 = $src
/*65016*/       OPC_RecordChild3, // #2 = $arraybase
/*65017*/       OPC_MoveChild3,
/*65018*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65021*/       OPC_MoveParent,
/*65022*/       OPC_Scope, 76, /*->65100*/ // 4 children in Scope
/*65024*/         OPC_CheckChild4Integer, 0, 
/*65026*/         OPC_RecordChild5, // #3 = $mask
/*65027*/         OPC_MoveChild5,
/*65028*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65031*/         OPC_MoveParent,
/*65032*/         OPC_Scope, 32, /*->65066*/ // 2 children in Scope
/*65034*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*65036*/           OPC_EmitMergeInputChains1_0,
/*65037*/           OPC_EmitInteger, MVT::i32, 0, 
/*65040*/           OPC_EmitConvertToTarget, 2,
/*65042*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65046*/           OPC_EmitConvertToTarget, 3,
/*65048*/           OPC_EmitInteger, MVT::i32, 32, 
/*65051*/           OPC_EmitInteger, MVT::i32, 0, 
/*65054*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*65066*/         /*Scope*/ 32, /*->65099*/
/*65067*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65069*/           OPC_EmitMergeInputChains1_0,
/*65070*/           OPC_EmitInteger, MVT::i32, 0, 
/*65073*/           OPC_EmitConvertToTarget, 2,
/*65075*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65079*/           OPC_EmitConvertToTarget, 3,
/*65081*/           OPC_EmitInteger, MVT::i32, 64, 
/*65084*/           OPC_EmitInteger, MVT::i32, 0, 
/*65087*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*65099*/         0, /*End of Scope*/
/*65100*/       /*Scope*/ 76, /*->65177*/
/*65101*/         OPC_CheckChild4Integer, 1, 
/*65103*/         OPC_RecordChild5, // #3 = $mask
/*65104*/         OPC_MoveChild5,
/*65105*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65108*/         OPC_MoveParent,
/*65109*/         OPC_Scope, 32, /*->65143*/ // 2 children in Scope
/*65111*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*65113*/           OPC_EmitMergeInputChains1_0,
/*65114*/           OPC_EmitInteger, MVT::i32, 0, 
/*65117*/           OPC_EmitConvertToTarget, 2,
/*65119*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65123*/           OPC_EmitConvertToTarget, 3,
/*65125*/           OPC_EmitInteger, MVT::i32, 33, 
/*65128*/           OPC_EmitInteger, MVT::i32, 0, 
/*65131*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*65143*/         /*Scope*/ 32, /*->65176*/
/*65144*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65146*/           OPC_EmitMergeInputChains1_0,
/*65147*/           OPC_EmitInteger, MVT::i32, 0, 
/*65150*/           OPC_EmitConvertToTarget, 2,
/*65152*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65156*/           OPC_EmitConvertToTarget, 3,
/*65158*/           OPC_EmitInteger, MVT::i32, 65, 
/*65161*/           OPC_EmitInteger, MVT::i32, 0, 
/*65164*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*65176*/         0, /*End of Scope*/
/*65177*/       /*Scope*/ 76, /*->65254*/
/*65178*/         OPC_CheckChild4Integer, 2, 
/*65180*/         OPC_RecordChild5, // #3 = $mask
/*65181*/         OPC_MoveChild5,
/*65182*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65185*/         OPC_MoveParent,
/*65186*/         OPC_Scope, 32, /*->65220*/ // 2 children in Scope
/*65188*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*65190*/           OPC_EmitMergeInputChains1_0,
/*65191*/           OPC_EmitInteger, MVT::i32, 0, 
/*65194*/           OPC_EmitConvertToTarget, 2,
/*65196*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65200*/           OPC_EmitConvertToTarget, 3,
/*65202*/           OPC_EmitInteger, MVT::i32, 34, 
/*65205*/           OPC_EmitInteger, MVT::i32, 0, 
/*65208*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*65220*/         /*Scope*/ 32, /*->65253*/
/*65221*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65223*/           OPC_EmitMergeInputChains1_0,
/*65224*/           OPC_EmitInteger, MVT::i32, 0, 
/*65227*/           OPC_EmitConvertToTarget, 2,
/*65229*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65233*/           OPC_EmitConvertToTarget, 3,
/*65235*/           OPC_EmitInteger, MVT::i32, 66, 
/*65238*/           OPC_EmitInteger, MVT::i32, 0, 
/*65241*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*65253*/         0, /*End of Scope*/
/*65254*/       /*Scope*/ 76, /*->65331*/
/*65255*/         OPC_CheckChild4Integer, 3, 
/*65257*/         OPC_RecordChild5, // #3 = $mask
/*65258*/         OPC_MoveChild5,
/*65259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65262*/         OPC_MoveParent,
/*65263*/         OPC_Scope, 32, /*->65297*/ // 2 children in Scope
/*65265*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*65267*/           OPC_EmitMergeInputChains1_0,
/*65268*/           OPC_EmitInteger, MVT::i32, 0, 
/*65271*/           OPC_EmitConvertToTarget, 2,
/*65273*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65277*/           OPC_EmitConvertToTarget, 3,
/*65279*/           OPC_EmitInteger, MVT::i32, 35, 
/*65282*/           OPC_EmitInteger, MVT::i32, 0, 
/*65285*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*65297*/         /*Scope*/ 32, /*->65330*/
/*65298*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65300*/           OPC_EmitMergeInputChains1_0,
/*65301*/           OPC_EmitInteger, MVT::i32, 0, 
/*65304*/           OPC_EmitConvertToTarget, 2,
/*65306*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*65310*/           OPC_EmitConvertToTarget, 3,
/*65312*/           OPC_EmitInteger, MVT::i32, 67, 
/*65315*/           OPC_EmitInteger, MVT::i32, 0, 
/*65318*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6125:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*65330*/         0, /*End of Scope*/
/*65331*/       0, /*End of Scope*/
/*65332*/     /*Scope*/ 22, /*->65355*/
/*65333*/       OPC_CheckChild1Integer, 109|128,3/*493*/, 
/*65336*/       OPC_RecordChild2, // #1 = $simm16
/*65337*/       OPC_MoveChild2,
/*65338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65341*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*65343*/       OPC_MoveParent,
/*65344*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65346*/       OPC_EmitMergeInputChains1_0,
/*65347*/       OPC_EmitConvertToTarget, 1,
/*65349*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 493:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*65355*/     /*Scope*/ 22, /*->65378*/
/*65356*/       OPC_CheckChild1Integer, 106|128,3/*490*/, 
/*65359*/       OPC_RecordChild2, // #1 = $simm16
/*65360*/       OPC_MoveChild2,
/*65361*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65364*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*65366*/       OPC_MoveParent,
/*65367*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65369*/       OPC_EmitMergeInputChains1_0,
/*65370*/       OPC_EmitConvertToTarget, 1,
/*65372*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_INCPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 490:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_INCPERFLEVEL (imm:i32):$simm16)
/*65378*/     /*Scope*/ 22, /*->65401*/
/*65379*/       OPC_CheckChild1Integer, 104|128,3/*488*/, 
/*65382*/       OPC_RecordChild2, // #1 = $simm16
/*65383*/       OPC_MoveChild2,
/*65384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65387*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*65389*/       OPC_MoveParent,
/*65390*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65392*/       OPC_EmitMergeInputChains1_0,
/*65393*/       OPC_EmitConvertToTarget, 1,
/*65395*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DECPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 488:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_DECPERFLEVEL (imm:i32):$simm16)
/*65401*/     /*Scope*/ 49, /*->65451*/
/*65402*/       OPC_CheckChild1Integer, 80|128,32/*4176*/, 
/*65405*/       OPC_RecordChild2, // #1 = $rw_gpr
/*65406*/       OPC_RecordChild3, // #2 = $index_gpr
/*65407*/       OPC_RecordChild4, // #3 = $rat_id
/*65408*/       OPC_MoveChild4,
/*65409*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65412*/       OPC_MoveParent,
/*65413*/       OPC_Scope, 17, /*->65432*/ // 2 children in Scope
/*65415*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*65417*/         OPC_EmitMergeInputChains1_0,
/*65418*/         OPC_EmitConvertToTarget, 3,
/*65420*/         OPC_EmitInteger, MVT::i32, 0, 
/*65423*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4176:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*65432*/       /*Scope*/ 17, /*->65450*/
/*65433*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*65435*/         OPC_EmitMergeInputChains1_0,
/*65436*/         OPC_EmitConvertToTarget, 3,
/*65438*/         OPC_EmitInteger, MVT::i32, 0, 
/*65441*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4176:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*65450*/       0, /*End of Scope*/
/*65451*/     /*Scope*/ 11, /*->65463*/
/*65452*/       OPC_CheckChild1Integer, 78|128,32/*4174*/, 
/*65455*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65457*/       OPC_EmitMergeInputChains1_0,
/*65458*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 4174:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*65463*/     /*Scope*/ 11, /*->65475*/
/*65464*/       OPC_CheckChild1Integer, 99|128,3/*483*/, 
/*65467*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65469*/       OPC_EmitMergeInputChains1_0,
/*65470*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 483:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*65475*/     /*Scope*/ 16, /*->65492*/
/*65476*/       OPC_CheckChild1Integer, 110|128,3/*494*/, 
/*65479*/       OPC_RecordChild2, // #1 = $simm16
/*65480*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65482*/       OPC_EmitMergeInputChains1_0,
/*65483*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*65486*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 494:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*65492*/     /*Scope*/ 11, /*->65504*/
/*65493*/       OPC_CheckChild1Integer, 100|128,3/*484*/, 
/*65496*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65498*/       OPC_EmitMergeInputChains1_0,
/*65499*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 484:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*65504*/     /*Scope*/ 11, /*->65516*/
/*65505*/       OPC_CheckChild1Integer, 101|128,3/*485*/, 
/*65508*/       OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*65510*/       OPC_EmitMergeInputChains1_0,
/*65511*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 485:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*65516*/     /*Scope*/ 11, /*->65528*/
/*65517*/       OPC_CheckChild1Integer, 102|128,3/*486*/, 
/*65520*/       OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*65522*/       OPC_EmitMergeInputChains1_0,
/*65523*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 486:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*65528*/     /*Scope*/ 11, /*->65540*/
/*65529*/       OPC_CheckChild1Integer, 103|128,3/*487*/, 
/*65532*/       OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*65534*/       OPC_EmitMergeInputChains1_0,
/*65535*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 487:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*65540*/     /*Scope*/ 11, /*->65552*/
/*65541*/       OPC_CheckChild1Integer, 96|128,2/*352*/, 
/*65544*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*65546*/       OPC_EmitMergeInputChains1_0,
/*65547*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 352:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*65552*/     /*Scope*/ 11, /*->65564*/
/*65553*/       OPC_CheckChild1Integer, 95|128,2/*351*/, 
/*65556*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65558*/       OPC_EmitMergeInputChains1_0,
/*65559*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 351:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*65564*/     /*Scope*/ 11, /*->65576*/
/*65565*/       OPC_CheckChild1Integer, 97|128,2/*353*/, 
/*65568*/       OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*65570*/       OPC_EmitMergeInputChains1_0,
/*65571*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 353:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*65576*/     /*Scope*/ 11, /*->65588*/
/*65577*/       OPC_CheckChild1Integer, 117|128,3/*501*/, 
/*65580*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65582*/       OPC_EmitMergeInputChains1_0,
/*65583*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::WAVE_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 501:iPTR) - Complexity = 8
                // Dst: (WAVE_BARRIER)
/*65588*/     /*Scope*/ 20, /*->65609*/
/*65589*/       OPC_CheckChild1Integer, 105|128,47/*6121*/, 
/*65592*/       OPC_RecordChild2, // #1 = $saved
/*65593*/       OPC_RecordChild3, // #2 = $target
/*65594*/       OPC_MoveChild3,
/*65595*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*65598*/       OPC_MoveParent,
/*65599*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65601*/       OPC_EmitMergeInputChains1_0,
/*65602*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 6121:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*65609*/     /*Scope*/ 13, /*->65623*/
/*65610*/       OPC_CheckChild1Integer, 101|128,47/*6117*/, 
/*65613*/       OPC_RecordChild2, // #1 = $saved
/*65614*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65616*/       OPC_EmitMergeInputChains1_0,
/*65617*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 6117:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*65623*/     /*Scope*/ 37|128,4/*549*/, /*->66174*/
/*65625*/       OPC_CheckChild1Integer, 73|128,3/*457*/, 
/*65628*/       OPC_RecordChild2, // #1 = $data
/*65629*/       OPC_Scope, 51|128,1/*179*/, /*->65811*/ // 3 children in Scope
/*65632*/         OPC_CheckChild2Type, MVT::f32,
/*65634*/         OPC_RecordChild3, // #2 = $addr
/*65635*/         OPC_Scope, 57, /*->65694*/ // 3 children in Scope
/*65637*/           OPC_CheckChild3Type, MVT::i32,
/*65639*/           OPC_RecordChild4, // #3 = $rsrc
/*65640*/           OPC_CheckChild4Type, MVT::v8i32,
/*65642*/           OPC_RecordChild5, // #4 = $dmask
/*65643*/           OPC_RecordChild6, // #5 = $glc
/*65644*/           OPC_RecordChild7, // #6 = $slc
/*65645*/           OPC_MoveChild, 8,
/*65647*/           OPC_RecordNode, // #7 = $lwe
/*65648*/           OPC_MoveParent,
/*65649*/           OPC_MoveChild, 9,
/*65651*/           OPC_RecordNode, // #8 = $da
/*65652*/           OPC_MoveParent,
/*65653*/           OPC_EmitMergeInputChains1_0,
/*65654*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65657*/           OPC_EmitInteger, MVT::i1, 1, 
/*65660*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65663*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65666*/           OPC_EmitInteger, MVT::i1, 0, 
/*65669*/           OPC_EmitInteger, MVT::i1, 0, 
/*65672*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65675*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65678*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65694*/         /*Scope*/ 57, /*->65752*/
/*65695*/           OPC_CheckChild3Type, MVT::v2i32,
/*65697*/           OPC_RecordChild4, // #3 = $rsrc
/*65698*/           OPC_CheckChild4Type, MVT::v8i32,
/*65700*/           OPC_RecordChild5, // #4 = $dmask
/*65701*/           OPC_RecordChild6, // #5 = $glc
/*65702*/           OPC_RecordChild7, // #6 = $slc
/*65703*/           OPC_MoveChild, 8,
/*65705*/           OPC_RecordNode, // #7 = $lwe
/*65706*/           OPC_MoveParent,
/*65707*/           OPC_MoveChild, 9,
/*65709*/           OPC_RecordNode, // #8 = $da
/*65710*/           OPC_MoveParent,
/*65711*/           OPC_EmitMergeInputChains1_0,
/*65712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65715*/           OPC_EmitInteger, MVT::i1, 1, 
/*65718*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65721*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65724*/           OPC_EmitInteger, MVT::i1, 0, 
/*65727*/           OPC_EmitInteger, MVT::i1, 0, 
/*65730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65733*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65736*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65752*/         /*Scope*/ 57, /*->65810*/
/*65753*/           OPC_CheckChild3Type, MVT::v4i32,
/*65755*/           OPC_RecordChild4, // #3 = $rsrc
/*65756*/           OPC_CheckChild4Type, MVT::v8i32,
/*65758*/           OPC_RecordChild5, // #4 = $dmask
/*65759*/           OPC_RecordChild6, // #5 = $glc
/*65760*/           OPC_RecordChild7, // #6 = $slc
/*65761*/           OPC_MoveChild, 8,
/*65763*/           OPC_RecordNode, // #7 = $lwe
/*65764*/           OPC_MoveParent,
/*65765*/           OPC_MoveChild, 9,
/*65767*/           OPC_RecordNode, // #8 = $da
/*65768*/           OPC_MoveParent,
/*65769*/           OPC_EmitMergeInputChains1_0,
/*65770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65773*/           OPC_EmitInteger, MVT::i1, 1, 
/*65776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65782*/           OPC_EmitInteger, MVT::i1, 0, 
/*65785*/           OPC_EmitInteger, MVT::i1, 0, 
/*65788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65794*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65810*/         0, /*End of Scope*/
/*65811*/       /*Scope*/ 51|128,1/*179*/, /*->65992*/
/*65813*/         OPC_CheckChild2Type, MVT::v2f32,
/*65815*/         OPC_RecordChild3, // #2 = $addr
/*65816*/         OPC_Scope, 57, /*->65875*/ // 3 children in Scope
/*65818*/           OPC_CheckChild3Type, MVT::i32,
/*65820*/           OPC_RecordChild4, // #3 = $rsrc
/*65821*/           OPC_CheckChild4Type, MVT::v8i32,
/*65823*/           OPC_RecordChild5, // #4 = $dmask
/*65824*/           OPC_RecordChild6, // #5 = $glc
/*65825*/           OPC_RecordChild7, // #6 = $slc
/*65826*/           OPC_MoveChild, 8,
/*65828*/           OPC_RecordNode, // #7 = $lwe
/*65829*/           OPC_MoveParent,
/*65830*/           OPC_MoveChild, 9,
/*65832*/           OPC_RecordNode, // #8 = $da
/*65833*/           OPC_MoveParent,
/*65834*/           OPC_EmitMergeInputChains1_0,
/*65835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65838*/           OPC_EmitInteger, MVT::i1, 1, 
/*65841*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65844*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65847*/           OPC_EmitInteger, MVT::i1, 0, 
/*65850*/           OPC_EmitInteger, MVT::i1, 0, 
/*65853*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65856*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65859*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65875*/         /*Scope*/ 57, /*->65933*/
/*65876*/           OPC_CheckChild3Type, MVT::v2i32,
/*65878*/           OPC_RecordChild4, // #3 = $rsrc
/*65879*/           OPC_CheckChild4Type, MVT::v8i32,
/*65881*/           OPC_RecordChild5, // #4 = $dmask
/*65882*/           OPC_RecordChild6, // #5 = $glc
/*65883*/           OPC_RecordChild7, // #6 = $slc
/*65884*/           OPC_MoveChild, 8,
/*65886*/           OPC_RecordNode, // #7 = $lwe
/*65887*/           OPC_MoveParent,
/*65888*/           OPC_MoveChild, 9,
/*65890*/           OPC_RecordNode, // #8 = $da
/*65891*/           OPC_MoveParent,
/*65892*/           OPC_EmitMergeInputChains1_0,
/*65893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65896*/           OPC_EmitInteger, MVT::i1, 1, 
/*65899*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65902*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65905*/           OPC_EmitInteger, MVT::i1, 0, 
/*65908*/           OPC_EmitInteger, MVT::i1, 0, 
/*65911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65914*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65917*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65933*/         /*Scope*/ 57, /*->65991*/
/*65934*/           OPC_CheckChild3Type, MVT::v4i32,
/*65936*/           OPC_RecordChild4, // #3 = $rsrc
/*65937*/           OPC_CheckChild4Type, MVT::v8i32,
/*65939*/           OPC_RecordChild5, // #4 = $dmask
/*65940*/           OPC_RecordChild6, // #5 = $glc
/*65941*/           OPC_RecordChild7, // #6 = $slc
/*65942*/           OPC_MoveChild, 8,
/*65944*/           OPC_RecordNode, // #7 = $lwe
/*65945*/           OPC_MoveParent,
/*65946*/           OPC_MoveChild, 9,
/*65948*/           OPC_RecordNode, // #8 = $da
/*65949*/           OPC_MoveParent,
/*65950*/           OPC_EmitMergeInputChains1_0,
/*65951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65954*/           OPC_EmitInteger, MVT::i1, 1, 
/*65957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65963*/           OPC_EmitInteger, MVT::i1, 0, 
/*65966*/           OPC_EmitInteger, MVT::i1, 0, 
/*65969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65975*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65991*/         0, /*End of Scope*/
/*65992*/       /*Scope*/ 51|128,1/*179*/, /*->66173*/
/*65994*/         OPC_CheckChild2Type, MVT::v4f32,
/*65996*/         OPC_RecordChild3, // #2 = $addr
/*65997*/         OPC_Scope, 57, /*->66056*/ // 3 children in Scope
/*65999*/           OPC_CheckChild3Type, MVT::i32,
/*66001*/           OPC_RecordChild4, // #3 = $rsrc
/*66002*/           OPC_CheckChild4Type, MVT::v8i32,
/*66004*/           OPC_RecordChild5, // #4 = $dmask
/*66005*/           OPC_RecordChild6, // #5 = $glc
/*66006*/           OPC_RecordChild7, // #6 = $slc
/*66007*/           OPC_MoveChild, 8,
/*66009*/           OPC_RecordNode, // #7 = $lwe
/*66010*/           OPC_MoveParent,
/*66011*/           OPC_MoveChild, 9,
/*66013*/           OPC_RecordNode, // #8 = $da
/*66014*/           OPC_MoveParent,
/*66015*/           OPC_EmitMergeInputChains1_0,
/*66016*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66019*/           OPC_EmitInteger, MVT::i1, 1, 
/*66022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66028*/           OPC_EmitInteger, MVT::i1, 0, 
/*66031*/           OPC_EmitInteger, MVT::i1, 0, 
/*66034*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66040*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66056*/         /*Scope*/ 57, /*->66114*/
/*66057*/           OPC_CheckChild3Type, MVT::v2i32,
/*66059*/           OPC_RecordChild4, // #3 = $rsrc
/*66060*/           OPC_CheckChild4Type, MVT::v8i32,
/*66062*/           OPC_RecordChild5, // #4 = $dmask
/*66063*/           OPC_RecordChild6, // #5 = $glc
/*66064*/           OPC_RecordChild7, // #6 = $slc
/*66065*/           OPC_MoveChild, 8,
/*66067*/           OPC_RecordNode, // #7 = $lwe
/*66068*/           OPC_MoveParent,
/*66069*/           OPC_MoveChild, 9,
/*66071*/           OPC_RecordNode, // #8 = $da
/*66072*/           OPC_MoveParent,
/*66073*/           OPC_EmitMergeInputChains1_0,
/*66074*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66077*/           OPC_EmitInteger, MVT::i1, 1, 
/*66080*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66083*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66086*/           OPC_EmitInteger, MVT::i1, 0, 
/*66089*/           OPC_EmitInteger, MVT::i1, 0, 
/*66092*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66095*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66098*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66114*/         /*Scope*/ 57, /*->66172*/
/*66115*/           OPC_CheckChild3Type, MVT::v4i32,
/*66117*/           OPC_RecordChild4, // #3 = $rsrc
/*66118*/           OPC_CheckChild4Type, MVT::v8i32,
/*66120*/           OPC_RecordChild5, // #4 = $dmask
/*66121*/           OPC_RecordChild6, // #5 = $glc
/*66122*/           OPC_RecordChild7, // #6 = $slc
/*66123*/           OPC_MoveChild, 8,
/*66125*/           OPC_RecordNode, // #7 = $lwe
/*66126*/           OPC_MoveParent,
/*66127*/           OPC_MoveChild, 9,
/*66129*/           OPC_RecordNode, // #8 = $da
/*66130*/           OPC_MoveParent,
/*66131*/           OPC_EmitMergeInputChains1_0,
/*66132*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66135*/           OPC_EmitInteger, MVT::i1, 1, 
/*66138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66144*/           OPC_EmitInteger, MVT::i1, 0, 
/*66147*/           OPC_EmitInteger, MVT::i1, 0, 
/*66150*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66156*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 457:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66172*/         0, /*End of Scope*/
/*66173*/       0, /*End of Scope*/
/*66174*/     /*Scope*/ 37|128,4/*549*/, /*->66725*/
/*66176*/       OPC_CheckChild1Integer, 74|128,3/*458*/, 
/*66179*/       OPC_RecordChild2, // #1 = $data
/*66180*/       OPC_Scope, 51|128,1/*179*/, /*->66362*/ // 3 children in Scope
/*66183*/         OPC_CheckChild2Type, MVT::f32,
/*66185*/         OPC_RecordChild3, // #2 = $addr
/*66186*/         OPC_Scope, 57, /*->66245*/ // 3 children in Scope
/*66188*/           OPC_CheckChild3Type, MVT::i32,
/*66190*/           OPC_RecordChild4, // #3 = $rsrc
/*66191*/           OPC_CheckChild4Type, MVT::v8i32,
/*66193*/           OPC_RecordChild5, // #4 = $dmask
/*66194*/           OPC_RecordChild6, // #5 = $glc
/*66195*/           OPC_RecordChild7, // #6 = $slc
/*66196*/           OPC_MoveChild, 8,
/*66198*/           OPC_RecordNode, // #7 = $lwe
/*66199*/           OPC_MoveParent,
/*66200*/           OPC_MoveChild, 9,
/*66202*/           OPC_RecordNode, // #8 = $da
/*66203*/           OPC_MoveParent,
/*66204*/           OPC_EmitMergeInputChains1_0,
/*66205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66208*/           OPC_EmitInteger, MVT::i1, 1, 
/*66211*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66214*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66217*/           OPC_EmitInteger, MVT::i1, 0, 
/*66220*/           OPC_EmitInteger, MVT::i1, 0, 
/*66223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66226*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66229*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66245*/         /*Scope*/ 57, /*->66303*/
/*66246*/           OPC_CheckChild3Type, MVT::v2i32,
/*66248*/           OPC_RecordChild4, // #3 = $rsrc
/*66249*/           OPC_CheckChild4Type, MVT::v8i32,
/*66251*/           OPC_RecordChild5, // #4 = $dmask
/*66252*/           OPC_RecordChild6, // #5 = $glc
/*66253*/           OPC_RecordChild7, // #6 = $slc
/*66254*/           OPC_MoveChild, 8,
/*66256*/           OPC_RecordNode, // #7 = $lwe
/*66257*/           OPC_MoveParent,
/*66258*/           OPC_MoveChild, 9,
/*66260*/           OPC_RecordNode, // #8 = $da
/*66261*/           OPC_MoveParent,
/*66262*/           OPC_EmitMergeInputChains1_0,
/*66263*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66266*/           OPC_EmitInteger, MVT::i1, 1, 
/*66269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66275*/           OPC_EmitInteger, MVT::i1, 0, 
/*66278*/           OPC_EmitInteger, MVT::i1, 0, 
/*66281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66287*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66303*/         /*Scope*/ 57, /*->66361*/
/*66304*/           OPC_CheckChild3Type, MVT::v4i32,
/*66306*/           OPC_RecordChild4, // #3 = $rsrc
/*66307*/           OPC_CheckChild4Type, MVT::v8i32,
/*66309*/           OPC_RecordChild5, // #4 = $dmask
/*66310*/           OPC_RecordChild6, // #5 = $glc
/*66311*/           OPC_RecordChild7, // #6 = $slc
/*66312*/           OPC_MoveChild, 8,
/*66314*/           OPC_RecordNode, // #7 = $lwe
/*66315*/           OPC_MoveParent,
/*66316*/           OPC_MoveChild, 9,
/*66318*/           OPC_RecordNode, // #8 = $da
/*66319*/           OPC_MoveParent,
/*66320*/           OPC_EmitMergeInputChains1_0,
/*66321*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66324*/           OPC_EmitInteger, MVT::i1, 1, 
/*66327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66333*/           OPC_EmitInteger, MVT::i1, 0, 
/*66336*/           OPC_EmitInteger, MVT::i1, 0, 
/*66339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66345*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66361*/         0, /*End of Scope*/
/*66362*/       /*Scope*/ 51|128,1/*179*/, /*->66543*/
/*66364*/         OPC_CheckChild2Type, MVT::v2f32,
/*66366*/         OPC_RecordChild3, // #2 = $addr
/*66367*/         OPC_Scope, 57, /*->66426*/ // 3 children in Scope
/*66369*/           OPC_CheckChild3Type, MVT::i32,
/*66371*/           OPC_RecordChild4, // #3 = $rsrc
/*66372*/           OPC_CheckChild4Type, MVT::v8i32,
/*66374*/           OPC_RecordChild5, // #4 = $dmask
/*66375*/           OPC_RecordChild6, // #5 = $glc
/*66376*/           OPC_RecordChild7, // #6 = $slc
/*66377*/           OPC_MoveChild, 8,
/*66379*/           OPC_RecordNode, // #7 = $lwe
/*66380*/           OPC_MoveParent,
/*66381*/           OPC_MoveChild, 9,
/*66383*/           OPC_RecordNode, // #8 = $da
/*66384*/           OPC_MoveParent,
/*66385*/           OPC_EmitMergeInputChains1_0,
/*66386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66389*/           OPC_EmitInteger, MVT::i1, 1, 
/*66392*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66395*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66398*/           OPC_EmitInteger, MVT::i1, 0, 
/*66401*/           OPC_EmitInteger, MVT::i1, 0, 
/*66404*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66407*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66410*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66426*/         /*Scope*/ 57, /*->66484*/
/*66427*/           OPC_CheckChild3Type, MVT::v2i32,
/*66429*/           OPC_RecordChild4, // #3 = $rsrc
/*66430*/           OPC_CheckChild4Type, MVT::v8i32,
/*66432*/           OPC_RecordChild5, // #4 = $dmask
/*66433*/           OPC_RecordChild6, // #5 = $glc
/*66434*/           OPC_RecordChild7, // #6 = $slc
/*66435*/           OPC_MoveChild, 8,
/*66437*/           OPC_RecordNode, // #7 = $lwe
/*66438*/           OPC_MoveParent,
/*66439*/           OPC_MoveChild, 9,
/*66441*/           OPC_RecordNode, // #8 = $da
/*66442*/           OPC_MoveParent,
/*66443*/           OPC_EmitMergeInputChains1_0,
/*66444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66447*/           OPC_EmitInteger, MVT::i1, 1, 
/*66450*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66453*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66456*/           OPC_EmitInteger, MVT::i1, 0, 
/*66459*/           OPC_EmitInteger, MVT::i1, 0, 
/*66462*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66465*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66468*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66484*/         /*Scope*/ 57, /*->66542*/
/*66485*/           OPC_CheckChild3Type, MVT::v4i32,
/*66487*/           OPC_RecordChild4, // #3 = $rsrc
/*66488*/           OPC_CheckChild4Type, MVT::v8i32,
/*66490*/           OPC_RecordChild5, // #4 = $dmask
/*66491*/           OPC_RecordChild6, // #5 = $glc
/*66492*/           OPC_RecordChild7, // #6 = $slc
/*66493*/           OPC_MoveChild, 8,
/*66495*/           OPC_RecordNode, // #7 = $lwe
/*66496*/           OPC_MoveParent,
/*66497*/           OPC_MoveChild, 9,
/*66499*/           OPC_RecordNode, // #8 = $da
/*66500*/           OPC_MoveParent,
/*66501*/           OPC_EmitMergeInputChains1_0,
/*66502*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66505*/           OPC_EmitInteger, MVT::i1, 1, 
/*66508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66514*/           OPC_EmitInteger, MVT::i1, 0, 
/*66517*/           OPC_EmitInteger, MVT::i1, 0, 
/*66520*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66526*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66542*/         0, /*End of Scope*/
/*66543*/       /*Scope*/ 51|128,1/*179*/, /*->66724*/
/*66545*/         OPC_CheckChild2Type, MVT::v4f32,
/*66547*/         OPC_RecordChild3, // #2 = $addr
/*66548*/         OPC_Scope, 57, /*->66607*/ // 3 children in Scope
/*66550*/           OPC_CheckChild3Type, MVT::i32,
/*66552*/           OPC_RecordChild4, // #3 = $rsrc
/*66553*/           OPC_CheckChild4Type, MVT::v8i32,
/*66555*/           OPC_RecordChild5, // #4 = $dmask
/*66556*/           OPC_RecordChild6, // #5 = $glc
/*66557*/           OPC_RecordChild7, // #6 = $slc
/*66558*/           OPC_MoveChild, 8,
/*66560*/           OPC_RecordNode, // #7 = $lwe
/*66561*/           OPC_MoveParent,
/*66562*/           OPC_MoveChild, 9,
/*66564*/           OPC_RecordNode, // #8 = $da
/*66565*/           OPC_MoveParent,
/*66566*/           OPC_EmitMergeInputChains1_0,
/*66567*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66570*/           OPC_EmitInteger, MVT::i1, 1, 
/*66573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66579*/           OPC_EmitInteger, MVT::i1, 0, 
/*66582*/           OPC_EmitInteger, MVT::i1, 0, 
/*66585*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66591*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66607*/         /*Scope*/ 57, /*->66665*/
/*66608*/           OPC_CheckChild3Type, MVT::v2i32,
/*66610*/           OPC_RecordChild4, // #3 = $rsrc
/*66611*/           OPC_CheckChild4Type, MVT::v8i32,
/*66613*/           OPC_RecordChild5, // #4 = $dmask
/*66614*/           OPC_RecordChild6, // #5 = $glc
/*66615*/           OPC_RecordChild7, // #6 = $slc
/*66616*/           OPC_MoveChild, 8,
/*66618*/           OPC_RecordNode, // #7 = $lwe
/*66619*/           OPC_MoveParent,
/*66620*/           OPC_MoveChild, 9,
/*66622*/           OPC_RecordNode, // #8 = $da
/*66623*/           OPC_MoveParent,
/*66624*/           OPC_EmitMergeInputChains1_0,
/*66625*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66628*/           OPC_EmitInteger, MVT::i1, 1, 
/*66631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66637*/           OPC_EmitInteger, MVT::i1, 0, 
/*66640*/           OPC_EmitInteger, MVT::i1, 0, 
/*66643*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66649*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66665*/         /*Scope*/ 57, /*->66723*/
/*66666*/           OPC_CheckChild3Type, MVT::v4i32,
/*66668*/           OPC_RecordChild4, // #3 = $rsrc
/*66669*/           OPC_CheckChild4Type, MVT::v8i32,
/*66671*/           OPC_RecordChild5, // #4 = $dmask
/*66672*/           OPC_RecordChild6, // #5 = $glc
/*66673*/           OPC_RecordChild7, // #6 = $slc
/*66674*/           OPC_MoveChild, 8,
/*66676*/           OPC_RecordNode, // #7 = $lwe
/*66677*/           OPC_MoveParent,
/*66678*/           OPC_MoveChild, 9,
/*66680*/           OPC_RecordNode, // #8 = $da
/*66681*/           OPC_MoveParent,
/*66682*/           OPC_EmitMergeInputChains1_0,
/*66683*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66686*/           OPC_EmitInteger, MVT::i1, 1, 
/*66689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66695*/           OPC_EmitInteger, MVT::i1, 0, 
/*66698*/           OPC_EmitInteger, MVT::i1, 0, 
/*66701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66707*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66723*/         0, /*End of Scope*/
/*66724*/       0, /*End of Scope*/
/*66725*/     /*Scope*/ 8|128,1/*136*/, /*->66863*/
/*66727*/       OPC_CheckChild1Integer, 19|128,47/*6035*/, 
/*66730*/       OPC_Scope, 16, /*->66748*/ // 2 children in Scope
/*66732*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66734*/         OPC_EmitMergeInputChains1_0,
/*66735*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*66742*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6035:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*66748*/       /*Scope*/ 113, /*->66862*/
/*66749*/         OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*66751*/         OPC_EmitMergeInputChains1_0,
/*66752*/         OPC_EmitInteger, MVT::i32, 0, 
/*66755*/         OPC_EmitInteger, MVT::i32, 0, 
/*66758*/         OPC_EmitInteger, MVT::i32, 1, 
/*66761*/         OPC_EmitInteger, MVT::i32, 0, 
/*66764*/         OPC_EmitInteger, MVT::i32, 0, 
/*66767*/         OPC_EmitInteger, MVT::i32, 0, 
/*66770*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*66773*/         OPC_EmitInteger, MVT::i32, 0, 
/*66776*/         OPC_EmitInteger, MVT::i32, 0, 
/*66779*/         OPC_EmitInteger, MVT::i32, 0, 
/*66782*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66794*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*66797*/         OPC_EmitInteger, MVT::i32, 0, 
/*66800*/         OPC_EmitInteger, MVT::i32, 0, 
/*66803*/         OPC_EmitInteger, MVT::i32, 0, 
/*66806*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66818*/         OPC_EmitInteger, MVT::i32, 1, 
/*66821*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66824*/         OPC_EmitInteger, MVT::i32, 0, 
/*66827*/         OPC_EmitInteger, MVT::i32, 0, 
/*66830*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*66856*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6035:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*66862*/       0, /*End of Scope*/
/*66863*/     /*Scope*/ 114, /*->66978*/
/*66864*/       OPC_CheckChild1Integer, 18|128,47/*6034*/, 
/*66867*/       OPC_RecordChild2, // #1 = $src0
/*66868*/       OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*66870*/       OPC_EmitMergeInputChains1_0,
/*66871*/       OPC_EmitInteger, MVT::i32, 0, 
/*66874*/       OPC_EmitInteger, MVT::i32, 0, 
/*66877*/       OPC_EmitInteger, MVT::i32, 1, 
/*66880*/       OPC_EmitInteger, MVT::i32, 0, 
/*66883*/       OPC_EmitInteger, MVT::i32, 0, 
/*66886*/       OPC_EmitInteger, MVT::i32, 0, 
/*66889*/       OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*66892*/       OPC_EmitInteger, MVT::i32, 0, 
/*66895*/       OPC_EmitInteger, MVT::i32, 0, 
/*66898*/       OPC_EmitInteger, MVT::i32, 0, 
/*66901*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66913*/       OPC_EmitInteger, MVT::i32, 0, 
/*66916*/       OPC_EmitInteger, MVT::i32, 0, 
/*66919*/       OPC_EmitInteger, MVT::i32, 0, 
/*66922*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66934*/       OPC_EmitInteger, MVT::i32, 1, 
/*66937*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66940*/       OPC_EmitInteger, MVT::i32, 0, 
/*66943*/       OPC_EmitInteger, MVT::i32, 0, 
/*66946*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*66972*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                    1/*#Ops*/, 21, 
                // Src: (intrinsic_void 6034:iPTR, f32:f32:$src0) - Complexity = 8
                // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*66978*/     0, /*End of Scope*/
/*66979*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->67166
/*66983*/     OPC_RecordMemRef,
/*66984*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*66985*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66986*/     OPC_Scope, 122, /*->67110*/ // 2 children in Scope
/*66988*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*66990*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->67050
/*66993*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66995*/         OPC_Scope, 23, /*->67020*/ // 2 children in Scope
/*66997*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*67000*/           OPC_EmitMergeInputChains1_0,
/*67001*/           OPC_EmitInteger, MVT::i1, 1, 
/*67004*/           OPC_EmitInteger, MVT::i1, 0, 
/*67007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*67020*/         /*Scope*/ 28, /*->67049*/
/*67021*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*67024*/           OPC_EmitMergeInputChains1_0,
/*67025*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67028*/           OPC_EmitInteger, MVT::i1, 1, 
/*67031*/           OPC_EmitInteger, MVT::i1, 0, 
/*67034*/           OPC_EmitInteger, MVT::i1, 0, 
/*67037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*67049*/         0, /*End of Scope*/
/*67050*/       /*SwitchType*/ 57, MVT::i64,// ->67109
/*67052*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*67054*/         OPC_Scope, 23, /*->67079*/ // 2 children in Scope
/*67056*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*67059*/           OPC_EmitMergeInputChains1_0,
/*67060*/           OPC_EmitInteger, MVT::i1, 1, 
/*67063*/           OPC_EmitInteger, MVT::i1, 0, 
/*67066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*67079*/         /*Scope*/ 28, /*->67108*/
/*67080*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*67083*/           OPC_EmitMergeInputChains1_0,
/*67084*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67087*/           OPC_EmitInteger, MVT::i1, 1, 
/*67090*/           OPC_EmitInteger, MVT::i1, 0, 
/*67093*/           OPC_EmitInteger, MVT::i1, 0, 
/*67096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*67108*/         0, /*End of Scope*/
/*67109*/       0, // EndSwitchType
/*67110*/     /*Scope*/ 54, /*->67165*/
/*67111*/       OPC_CheckChild1Type, MVT::i64,
/*67113*/       OPC_CheckPredicate, 17, // Predicate_atomic_flat_load
/*67115*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67140
/*67118*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67120*/         OPC_EmitMergeInputChains1_0,
/*67121*/         OPC_EmitInteger, MVT::i1, 1, 
/*67124*/         OPC_EmitInteger, MVT::i1, 0, 
/*67127*/         OPC_EmitInteger, MVT::i1, 0, 
/*67130*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i32 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*67140*/       /*SwitchType*/ 22, MVT::i64,// ->67164
/*67142*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67144*/         OPC_EmitMergeInputChains1_0,
/*67145*/         OPC_EmitInteger, MVT::i1, 1, 
/*67148*/         OPC_EmitInteger, MVT::i1, 0, 
/*67151*/         OPC_EmitInteger, MVT::i1, 0, 
/*67154*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i64 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*67164*/       0, // EndSwitchType
/*67165*/     0, /*End of Scope*/
/*67166*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->67363
/*67170*/     OPC_RecordMemRef,
/*67171*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*67172*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*67173*/     OPC_Scope, 127, /*->67302*/ // 2 children in Scope
/*67175*/       OPC_RecordChild2, // #2 = $val
/*67176*/       OPC_Scope, 61, /*->67239*/ // 2 children in Scope
/*67178*/         OPC_CheckChild2Type, MVT::i32,
/*67180*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*67182*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*67184*/         OPC_Scope, 23, /*->67209*/ // 2 children in Scope
/*67186*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*67189*/           OPC_EmitMergeInputChains1_0,
/*67190*/           OPC_EmitInteger, MVT::i1, 1, 
/*67193*/           OPC_EmitInteger, MVT::i1, 0, 
/*67196*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*67209*/         /*Scope*/ 28, /*->67238*/
/*67210*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*67213*/           OPC_EmitMergeInputChains1_0,
/*67214*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*67217*/           OPC_EmitInteger, MVT::i1, 1, 
/*67220*/           OPC_EmitInteger, MVT::i1, 0, 
/*67223*/           OPC_EmitInteger, MVT::i1, 0, 
/*67226*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*67238*/         0, /*End of Scope*/
/*67239*/       /*Scope*/ 61, /*->67301*/
/*67240*/         OPC_CheckChild2Type, MVT::i64,
/*67242*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*67244*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*67246*/         OPC_Scope, 23, /*->67271*/ // 2 children in Scope
/*67248*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*67251*/           OPC_EmitMergeInputChains1_0,
/*67252*/           OPC_EmitInteger, MVT::i1, 1, 
/*67255*/           OPC_EmitInteger, MVT::i1, 0, 
/*67258*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*67271*/         /*Scope*/ 28, /*->67300*/
/*67272*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*67275*/           OPC_EmitMergeInputChains1_0,
/*67276*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*67279*/           OPC_EmitInteger, MVT::i1, 1, 
/*67282*/           OPC_EmitInteger, MVT::i1, 0, 
/*67285*/           OPC_EmitInteger, MVT::i1, 0, 
/*67288*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*67300*/         0, /*End of Scope*/
/*67301*/       0, /*End of Scope*/
/*67302*/     /*Scope*/ 59, /*->67362*/
/*67303*/       OPC_CheckChild1Type, MVT::i64,
/*67305*/       OPC_RecordChild2, // #2 = $data
/*67306*/       OPC_Scope, 26, /*->67334*/ // 2 children in Scope
/*67308*/         OPC_CheckChild2Type, MVT::i32,
/*67310*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*67312*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67314*/         OPC_EmitMergeInputChains1_0,
/*67315*/         OPC_EmitInteger, MVT::i1, 1, 
/*67318*/         OPC_EmitInteger, MVT::i1, 0, 
/*67321*/         OPC_EmitInteger, MVT::i1, 0, 
/*67324*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 1:i1, 0:i1, 0:i1)
/*67334*/       /*Scope*/ 26, /*->67361*/
/*67335*/         OPC_CheckChild2Type, MVT::i64,
/*67337*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*67339*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67341*/         OPC_EmitMergeInputChains1_0,
/*67342*/         OPC_EmitInteger, MVT::i1, 1, 
/*67345*/         OPC_EmitInteger, MVT::i1, 0, 
/*67348*/         OPC_EmitInteger, MVT::i1, 0, 
/*67351*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:i64:$data, 1:i1, 0:i1, 0:i1)
/*67361*/       0, /*End of Scope*/
/*67362*/     0, /*End of Scope*/
/*67363*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->67676
/*67367*/     OPC_RecordMemRef,
/*67368*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*67369*/     OPC_Scope, 0|128,1/*128*/, /*->67500*/ // 3 children in Scope
/*67372*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67373*/       OPC_RecordChild2, // #2 = $vdata_in
/*67374*/       OPC_Scope, 82, /*->67458*/ // 2 children in Scope
/*67376*/         OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*67378*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67418
/*67381*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67383*/           OPC_Scope, 16, /*->67401*/ // 2 children in Scope
/*67385*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67388*/             OPC_EmitMergeInputChains1_0,
/*67389*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67401*/           /*Scope*/ 15, /*->67417*/
/*67402*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67405*/             OPC_EmitMergeInputChains1_0,
/*67406*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67417*/           0, /*End of Scope*/
/*67418*/         /*SwitchType*/ 37, MVT::i64,// ->67457
/*67420*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67422*/           OPC_Scope, 16, /*->67440*/ // 2 children in Scope
/*67424*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67427*/             OPC_EmitMergeInputChains1_0,
/*67428*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67440*/           /*Scope*/ 15, /*->67456*/
/*67441*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67444*/             OPC_EmitMergeInputChains1_0,
/*67445*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67456*/           0, /*End of Scope*/
/*67457*/         0, // EndSwitchType
/*67458*/       /*Scope*/ 40, /*->67499*/
/*67459*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_flat
/*67461*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67480
/*67464*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67466*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67469*/           OPC_EmitMergeInputChains1_0,
/*67470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67480*/         /*SwitchType*/ 16, MVT::i64,// ->67498
/*67482*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67484*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67487*/           OPC_EmitMergeInputChains1_0,
/*67488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67498*/         0, // EndSwitchType
/*67499*/       0, /*End of Scope*/
/*67500*/     /*Scope*/ 55, /*->67556*/
/*67501*/       OPC_CaptureGlueInput,
/*67502*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67503*/       OPC_RecordChild2, // #2 = $value
/*67504*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_swap_local
/*67506*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67531
/*67509*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67511*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67514*/         OPC_EmitMergeInputChains1_0,
/*67515*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67518*/         OPC_EmitInteger, MVT::i1, 0, 
/*67521*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67531*/       /*SwitchType*/ 22, MVT::i64,// ->67555
/*67533*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67535*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67538*/         OPC_EmitMergeInputChains1_0,
/*67539*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67542*/         OPC_EmitInteger, MVT::i1, 0, 
/*67545*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67555*/       0, // EndSwitchType
/*67556*/     /*Scope*/ 118, /*->67675*/
/*67557*/       OPC_RecordChild1, // #1 = $addr
/*67558*/       OPC_Scope, 49, /*->67609*/ // 2 children in Scope
/*67560*/         OPC_CheckChild1Type, MVT::i64,
/*67562*/         OPC_RecordChild2, // #2 = $data
/*67563*/         OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*67565*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->67587
/*67568*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67570*/           OPC_EmitMergeInputChains1_0,
/*67571*/           OPC_EmitInteger, MVT::i1, 0, 
/*67574*/           OPC_EmitInteger, MVT::i1, 0, 
/*67577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*67587*/         /*SwitchType*/ 19, MVT::i64,// ->67608
/*67589*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67591*/           OPC_EmitMergeInputChains1_0,
/*67592*/           OPC_EmitInteger, MVT::i1, 0, 
/*67595*/           OPC_EmitInteger, MVT::i1, 0, 
/*67598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*67608*/         0, // EndSwitchType
/*67609*/       /*Scope*/ 64, /*->67674*/
/*67610*/         OPC_CheckChild1Type, MVT::i32,
/*67612*/         OPC_RecordChild2, // #2 = $src1
/*67613*/         OPC_CheckPredicate, 18, // Predicate_atomic_swap_local
/*67615*/         OPC_CheckType, MVT::i32,
/*67617*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67619*/         OPC_EmitMergeInputChains1_0,
/*67620*/         OPC_EmitInteger, MVT::i32, 0, 
/*67623*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67635*/         OPC_EmitInteger, MVT::i32, 0, 
/*67638*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67650*/         OPC_EmitInteger, MVT::i32, 1, 
/*67653*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67656*/         OPC_EmitInteger, MVT::i32, 0, 
/*67659*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67674*/       0, /*End of Scope*/
/*67675*/     0, /*End of Scope*/
/*67676*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->67989
/*67680*/     OPC_RecordMemRef,
/*67681*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*67682*/     OPC_Scope, 0|128,1/*128*/, /*->67813*/ // 3 children in Scope
/*67685*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67686*/       OPC_RecordChild2, // #2 = $vdata_in
/*67687*/       OPC_Scope, 82, /*->67771*/ // 2 children in Scope
/*67689*/         OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*67691*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67731
/*67694*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67696*/           OPC_Scope, 16, /*->67714*/ // 2 children in Scope
/*67698*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67701*/             OPC_EmitMergeInputChains1_0,
/*67702*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67714*/           /*Scope*/ 15, /*->67730*/
/*67715*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67718*/             OPC_EmitMergeInputChains1_0,
/*67719*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67730*/           0, /*End of Scope*/
/*67731*/         /*SwitchType*/ 37, MVT::i64,// ->67770
/*67733*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67735*/           OPC_Scope, 16, /*->67753*/ // 2 children in Scope
/*67737*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67740*/             OPC_EmitMergeInputChains1_0,
/*67741*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67753*/           /*Scope*/ 15, /*->67769*/
/*67754*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67757*/             OPC_EmitMergeInputChains1_0,
/*67758*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67769*/           0, /*End of Scope*/
/*67770*/         0, // EndSwitchType
/*67771*/       /*Scope*/ 40, /*->67812*/
/*67772*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_flat
/*67774*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67793
/*67777*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67779*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67782*/           OPC_EmitMergeInputChains1_0,
/*67783*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67793*/         /*SwitchType*/ 16, MVT::i64,// ->67811
/*67795*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67797*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67800*/           OPC_EmitMergeInputChains1_0,
/*67801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67811*/         0, // EndSwitchType
/*67812*/       0, /*End of Scope*/
/*67813*/     /*Scope*/ 55, /*->67869*/
/*67814*/       OPC_CaptureGlueInput,
/*67815*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67816*/       OPC_RecordChild2, // #2 = $value
/*67817*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_add_local
/*67819*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67844
/*67822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67824*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67827*/         OPC_EmitMergeInputChains1_0,
/*67828*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67831*/         OPC_EmitInteger, MVT::i1, 0, 
/*67834*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67844*/       /*SwitchType*/ 22, MVT::i64,// ->67868
/*67846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67848*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67851*/         OPC_EmitMergeInputChains1_0,
/*67852*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67855*/         OPC_EmitInteger, MVT::i1, 0, 
/*67858*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67868*/       0, // EndSwitchType
/*67869*/     /*Scope*/ 118, /*->67988*/
/*67870*/       OPC_RecordChild1, // #1 = $addr
/*67871*/       OPC_Scope, 49, /*->67922*/ // 2 children in Scope
/*67873*/         OPC_CheckChild1Type, MVT::i64,
/*67875*/         OPC_RecordChild2, // #2 = $data
/*67876*/         OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*67878*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->67900
/*67881*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67883*/           OPC_EmitMergeInputChains1_0,
/*67884*/           OPC_EmitInteger, MVT::i1, 0, 
/*67887*/           OPC_EmitInteger, MVT::i1, 0, 
/*67890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*67900*/         /*SwitchType*/ 19, MVT::i64,// ->67921
/*67902*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67904*/           OPC_EmitMergeInputChains1_0,
/*67905*/           OPC_EmitInteger, MVT::i1, 0, 
/*67908*/           OPC_EmitInteger, MVT::i1, 0, 
/*67911*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*67921*/         0, // EndSwitchType
/*67922*/       /*Scope*/ 64, /*->67987*/
/*67923*/         OPC_CheckChild1Type, MVT::i32,
/*67925*/         OPC_RecordChild2, // #2 = $src1
/*67926*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_add_local
/*67928*/         OPC_CheckType, MVT::i32,
/*67930*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67932*/         OPC_EmitMergeInputChains1_0,
/*67933*/         OPC_EmitInteger, MVT::i32, 0, 
/*67936*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67948*/         OPC_EmitInteger, MVT::i32, 0, 
/*67951*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67963*/         OPC_EmitInteger, MVT::i32, 1, 
/*67966*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67969*/         OPC_EmitInteger, MVT::i32, 0, 
/*67972*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                  // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67987*/       0, /*End of Scope*/
/*67988*/     0, /*End of Scope*/
/*67989*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->68302
/*67993*/     OPC_RecordMemRef,
/*67994*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*67995*/     OPC_Scope, 0|128,1/*128*/, /*->68126*/ // 3 children in Scope
/*67998*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67999*/       OPC_RecordChild2, // #2 = $vdata_in
/*68000*/       OPC_Scope, 82, /*->68084*/ // 2 children in Scope
/*68002*/         OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*68004*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68044
/*68007*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68009*/           OPC_Scope, 16, /*->68027*/ // 2 children in Scope
/*68011*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68014*/             OPC_EmitMergeInputChains1_0,
/*68015*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68027*/           /*Scope*/ 15, /*->68043*/
/*68028*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68031*/             OPC_EmitMergeInputChains1_0,
/*68032*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68043*/           0, /*End of Scope*/
/*68044*/         /*SwitchType*/ 37, MVT::i64,// ->68083
/*68046*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68048*/           OPC_Scope, 16, /*->68066*/ // 2 children in Scope
/*68050*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68053*/             OPC_EmitMergeInputChains1_0,
/*68054*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68066*/           /*Scope*/ 15, /*->68082*/
/*68067*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68070*/             OPC_EmitMergeInputChains1_0,
/*68071*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68082*/           0, /*End of Scope*/
/*68083*/         0, // EndSwitchType
/*68084*/       /*Scope*/ 40, /*->68125*/
/*68085*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_flat
/*68087*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68106
/*68090*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68092*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68095*/           OPC_EmitMergeInputChains1_0,
/*68096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68106*/         /*SwitchType*/ 16, MVT::i64,// ->68124
/*68108*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68110*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68113*/           OPC_EmitMergeInputChains1_0,
/*68114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68124*/         0, // EndSwitchType
/*68125*/       0, /*End of Scope*/
/*68126*/     /*Scope*/ 55, /*->68182*/
/*68127*/       OPC_CaptureGlueInput,
/*68128*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68129*/       OPC_RecordChild2, // #2 = $value
/*68130*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_sub_local
/*68132*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68157
/*68135*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68137*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68140*/         OPC_EmitMergeInputChains1_0,
/*68141*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68144*/         OPC_EmitInteger, MVT::i1, 0, 
/*68147*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68157*/       /*SwitchType*/ 22, MVT::i64,// ->68181
/*68159*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68161*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68164*/         OPC_EmitMergeInputChains1_0,
/*68165*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68168*/         OPC_EmitInteger, MVT::i1, 0, 
/*68171*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68181*/       0, // EndSwitchType
/*68182*/     /*Scope*/ 118, /*->68301*/
/*68183*/       OPC_RecordChild1, // #1 = $addr
/*68184*/       OPC_Scope, 49, /*->68235*/ // 2 children in Scope
/*68186*/         OPC_CheckChild1Type, MVT::i64,
/*68188*/         OPC_RecordChild2, // #2 = $data
/*68189*/         OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*68191*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68213
/*68194*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68196*/           OPC_EmitMergeInputChains1_0,
/*68197*/           OPC_EmitInteger, MVT::i1, 0, 
/*68200*/           OPC_EmitInteger, MVT::i1, 0, 
/*68203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68213*/         /*SwitchType*/ 19, MVT::i64,// ->68234
/*68215*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68217*/           OPC_EmitMergeInputChains1_0,
/*68218*/           OPC_EmitInteger, MVT::i1, 0, 
/*68221*/           OPC_EmitInteger, MVT::i1, 0, 
/*68224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68234*/         0, // EndSwitchType
/*68235*/       /*Scope*/ 64, /*->68300*/
/*68236*/         OPC_CheckChild1Type, MVT::i32,
/*68238*/         OPC_RecordChild2, // #2 = $src1
/*68239*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_sub_local
/*68241*/         OPC_CheckType, MVT::i32,
/*68243*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68245*/         OPC_EmitMergeInputChains1_0,
/*68246*/         OPC_EmitInteger, MVT::i32, 0, 
/*68249*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68261*/         OPC_EmitInteger, MVT::i32, 0, 
/*68264*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68276*/         OPC_EmitInteger, MVT::i32, 1, 
/*68279*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68282*/         OPC_EmitInteger, MVT::i32, 0, 
/*68285*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                  // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68300*/       0, /*End of Scope*/
/*68301*/     0, /*End of Scope*/
/*68302*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->68615
/*68306*/     OPC_RecordMemRef,
/*68307*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*68308*/     OPC_Scope, 0|128,1/*128*/, /*->68439*/ // 3 children in Scope
/*68311*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68312*/       OPC_RecordChild2, // #2 = $vdata_in
/*68313*/       OPC_Scope, 82, /*->68397*/ // 2 children in Scope
/*68315*/         OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*68317*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68357
/*68320*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68322*/           OPC_Scope, 16, /*->68340*/ // 2 children in Scope
/*68324*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68327*/             OPC_EmitMergeInputChains1_0,
/*68328*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68340*/           /*Scope*/ 15, /*->68356*/
/*68341*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68344*/             OPC_EmitMergeInputChains1_0,
/*68345*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68356*/           0, /*End of Scope*/
/*68357*/         /*SwitchType*/ 37, MVT::i64,// ->68396
/*68359*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68361*/           OPC_Scope, 16, /*->68379*/ // 2 children in Scope
/*68363*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68366*/             OPC_EmitMergeInputChains1_0,
/*68367*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68379*/           /*Scope*/ 15, /*->68395*/
/*68380*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68383*/             OPC_EmitMergeInputChains1_0,
/*68384*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68395*/           0, /*End of Scope*/
/*68396*/         0, // EndSwitchType
/*68397*/       /*Scope*/ 40, /*->68438*/
/*68398*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_flat
/*68400*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68419
/*68403*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68405*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68408*/           OPC_EmitMergeInputChains1_0,
/*68409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68419*/         /*SwitchType*/ 16, MVT::i64,// ->68437
/*68421*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68423*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68426*/           OPC_EmitMergeInputChains1_0,
/*68427*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68437*/         0, // EndSwitchType
/*68438*/       0, /*End of Scope*/
/*68439*/     /*Scope*/ 55, /*->68495*/
/*68440*/       OPC_CaptureGlueInput,
/*68441*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68442*/       OPC_RecordChild2, // #2 = $value
/*68443*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_min_local
/*68445*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68470
/*68448*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68450*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68453*/         OPC_EmitMergeInputChains1_0,
/*68454*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68457*/         OPC_EmitInteger, MVT::i1, 0, 
/*68460*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68470*/       /*SwitchType*/ 22, MVT::i64,// ->68494
/*68472*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68474*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68477*/         OPC_EmitMergeInputChains1_0,
/*68478*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68481*/         OPC_EmitInteger, MVT::i1, 0, 
/*68484*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68494*/       0, // EndSwitchType
/*68495*/     /*Scope*/ 118, /*->68614*/
/*68496*/       OPC_RecordChild1, // #1 = $addr
/*68497*/       OPC_Scope, 49, /*->68548*/ // 2 children in Scope
/*68499*/         OPC_CheckChild1Type, MVT::i64,
/*68501*/         OPC_RecordChild2, // #2 = $data
/*68502*/         OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*68504*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68526
/*68507*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68509*/           OPC_EmitMergeInputChains1_0,
/*68510*/           OPC_EmitInteger, MVT::i1, 0, 
/*68513*/           OPC_EmitInteger, MVT::i1, 0, 
/*68516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68526*/         /*SwitchType*/ 19, MVT::i64,// ->68547
/*68528*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68530*/           OPC_EmitMergeInputChains1_0,
/*68531*/           OPC_EmitInteger, MVT::i1, 0, 
/*68534*/           OPC_EmitInteger, MVT::i1, 0, 
/*68537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68547*/         0, // EndSwitchType
/*68548*/       /*Scope*/ 64, /*->68613*/
/*68549*/         OPC_CheckChild1Type, MVT::i32,
/*68551*/         OPC_RecordChild2, // #2 = $src1
/*68552*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_min_local
/*68554*/         OPC_CheckType, MVT::i32,
/*68556*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68558*/         OPC_EmitMergeInputChains1_0,
/*68559*/         OPC_EmitInteger, MVT::i32, 0, 
/*68562*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68574*/         OPC_EmitInteger, MVT::i32, 0, 
/*68577*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68589*/         OPC_EmitInteger, MVT::i32, 1, 
/*68592*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68595*/         OPC_EmitInteger, MVT::i32, 0, 
/*68598*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68613*/       0, /*End of Scope*/
/*68614*/     0, /*End of Scope*/
/*68615*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->68928
/*68619*/     OPC_RecordMemRef,
/*68620*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*68621*/     OPC_Scope, 0|128,1/*128*/, /*->68752*/ // 3 children in Scope
/*68624*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68625*/       OPC_RecordChild2, // #2 = $vdata_in
/*68626*/       OPC_Scope, 82, /*->68710*/ // 2 children in Scope
/*68628*/         OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*68630*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68670
/*68633*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68635*/           OPC_Scope, 16, /*->68653*/ // 2 children in Scope
/*68637*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68640*/             OPC_EmitMergeInputChains1_0,
/*68641*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68653*/           /*Scope*/ 15, /*->68669*/
/*68654*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68657*/             OPC_EmitMergeInputChains1_0,
/*68658*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68669*/           0, /*End of Scope*/
/*68670*/         /*SwitchType*/ 37, MVT::i64,// ->68709
/*68672*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68674*/           OPC_Scope, 16, /*->68692*/ // 2 children in Scope
/*68676*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68679*/             OPC_EmitMergeInputChains1_0,
/*68680*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68692*/           /*Scope*/ 15, /*->68708*/
/*68693*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68696*/             OPC_EmitMergeInputChains1_0,
/*68697*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68708*/           0, /*End of Scope*/
/*68709*/         0, // EndSwitchType
/*68710*/       /*Scope*/ 40, /*->68751*/
/*68711*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_flat
/*68713*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68732
/*68716*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68718*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68721*/           OPC_EmitMergeInputChains1_0,
/*68722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68732*/         /*SwitchType*/ 16, MVT::i64,// ->68750
/*68734*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68736*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68739*/           OPC_EmitMergeInputChains1_0,
/*68740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68750*/         0, // EndSwitchType
/*68751*/       0, /*End of Scope*/
/*68752*/     /*Scope*/ 55, /*->68808*/
/*68753*/       OPC_CaptureGlueInput,
/*68754*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68755*/       OPC_RecordChild2, // #2 = $value
/*68756*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umin_local
/*68758*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68783
/*68761*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68763*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68766*/         OPC_EmitMergeInputChains1_0,
/*68767*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68770*/         OPC_EmitInteger, MVT::i1, 0, 
/*68773*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68783*/       /*SwitchType*/ 22, MVT::i64,// ->68807
/*68785*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68787*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68790*/         OPC_EmitMergeInputChains1_0,
/*68791*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68794*/         OPC_EmitInteger, MVT::i1, 0, 
/*68797*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68807*/       0, // EndSwitchType
/*68808*/     /*Scope*/ 118, /*->68927*/
/*68809*/       OPC_RecordChild1, // #1 = $addr
/*68810*/       OPC_Scope, 49, /*->68861*/ // 2 children in Scope
/*68812*/         OPC_CheckChild1Type, MVT::i64,
/*68814*/         OPC_RecordChild2, // #2 = $data
/*68815*/         OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*68817*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68839
/*68820*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68822*/           OPC_EmitMergeInputChains1_0,
/*68823*/           OPC_EmitInteger, MVT::i1, 0, 
/*68826*/           OPC_EmitInteger, MVT::i1, 0, 
/*68829*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68839*/         /*SwitchType*/ 19, MVT::i64,// ->68860
/*68841*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68843*/           OPC_EmitMergeInputChains1_0,
/*68844*/           OPC_EmitInteger, MVT::i1, 0, 
/*68847*/           OPC_EmitInteger, MVT::i1, 0, 
/*68850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68860*/         0, // EndSwitchType
/*68861*/       /*Scope*/ 64, /*->68926*/
/*68862*/         OPC_CheckChild1Type, MVT::i32,
/*68864*/         OPC_RecordChild2, // #2 = $src1
/*68865*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_umin_local
/*68867*/         OPC_CheckType, MVT::i32,
/*68869*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68871*/         OPC_EmitMergeInputChains1_0,
/*68872*/         OPC_EmitInteger, MVT::i32, 0, 
/*68875*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68887*/         OPC_EmitInteger, MVT::i32, 0, 
/*68890*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68902*/         OPC_EmitInteger, MVT::i32, 1, 
/*68905*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68908*/         OPC_EmitInteger, MVT::i32, 0, 
/*68911*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68926*/       0, /*End of Scope*/
/*68927*/     0, /*End of Scope*/
/*68928*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->69241
/*68932*/     OPC_RecordMemRef,
/*68933*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*68934*/     OPC_Scope, 0|128,1/*128*/, /*->69065*/ // 3 children in Scope
/*68937*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68938*/       OPC_RecordChild2, // #2 = $vdata_in
/*68939*/       OPC_Scope, 82, /*->69023*/ // 2 children in Scope
/*68941*/         OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*68943*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68983
/*68946*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68948*/           OPC_Scope, 16, /*->68966*/ // 2 children in Scope
/*68950*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68953*/             OPC_EmitMergeInputChains1_0,
/*68954*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68966*/           /*Scope*/ 15, /*->68982*/
/*68967*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68970*/             OPC_EmitMergeInputChains1_0,
/*68971*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68982*/           0, /*End of Scope*/
/*68983*/         /*SwitchType*/ 37, MVT::i64,// ->69022
/*68985*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68987*/           OPC_Scope, 16, /*->69005*/ // 2 children in Scope
/*68989*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68992*/             OPC_EmitMergeInputChains1_0,
/*68993*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69005*/           /*Scope*/ 15, /*->69021*/
/*69006*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69009*/             OPC_EmitMergeInputChains1_0,
/*69010*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69021*/           0, /*End of Scope*/
/*69022*/         0, // EndSwitchType
/*69023*/       /*Scope*/ 40, /*->69064*/
/*69024*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_flat
/*69026*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69045
/*69029*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69031*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69034*/           OPC_EmitMergeInputChains1_0,
/*69035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69045*/         /*SwitchType*/ 16, MVT::i64,// ->69063
/*69047*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69049*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69052*/           OPC_EmitMergeInputChains1_0,
/*69053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69063*/         0, // EndSwitchType
/*69064*/       0, /*End of Scope*/
/*69065*/     /*Scope*/ 55, /*->69121*/
/*69066*/       OPC_CaptureGlueInput,
/*69067*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69068*/       OPC_RecordChild2, // #2 = $value
/*69069*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_max_local
/*69071*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69096
/*69074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69076*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69079*/         OPC_EmitMergeInputChains1_0,
/*69080*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69083*/         OPC_EmitInteger, MVT::i1, 0, 
/*69086*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69096*/       /*SwitchType*/ 22, MVT::i64,// ->69120
/*69098*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69100*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69103*/         OPC_EmitMergeInputChains1_0,
/*69104*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69107*/         OPC_EmitInteger, MVT::i1, 0, 
/*69110*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69120*/       0, // EndSwitchType
/*69121*/     /*Scope*/ 118, /*->69240*/
/*69122*/       OPC_RecordChild1, // #1 = $addr
/*69123*/       OPC_Scope, 49, /*->69174*/ // 2 children in Scope
/*69125*/         OPC_CheckChild1Type, MVT::i64,
/*69127*/         OPC_RecordChild2, // #2 = $data
/*69128*/         OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*69130*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69152
/*69133*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69135*/           OPC_EmitMergeInputChains1_0,
/*69136*/           OPC_EmitInteger, MVT::i1, 0, 
/*69139*/           OPC_EmitInteger, MVT::i1, 0, 
/*69142*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69152*/         /*SwitchType*/ 19, MVT::i64,// ->69173
/*69154*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69156*/           OPC_EmitMergeInputChains1_0,
/*69157*/           OPC_EmitInteger, MVT::i1, 0, 
/*69160*/           OPC_EmitInteger, MVT::i1, 0, 
/*69163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69173*/         0, // EndSwitchType
/*69174*/       /*Scope*/ 64, /*->69239*/
/*69175*/         OPC_CheckChild1Type, MVT::i32,
/*69177*/         OPC_RecordChild2, // #2 = $src1
/*69178*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_max_local
/*69180*/         OPC_CheckType, MVT::i32,
/*69182*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69184*/         OPC_EmitMergeInputChains1_0,
/*69185*/         OPC_EmitInteger, MVT::i32, 0, 
/*69188*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69200*/         OPC_EmitInteger, MVT::i32, 0, 
/*69203*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69215*/         OPC_EmitInteger, MVT::i32, 1, 
/*69218*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69221*/         OPC_EmitInteger, MVT::i32, 0, 
/*69224*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69239*/       0, /*End of Scope*/
/*69240*/     0, /*End of Scope*/
/*69241*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->69554
/*69245*/     OPC_RecordMemRef,
/*69246*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*69247*/     OPC_Scope, 0|128,1/*128*/, /*->69378*/ // 3 children in Scope
/*69250*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69251*/       OPC_RecordChild2, // #2 = $vdata_in
/*69252*/       OPC_Scope, 82, /*->69336*/ // 2 children in Scope
/*69254*/         OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*69256*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69296
/*69259*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69261*/           OPC_Scope, 16, /*->69279*/ // 2 children in Scope
/*69263*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69266*/             OPC_EmitMergeInputChains1_0,
/*69267*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69279*/           /*Scope*/ 15, /*->69295*/
/*69280*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69283*/             OPC_EmitMergeInputChains1_0,
/*69284*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69295*/           0, /*End of Scope*/
/*69296*/         /*SwitchType*/ 37, MVT::i64,// ->69335
/*69298*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69300*/           OPC_Scope, 16, /*->69318*/ // 2 children in Scope
/*69302*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69305*/             OPC_EmitMergeInputChains1_0,
/*69306*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69318*/           /*Scope*/ 15, /*->69334*/
/*69319*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69322*/             OPC_EmitMergeInputChains1_0,
/*69323*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69334*/           0, /*End of Scope*/
/*69335*/         0, // EndSwitchType
/*69336*/       /*Scope*/ 40, /*->69377*/
/*69337*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_flat
/*69339*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69358
/*69342*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69344*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69347*/           OPC_EmitMergeInputChains1_0,
/*69348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69358*/         /*SwitchType*/ 16, MVT::i64,// ->69376
/*69360*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69362*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69365*/           OPC_EmitMergeInputChains1_0,
/*69366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69376*/         0, // EndSwitchType
/*69377*/       0, /*End of Scope*/
/*69378*/     /*Scope*/ 55, /*->69434*/
/*69379*/       OPC_CaptureGlueInput,
/*69380*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69381*/       OPC_RecordChild2, // #2 = $value
/*69382*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umax_local
/*69384*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69409
/*69387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69389*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69392*/         OPC_EmitMergeInputChains1_0,
/*69393*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69396*/         OPC_EmitInteger, MVT::i1, 0, 
/*69399*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69409*/       /*SwitchType*/ 22, MVT::i64,// ->69433
/*69411*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69413*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69416*/         OPC_EmitMergeInputChains1_0,
/*69417*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69420*/         OPC_EmitInteger, MVT::i1, 0, 
/*69423*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69433*/       0, // EndSwitchType
/*69434*/     /*Scope*/ 118, /*->69553*/
/*69435*/       OPC_RecordChild1, // #1 = $addr
/*69436*/       OPC_Scope, 49, /*->69487*/ // 2 children in Scope
/*69438*/         OPC_CheckChild1Type, MVT::i64,
/*69440*/         OPC_RecordChild2, // #2 = $data
/*69441*/         OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*69443*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69465
/*69446*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69448*/           OPC_EmitMergeInputChains1_0,
/*69449*/           OPC_EmitInteger, MVT::i1, 0, 
/*69452*/           OPC_EmitInteger, MVT::i1, 0, 
/*69455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69465*/         /*SwitchType*/ 19, MVT::i64,// ->69486
/*69467*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69469*/           OPC_EmitMergeInputChains1_0,
/*69470*/           OPC_EmitInteger, MVT::i1, 0, 
/*69473*/           OPC_EmitInteger, MVT::i1, 0, 
/*69476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69486*/         0, // EndSwitchType
/*69487*/       /*Scope*/ 64, /*->69552*/
/*69488*/         OPC_CheckChild1Type, MVT::i32,
/*69490*/         OPC_RecordChild2, // #2 = $src1
/*69491*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_umax_local
/*69493*/         OPC_CheckType, MVT::i32,
/*69495*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69497*/         OPC_EmitMergeInputChains1_0,
/*69498*/         OPC_EmitInteger, MVT::i32, 0, 
/*69501*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69513*/         OPC_EmitInteger, MVT::i32, 0, 
/*69516*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69528*/         OPC_EmitInteger, MVT::i32, 1, 
/*69531*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69534*/         OPC_EmitInteger, MVT::i32, 0, 
/*69537*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69552*/       0, /*End of Scope*/
/*69553*/     0, /*End of Scope*/
/*69554*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->69867
/*69558*/     OPC_RecordMemRef,
/*69559*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*69560*/     OPC_Scope, 0|128,1/*128*/, /*->69691*/ // 3 children in Scope
/*69563*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69564*/       OPC_RecordChild2, // #2 = $vdata_in
/*69565*/       OPC_Scope, 82, /*->69649*/ // 2 children in Scope
/*69567*/         OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*69569*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69609
/*69572*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69574*/           OPC_Scope, 16, /*->69592*/ // 2 children in Scope
/*69576*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69579*/             OPC_EmitMergeInputChains1_0,
/*69580*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69592*/           /*Scope*/ 15, /*->69608*/
/*69593*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69596*/             OPC_EmitMergeInputChains1_0,
/*69597*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69608*/           0, /*End of Scope*/
/*69609*/         /*SwitchType*/ 37, MVT::i64,// ->69648
/*69611*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69613*/           OPC_Scope, 16, /*->69631*/ // 2 children in Scope
/*69615*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69618*/             OPC_EmitMergeInputChains1_0,
/*69619*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69631*/           /*Scope*/ 15, /*->69647*/
/*69632*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69635*/             OPC_EmitMergeInputChains1_0,
/*69636*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69647*/           0, /*End of Scope*/
/*69648*/         0, // EndSwitchType
/*69649*/       /*Scope*/ 40, /*->69690*/
/*69650*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_flat
/*69652*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69671
/*69655*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69657*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69660*/           OPC_EmitMergeInputChains1_0,
/*69661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69671*/         /*SwitchType*/ 16, MVT::i64,// ->69689
/*69673*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69675*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69678*/           OPC_EmitMergeInputChains1_0,
/*69679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69689*/         0, // EndSwitchType
/*69690*/       0, /*End of Scope*/
/*69691*/     /*Scope*/ 55, /*->69747*/
/*69692*/       OPC_CaptureGlueInput,
/*69693*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69694*/       OPC_RecordChild2, // #2 = $value
/*69695*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_and_local
/*69697*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69722
/*69700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69702*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69705*/         OPC_EmitMergeInputChains1_0,
/*69706*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69709*/         OPC_EmitInteger, MVT::i1, 0, 
/*69712*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69722*/       /*SwitchType*/ 22, MVT::i64,// ->69746
/*69724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69726*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69729*/         OPC_EmitMergeInputChains1_0,
/*69730*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69733*/         OPC_EmitInteger, MVT::i1, 0, 
/*69736*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69746*/       0, // EndSwitchType
/*69747*/     /*Scope*/ 118, /*->69866*/
/*69748*/       OPC_RecordChild1, // #1 = $addr
/*69749*/       OPC_Scope, 49, /*->69800*/ // 2 children in Scope
/*69751*/         OPC_CheckChild1Type, MVT::i64,
/*69753*/         OPC_RecordChild2, // #2 = $data
/*69754*/         OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*69756*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69778
/*69759*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69761*/           OPC_EmitMergeInputChains1_0,
/*69762*/           OPC_EmitInteger, MVT::i1, 0, 
/*69765*/           OPC_EmitInteger, MVT::i1, 0, 
/*69768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69778*/         /*SwitchType*/ 19, MVT::i64,// ->69799
/*69780*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69782*/           OPC_EmitMergeInputChains1_0,
/*69783*/           OPC_EmitInteger, MVT::i1, 0, 
/*69786*/           OPC_EmitInteger, MVT::i1, 0, 
/*69789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69799*/         0, // EndSwitchType
/*69800*/       /*Scope*/ 64, /*->69865*/
/*69801*/         OPC_CheckChild1Type, MVT::i32,
/*69803*/         OPC_RecordChild2, // #2 = $src1
/*69804*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_and_local
/*69806*/         OPC_CheckType, MVT::i32,
/*69808*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69810*/         OPC_EmitMergeInputChains1_0,
/*69811*/         OPC_EmitInteger, MVT::i32, 0, 
/*69814*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69826*/         OPC_EmitInteger, MVT::i32, 0, 
/*69829*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69841*/         OPC_EmitInteger, MVT::i32, 1, 
/*69844*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69847*/         OPC_EmitInteger, MVT::i32, 0, 
/*69850*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69865*/       0, /*End of Scope*/
/*69866*/     0, /*End of Scope*/
/*69867*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->70180
/*69871*/     OPC_RecordMemRef,
/*69872*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*69873*/     OPC_Scope, 0|128,1/*128*/, /*->70004*/ // 3 children in Scope
/*69876*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69877*/       OPC_RecordChild2, // #2 = $vdata_in
/*69878*/       OPC_Scope, 82, /*->69962*/ // 2 children in Scope
/*69880*/         OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*69882*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69922
/*69885*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69887*/           OPC_Scope, 16, /*->69905*/ // 2 children in Scope
/*69889*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69892*/             OPC_EmitMergeInputChains1_0,
/*69893*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69905*/           /*Scope*/ 15, /*->69921*/
/*69906*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69909*/             OPC_EmitMergeInputChains1_0,
/*69910*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69921*/           0, /*End of Scope*/
/*69922*/         /*SwitchType*/ 37, MVT::i64,// ->69961
/*69924*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69926*/           OPC_Scope, 16, /*->69944*/ // 2 children in Scope
/*69928*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69931*/             OPC_EmitMergeInputChains1_0,
/*69932*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69944*/           /*Scope*/ 15, /*->69960*/
/*69945*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69948*/             OPC_EmitMergeInputChains1_0,
/*69949*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69960*/           0, /*End of Scope*/
/*69961*/         0, // EndSwitchType
/*69962*/       /*Scope*/ 40, /*->70003*/
/*69963*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_flat
/*69965*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69984
/*69968*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69970*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69973*/           OPC_EmitMergeInputChains1_0,
/*69974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69984*/         /*SwitchType*/ 16, MVT::i64,// ->70002
/*69986*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69988*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69991*/           OPC_EmitMergeInputChains1_0,
/*69992*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70002*/         0, // EndSwitchType
/*70003*/       0, /*End of Scope*/
/*70004*/     /*Scope*/ 55, /*->70060*/
/*70005*/       OPC_CaptureGlueInput,
/*70006*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70007*/       OPC_RecordChild2, // #2 = $value
/*70008*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_or_local
/*70010*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70035
/*70013*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70015*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70018*/         OPC_EmitMergeInputChains1_0,
/*70019*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70022*/         OPC_EmitInteger, MVT::i1, 0, 
/*70025*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70035*/       /*SwitchType*/ 22, MVT::i64,// ->70059
/*70037*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70039*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70042*/         OPC_EmitMergeInputChains1_0,
/*70043*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70046*/         OPC_EmitInteger, MVT::i1, 0, 
/*70049*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70059*/       0, // EndSwitchType
/*70060*/     /*Scope*/ 118, /*->70179*/
/*70061*/       OPC_RecordChild1, // #1 = $addr
/*70062*/       OPC_Scope, 49, /*->70113*/ // 2 children in Scope
/*70064*/         OPC_CheckChild1Type, MVT::i64,
/*70066*/         OPC_RecordChild2, // #2 = $data
/*70067*/         OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*70069*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70091
/*70072*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70074*/           OPC_EmitMergeInputChains1_0,
/*70075*/           OPC_EmitInteger, MVT::i1, 0, 
/*70078*/           OPC_EmitInteger, MVT::i1, 0, 
/*70081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70091*/         /*SwitchType*/ 19, MVT::i64,// ->70112
/*70093*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70095*/           OPC_EmitMergeInputChains1_0,
/*70096*/           OPC_EmitInteger, MVT::i1, 0, 
/*70099*/           OPC_EmitInteger, MVT::i1, 0, 
/*70102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70112*/         0, // EndSwitchType
/*70113*/       /*Scope*/ 64, /*->70178*/
/*70114*/         OPC_CheckChild1Type, MVT::i32,
/*70116*/         OPC_RecordChild2, // #2 = $src1
/*70117*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_or_local
/*70119*/         OPC_CheckType, MVT::i32,
/*70121*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70123*/         OPC_EmitMergeInputChains1_0,
/*70124*/         OPC_EmitInteger, MVT::i32, 0, 
/*70127*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70139*/         OPC_EmitInteger, MVT::i32, 0, 
/*70142*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70154*/         OPC_EmitInteger, MVT::i32, 1, 
/*70157*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70160*/         OPC_EmitInteger, MVT::i32, 0, 
/*70163*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70178*/       0, /*End of Scope*/
/*70179*/     0, /*End of Scope*/
/*70180*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->70493
/*70184*/     OPC_RecordMemRef,
/*70185*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*70186*/     OPC_Scope, 0|128,1/*128*/, /*->70317*/ // 3 children in Scope
/*70189*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70190*/       OPC_RecordChild2, // #2 = $vdata_in
/*70191*/       OPC_Scope, 82, /*->70275*/ // 2 children in Scope
/*70193*/         OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*70195*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70235
/*70198*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70200*/           OPC_Scope, 16, /*->70218*/ // 2 children in Scope
/*70202*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70205*/             OPC_EmitMergeInputChains1_0,
/*70206*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70218*/           /*Scope*/ 15, /*->70234*/
/*70219*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70222*/             OPC_EmitMergeInputChains1_0,
/*70223*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70234*/           0, /*End of Scope*/
/*70235*/         /*SwitchType*/ 37, MVT::i64,// ->70274
/*70237*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70239*/           OPC_Scope, 16, /*->70257*/ // 2 children in Scope
/*70241*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70244*/             OPC_EmitMergeInputChains1_0,
/*70245*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70257*/           /*Scope*/ 15, /*->70273*/
/*70258*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70261*/             OPC_EmitMergeInputChains1_0,
/*70262*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70273*/           0, /*End of Scope*/
/*70274*/         0, // EndSwitchType
/*70275*/       /*Scope*/ 40, /*->70316*/
/*70276*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_flat
/*70278*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70297
/*70281*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70283*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70286*/           OPC_EmitMergeInputChains1_0,
/*70287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70297*/         /*SwitchType*/ 16, MVT::i64,// ->70315
/*70299*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70301*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70304*/           OPC_EmitMergeInputChains1_0,
/*70305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70315*/         0, // EndSwitchType
/*70316*/       0, /*End of Scope*/
/*70317*/     /*Scope*/ 55, /*->70373*/
/*70318*/       OPC_CaptureGlueInput,
/*70319*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70320*/       OPC_RecordChild2, // #2 = $value
/*70321*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_xor_local
/*70323*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70348
/*70326*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70328*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70331*/         OPC_EmitMergeInputChains1_0,
/*70332*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70335*/         OPC_EmitInteger, MVT::i1, 0, 
/*70338*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70348*/       /*SwitchType*/ 22, MVT::i64,// ->70372
/*70350*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70352*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70355*/         OPC_EmitMergeInputChains1_0,
/*70356*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70359*/         OPC_EmitInteger, MVT::i1, 0, 
/*70362*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70372*/       0, // EndSwitchType
/*70373*/     /*Scope*/ 118, /*->70492*/
/*70374*/       OPC_RecordChild1, // #1 = $addr
/*70375*/       OPC_Scope, 49, /*->70426*/ // 2 children in Scope
/*70377*/         OPC_CheckChild1Type, MVT::i64,
/*70379*/         OPC_RecordChild2, // #2 = $data
/*70380*/         OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*70382*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70404
/*70385*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70387*/           OPC_EmitMergeInputChains1_0,
/*70388*/           OPC_EmitInteger, MVT::i1, 0, 
/*70391*/           OPC_EmitInteger, MVT::i1, 0, 
/*70394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70404*/         /*SwitchType*/ 19, MVT::i64,// ->70425
/*70406*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70408*/           OPC_EmitMergeInputChains1_0,
/*70409*/           OPC_EmitInteger, MVT::i1, 0, 
/*70412*/           OPC_EmitInteger, MVT::i1, 0, 
/*70415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70425*/         0, // EndSwitchType
/*70426*/       /*Scope*/ 64, /*->70491*/
/*70427*/         OPC_CheckChild1Type, MVT::i32,
/*70429*/         OPC_RecordChild2, // #2 = $src1
/*70430*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_xor_local
/*70432*/         OPC_CheckType, MVT::i32,
/*70434*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70436*/         OPC_EmitMergeInputChains1_0,
/*70437*/         OPC_EmitInteger, MVT::i32, 0, 
/*70440*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70452*/         OPC_EmitInteger, MVT::i32, 0, 
/*70455*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70467*/         OPC_EmitInteger, MVT::i32, 1, 
/*70470*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70473*/         OPC_EmitInteger, MVT::i32, 0, 
/*70476*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70491*/       0, /*End of Scope*/
/*70492*/     0, /*End of Scope*/
/*70493*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->70738
/*70497*/     OPC_RecordMemRef,
/*70498*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*70499*/     OPC_Scope, 0|128,1/*128*/, /*->70630*/ // 3 children in Scope
/*70502*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70503*/       OPC_RecordChild2, // #2 = $vdata_in
/*70504*/       OPC_Scope, 82, /*->70588*/ // 2 children in Scope
/*70506*/         OPC_CheckPredicate, 30, // Predicate_atomic_inc_global
/*70508*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70548
/*70511*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70513*/           OPC_Scope, 16, /*->70531*/ // 2 children in Scope
/*70515*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70518*/             OPC_EmitMergeInputChains1_0,
/*70519*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70531*/           /*Scope*/ 15, /*->70547*/
/*70532*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70535*/             OPC_EmitMergeInputChains1_0,
/*70536*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70547*/           0, /*End of Scope*/
/*70548*/         /*SwitchType*/ 37, MVT::i64,// ->70587
/*70550*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70552*/           OPC_Scope, 16, /*->70570*/ // 2 children in Scope
/*70554*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70557*/             OPC_EmitMergeInputChains1_0,
/*70558*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70570*/           /*Scope*/ 15, /*->70586*/
/*70571*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70574*/             OPC_EmitMergeInputChains1_0,
/*70575*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70586*/           0, /*End of Scope*/
/*70587*/         0, // EndSwitchType
/*70588*/       /*Scope*/ 40, /*->70629*/
/*70589*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_flat
/*70591*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70610
/*70594*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70596*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70599*/           OPC_EmitMergeInputChains1_0,
/*70600*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70610*/         /*SwitchType*/ 16, MVT::i64,// ->70628
/*70612*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70614*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70617*/           OPC_EmitMergeInputChains1_0,
/*70618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70628*/         0, // EndSwitchType
/*70629*/       0, /*End of Scope*/
/*70630*/     /*Scope*/ 55, /*->70686*/
/*70631*/       OPC_CaptureGlueInput,
/*70632*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70633*/       OPC_RecordChild2, // #2 = $value
/*70634*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_inc_local
/*70636*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70661
/*70639*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70641*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70644*/         OPC_EmitMergeInputChains1_0,
/*70645*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70648*/         OPC_EmitInteger, MVT::i1, 0, 
/*70651*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70661*/       /*SwitchType*/ 22, MVT::i64,// ->70685
/*70663*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70665*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70668*/         OPC_EmitMergeInputChains1_0,
/*70669*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70672*/         OPC_EmitInteger, MVT::i1, 0, 
/*70675*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70685*/       0, // EndSwitchType
/*70686*/     /*Scope*/ 50, /*->70737*/
/*70687*/       OPC_RecordChild1, // #1 = $addr
/*70688*/       OPC_CheckChild1Type, MVT::i64,
/*70690*/       OPC_RecordChild2, // #2 = $data
/*70691*/       OPC_CheckPredicate, 30, // Predicate_atomic_inc_global
/*70693*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70715
/*70696*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70698*/         OPC_EmitMergeInputChains1_0,
/*70699*/         OPC_EmitInteger, MVT::i1, 0, 
/*70702*/         OPC_EmitInteger, MVT::i1, 0, 
/*70705*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70715*/       /*SwitchType*/ 19, MVT::i64,// ->70736
/*70717*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70719*/         OPC_EmitMergeInputChains1_0,
/*70720*/         OPC_EmitInteger, MVT::i1, 0, 
/*70723*/         OPC_EmitInteger, MVT::i1, 0, 
/*70726*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70736*/       0, // EndSwitchType
/*70737*/     0, /*End of Scope*/
/*70738*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->70983
/*70742*/     OPC_RecordMemRef,
/*70743*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*70744*/     OPC_Scope, 0|128,1/*128*/, /*->70875*/ // 3 children in Scope
/*70747*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70748*/       OPC_RecordChild2, // #2 = $vdata_in
/*70749*/       OPC_Scope, 82, /*->70833*/ // 2 children in Scope
/*70751*/         OPC_CheckPredicate, 30, // Predicate_atomic_dec_global
/*70753*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70793
/*70756*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70758*/           OPC_Scope, 16, /*->70776*/ // 2 children in Scope
/*70760*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70763*/             OPC_EmitMergeInputChains1_0,
/*70764*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70776*/           /*Scope*/ 15, /*->70792*/
/*70777*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70780*/             OPC_EmitMergeInputChains1_0,
/*70781*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70792*/           0, /*End of Scope*/
/*70793*/         /*SwitchType*/ 37, MVT::i64,// ->70832
/*70795*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70797*/           OPC_Scope, 16, /*->70815*/ // 2 children in Scope
/*70799*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70802*/             OPC_EmitMergeInputChains1_0,
/*70803*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70815*/           /*Scope*/ 15, /*->70831*/
/*70816*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70819*/             OPC_EmitMergeInputChains1_0,
/*70820*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70831*/           0, /*End of Scope*/
/*70832*/         0, // EndSwitchType
/*70833*/       /*Scope*/ 40, /*->70874*/
/*70834*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_flat
/*70836*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70855
/*70839*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70841*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70844*/           OPC_EmitMergeInputChains1_0,
/*70845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70855*/         /*SwitchType*/ 16, MVT::i64,// ->70873
/*70857*/           OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70859*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70862*/           OPC_EmitMergeInputChains1_0,
/*70863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70873*/         0, // EndSwitchType
/*70874*/       0, /*End of Scope*/
/*70875*/     /*Scope*/ 55, /*->70931*/
/*70876*/       OPC_CaptureGlueInput,
/*70877*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70878*/       OPC_RecordChild2, // #2 = $value
/*70879*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_dec_local
/*70881*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70906
/*70884*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70886*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70889*/         OPC_EmitMergeInputChains1_0,
/*70890*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70893*/         OPC_EmitInteger, MVT::i1, 0, 
/*70896*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70906*/       /*SwitchType*/ 22, MVT::i64,// ->70930
/*70908*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70910*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70913*/         OPC_EmitMergeInputChains1_0,
/*70914*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70917*/         OPC_EmitInteger, MVT::i1, 0, 
/*70920*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70930*/       0, // EndSwitchType
/*70931*/     /*Scope*/ 50, /*->70982*/
/*70932*/       OPC_RecordChild1, // #1 = $addr
/*70933*/       OPC_CheckChild1Type, MVT::i64,
/*70935*/       OPC_RecordChild2, // #2 = $data
/*70936*/       OPC_CheckPredicate, 30, // Predicate_atomic_dec_global
/*70938*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70960
/*70941*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70943*/         OPC_EmitMergeInputChains1_0,
/*70944*/         OPC_EmitInteger, MVT::i1, 0, 
/*70947*/         OPC_EmitInteger, MVT::i1, 0, 
/*70950*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70960*/       /*SwitchType*/ 19, MVT::i64,// ->70981
/*70962*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*70964*/         OPC_EmitMergeInputChains1_0,
/*70965*/         OPC_EmitInteger, MVT::i1, 0, 
/*70968*/         OPC_EmitInteger, MVT::i1, 0, 
/*70971*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70981*/       0, // EndSwitchType
/*70982*/     0, /*End of Scope*/
/*70983*/   /*SwitchOpcode*/ 23|128,8/*1047*/, TARGET_VAL(AMDGPUISD::SETCC),// ->72034
/*70987*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*70988*/     OPC_Scope, 113|128,2/*369*/, /*->71360*/ // 4 children in Scope
/*70991*/       OPC_CheckChild0Type, MVT::f32,
/*70993*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*70994*/       OPC_MoveChild2,
/*70995*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*70998*/       OPC_Scope, 29, /*->71029*/ // 12 children in Scope
/*71000*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*71002*/         OPC_MoveParent,
/*71003*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71005*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71008*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71011*/         OPC_EmitInteger, MVT::i1, 0, 
/*71014*/         OPC_EmitInteger, MVT::i32, 0, 
/*71017*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71029*/       /*Scope*/ 29, /*->71059*/
/*71030*/         OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*71032*/         OPC_MoveParent,
/*71033*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71035*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71038*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71041*/         OPC_EmitInteger, MVT::i1, 0, 
/*71044*/         OPC_EmitInteger, MVT::i32, 0, 
/*71047*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71059*/       /*Scope*/ 29, /*->71089*/
/*71060*/         OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*71062*/         OPC_MoveParent,
/*71063*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71065*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71068*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71071*/         OPC_EmitInteger, MVT::i1, 0, 
/*71074*/         OPC_EmitInteger, MVT::i32, 0, 
/*71077*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71089*/       /*Scope*/ 29, /*->71119*/
/*71090*/         OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*71092*/         OPC_MoveParent,
/*71093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71095*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71098*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71101*/         OPC_EmitInteger, MVT::i1, 0, 
/*71104*/         OPC_EmitInteger, MVT::i32, 0, 
/*71107*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71119*/       /*Scope*/ 29, /*->71149*/
/*71120*/         OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*71122*/         OPC_MoveParent,
/*71123*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71125*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71128*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71131*/         OPC_EmitInteger, MVT::i1, 0, 
/*71134*/         OPC_EmitInteger, MVT::i32, 0, 
/*71137*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71149*/       /*Scope*/ 29, /*->71179*/
/*71150*/         OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*71152*/         OPC_MoveParent,
/*71153*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71155*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71158*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71161*/         OPC_EmitInteger, MVT::i1, 0, 
/*71164*/         OPC_EmitInteger, MVT::i32, 0, 
/*71167*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71179*/       /*Scope*/ 29, /*->71209*/
/*71180*/         OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*71182*/         OPC_MoveParent,
/*71183*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71185*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71188*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71191*/         OPC_EmitInteger, MVT::i1, 0, 
/*71194*/         OPC_EmitInteger, MVT::i32, 0, 
/*71197*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71209*/       /*Scope*/ 29, /*->71239*/
/*71210*/         OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*71212*/         OPC_MoveParent,
/*71213*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71215*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71218*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71221*/         OPC_EmitInteger, MVT::i1, 0, 
/*71224*/         OPC_EmitInteger, MVT::i32, 0, 
/*71227*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71239*/       /*Scope*/ 29, /*->71269*/
/*71240*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*71242*/         OPC_MoveParent,
/*71243*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71245*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71248*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71251*/         OPC_EmitInteger, MVT::i1, 0, 
/*71254*/         OPC_EmitInteger, MVT::i32, 0, 
/*71257*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71269*/       /*Scope*/ 29, /*->71299*/
/*71270*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*71272*/         OPC_MoveParent,
/*71273*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71275*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71278*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71281*/         OPC_EmitInteger, MVT::i1, 0, 
/*71284*/         OPC_EmitInteger, MVT::i32, 0, 
/*71287*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71299*/       /*Scope*/ 29, /*->71329*/
/*71300*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*71302*/         OPC_MoveParent,
/*71303*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71305*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71308*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71311*/         OPC_EmitInteger, MVT::i1, 0, 
/*71314*/         OPC_EmitInteger, MVT::i32, 0, 
/*71317*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71329*/       /*Scope*/ 29, /*->71359*/
/*71330*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*71332*/         OPC_MoveParent,
/*71333*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71335*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71338*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71341*/         OPC_EmitInteger, MVT::i1, 0, 
/*71344*/         OPC_EmitInteger, MVT::i32, 0, 
/*71347*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71359*/       0, /*End of Scope*/
/*71360*/     /*Scope*/ 113|128,2/*369*/, /*->71731*/
/*71362*/       OPC_CheckChild0Type, MVT::f64,
/*71364*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*71365*/       OPC_MoveChild2,
/*71366*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*71369*/       OPC_Scope, 29, /*->71400*/ // 12 children in Scope
/*71371*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*71373*/         OPC_MoveParent,
/*71374*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71376*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71379*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71382*/         OPC_EmitInteger, MVT::i1, 0, 
/*71385*/         OPC_EmitInteger, MVT::i32, 0, 
/*71388*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71400*/       /*Scope*/ 29, /*->71430*/
/*71401*/         OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*71403*/         OPC_MoveParent,
/*71404*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71406*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71409*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71412*/         OPC_EmitInteger, MVT::i1, 0, 
/*71415*/         OPC_EmitInteger, MVT::i32, 0, 
/*71418*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71430*/       /*Scope*/ 29, /*->71460*/
/*71431*/         OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*71433*/         OPC_MoveParent,
/*71434*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71436*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71439*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71442*/         OPC_EmitInteger, MVT::i1, 0, 
/*71445*/         OPC_EmitInteger, MVT::i32, 0, 
/*71448*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71460*/       /*Scope*/ 29, /*->71490*/
/*71461*/         OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*71463*/         OPC_MoveParent,
/*71464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71466*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71469*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71472*/         OPC_EmitInteger, MVT::i1, 0, 
/*71475*/         OPC_EmitInteger, MVT::i32, 0, 
/*71478*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71490*/       /*Scope*/ 29, /*->71520*/
/*71491*/         OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*71493*/         OPC_MoveParent,
/*71494*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71496*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71499*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71502*/         OPC_EmitInteger, MVT::i1, 0, 
/*71505*/         OPC_EmitInteger, MVT::i32, 0, 
/*71508*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71520*/       /*Scope*/ 29, /*->71550*/
/*71521*/         OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*71523*/         OPC_MoveParent,
/*71524*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71526*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71529*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71532*/         OPC_EmitInteger, MVT::i1, 0, 
/*71535*/         OPC_EmitInteger, MVT::i32, 0, 
/*71538*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71550*/       /*Scope*/ 29, /*->71580*/
/*71551*/         OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*71553*/         OPC_MoveParent,
/*71554*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71556*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71559*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71562*/         OPC_EmitInteger, MVT::i1, 0, 
/*71565*/         OPC_EmitInteger, MVT::i32, 0, 
/*71568*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71580*/       /*Scope*/ 29, /*->71610*/
/*71581*/         OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*71583*/         OPC_MoveParent,
/*71584*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71586*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71589*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71592*/         OPC_EmitInteger, MVT::i1, 0, 
/*71595*/         OPC_EmitInteger, MVT::i32, 0, 
/*71598*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71610*/       /*Scope*/ 29, /*->71640*/
/*71611*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*71613*/         OPC_MoveParent,
/*71614*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71616*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71619*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71622*/         OPC_EmitInteger, MVT::i1, 0, 
/*71625*/         OPC_EmitInteger, MVT::i32, 0, 
/*71628*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71640*/       /*Scope*/ 29, /*->71670*/
/*71641*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*71643*/         OPC_MoveParent,
/*71644*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71646*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71649*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71652*/         OPC_EmitInteger, MVT::i1, 0, 
/*71655*/         OPC_EmitInteger, MVT::i32, 0, 
/*71658*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71670*/       /*Scope*/ 29, /*->71700*/
/*71671*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*71673*/         OPC_MoveParent,
/*71674*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71676*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71679*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71682*/         OPC_EmitInteger, MVT::i1, 0, 
/*71685*/         OPC_EmitInteger, MVT::i32, 0, 
/*71688*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71700*/       /*Scope*/ 29, /*->71730*/
/*71701*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*71703*/         OPC_MoveParent,
/*71704*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71706*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71709*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71712*/         OPC_EmitInteger, MVT::i1, 0, 
/*71715*/         OPC_EmitInteger, MVT::i32, 0, 
/*71718*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*71730*/       0, /*End of Scope*/
/*71731*/     /*Scope*/ 21|128,1/*149*/, /*->71882*/
/*71733*/       OPC_CheckChild0Type, MVT::i32,
/*71735*/       OPC_RecordChild1, // #1 = $src1
/*71736*/       OPC_MoveChild2,
/*71737*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*71740*/       OPC_Scope, 13, /*->71755*/ // 10 children in Scope
/*71742*/         OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*71744*/         OPC_MoveParent,
/*71745*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71747*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71755*/       /*Scope*/ 13, /*->71769*/
/*71756*/         OPC_CheckPredicate, 45, // Predicate_COND_NE
/*71758*/         OPC_MoveParent,
/*71759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71761*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71769*/       /*Scope*/ 13, /*->71783*/
/*71770*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*71772*/         OPC_MoveParent,
/*71773*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71775*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71783*/       /*Scope*/ 13, /*->71797*/
/*71784*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*71786*/         OPC_MoveParent,
/*71787*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71789*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71797*/       /*Scope*/ 13, /*->71811*/
/*71798*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*71800*/         OPC_MoveParent,
/*71801*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71803*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71811*/       /*Scope*/ 13, /*->71825*/
/*71812*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*71814*/         OPC_MoveParent,
/*71815*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71817*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71825*/       /*Scope*/ 13, /*->71839*/
/*71826*/         OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*71828*/         OPC_MoveParent,
/*71829*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71831*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71839*/       /*Scope*/ 13, /*->71853*/
/*71840*/         OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*71842*/         OPC_MoveParent,
/*71843*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71845*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71853*/       /*Scope*/ 13, /*->71867*/
/*71854*/         OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*71856*/         OPC_MoveParent,
/*71857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71859*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71867*/       /*Scope*/ 13, /*->71881*/
/*71868*/         OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*71870*/         OPC_MoveParent,
/*71871*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71873*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*71881*/       0, /*End of Scope*/
/*71882*/     /*Scope*/ 21|128,1/*149*/, /*->72033*/
/*71884*/       OPC_CheckChild0Type, MVT::i64,
/*71886*/       OPC_RecordChild1, // #1 = $src1
/*71887*/       OPC_MoveChild2,
/*71888*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*71891*/       OPC_Scope, 13, /*->71906*/ // 10 children in Scope
/*71893*/         OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*71895*/         OPC_MoveParent,
/*71896*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71898*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71906*/       /*Scope*/ 13, /*->71920*/
/*71907*/         OPC_CheckPredicate, 45, // Predicate_COND_NE
/*71909*/         OPC_MoveParent,
/*71910*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71912*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71920*/       /*Scope*/ 13, /*->71934*/
/*71921*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*71923*/         OPC_MoveParent,
/*71924*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71926*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71934*/       /*Scope*/ 13, /*->71948*/
/*71935*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*71937*/         OPC_MoveParent,
/*71938*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71940*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71948*/       /*Scope*/ 13, /*->71962*/
/*71949*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*71951*/         OPC_MoveParent,
/*71952*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71954*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71962*/       /*Scope*/ 13, /*->71976*/
/*71963*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*71965*/         OPC_MoveParent,
/*71966*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71968*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71976*/       /*Scope*/ 13, /*->71990*/
/*71977*/         OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*71979*/         OPC_MoveParent,
/*71980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71982*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71990*/       /*Scope*/ 13, /*->72004*/
/*71991*/         OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*71993*/         OPC_MoveParent,
/*71994*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71996*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72004*/       /*Scope*/ 13, /*->72018*/
/*72005*/         OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*72007*/         OPC_MoveParent,
/*72008*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72010*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72018*/       /*Scope*/ 13, /*->72032*/
/*72019*/         OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*72021*/         OPC_MoveParent,
/*72022*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72024*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72032*/       0, /*End of Scope*/
/*72033*/     0, /*End of Scope*/
/*72034*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->72163
/*72037*/     OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/*72038*/     OPC_RecordChild1, // #1 = $src
/*72039*/     OPC_CheckChild1Type, MVT::v4f32,
/*72041*/     OPC_RecordChild2, // #2 = $base
/*72042*/     OPC_MoveChild2,
/*72043*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72046*/     OPC_CheckType, MVT::i32,
/*72048*/     OPC_MoveParent,
/*72049*/     OPC_RecordChild3, // #3 = $type
/*72050*/     OPC_MoveChild3,
/*72051*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72054*/     OPC_CheckType, MVT::i32,
/*72056*/     OPC_MoveParent,
/*72057*/     OPC_RecordChild4, // #4 = $swz_x
/*72058*/     OPC_MoveChild4,
/*72059*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72062*/     OPC_CheckType, MVT::i32,
/*72064*/     OPC_MoveParent,
/*72065*/     OPC_RecordChild5, // #5 = $swz_y
/*72066*/     OPC_MoveChild5,
/*72067*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72070*/     OPC_CheckType, MVT::i32,
/*72072*/     OPC_MoveParent,
/*72073*/     OPC_RecordChild6, // #6 = $swz_z
/*72074*/     OPC_MoveChild6,
/*72075*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72078*/     OPC_CheckType, MVT::i32,
/*72080*/     OPC_MoveParent,
/*72081*/     OPC_RecordChild7, // #7 = $swz_w
/*72082*/     OPC_MoveChild7,
/*72083*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72086*/     OPC_CheckType, MVT::i32,
/*72088*/     OPC_MoveParent,
/*72089*/     OPC_Scope, 35, /*->72126*/ // 2 children in Scope
/*72091*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*72093*/       OPC_EmitMergeInputChains1_0,
/*72094*/       OPC_EmitConvertToTarget, 3,
/*72096*/       OPC_EmitConvertToTarget, 2,
/*72098*/       OPC_EmitConvertToTarget, 4,
/*72100*/       OPC_EmitConvertToTarget, 5,
/*72102*/       OPC_EmitConvertToTarget, 6,
/*72104*/       OPC_EmitConvertToTarget, 7,
/*72106*/       OPC_EmitInteger, MVT::i32, 39, 
/*72109*/       OPC_EmitInteger, MVT::i32, 0, 
/*72112*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*72126*/     /*Scope*/ 35, /*->72162*/
/*72127*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72129*/       OPC_EmitMergeInputChains1_0,
/*72130*/       OPC_EmitConvertToTarget, 3,
/*72132*/       OPC_EmitConvertToTarget, 2,
/*72134*/       OPC_EmitConvertToTarget, 4,
/*72136*/       OPC_EmitConvertToTarget, 5,
/*72138*/       OPC_EmitConvertToTarget, 6,
/*72140*/       OPC_EmitConvertToTarget, 7,
/*72142*/       OPC_EmitInteger, MVT::i32, 83, 
/*72145*/       OPC_EmitInteger, MVT::i32, 0, 
/*72148*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*72162*/     0, /*End of Scope*/
/*72163*/   /*SwitchOpcode*/ 78|128,11|128,1/*17870*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->90038
/*72168*/     OPC_Scope, 57, /*->72227*/ // 99 children in Scope
/*72170*/       OPC_CheckChild0Integer, 85|128,3/*469*/, 
/*72173*/       OPC_RecordChild1, // #0 = $src
/*72174*/       OPC_CheckChild1Type, MVT::i32,
/*72176*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*72177*/       OPC_MoveChild2,
/*72178*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72181*/       OPC_MoveParent,
/*72182*/       OPC_RecordChild3, // #2 = $row_mask
/*72183*/       OPC_MoveChild3,
/*72184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72187*/       OPC_MoveParent,
/*72188*/       OPC_RecordChild4, // #3 = $bank_mask
/*72189*/       OPC_MoveChild4,
/*72190*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72193*/       OPC_MoveParent,
/*72194*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*72195*/       OPC_MoveChild5,
/*72196*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72199*/       OPC_MoveParent,
/*72200*/       OPC_CheckType, MVT::i32,
/*72202*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72204*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*72207*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72210*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*72213*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72216*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 5/*#Ops*/, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 469:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*72227*/     /*Scope*/ 19, /*->72247*/
/*72228*/       OPC_CheckChild0Integer, 111|128,2/*367*/, 
/*72231*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*72232*/       OPC_RecordChild2, // #1 = $data0
/*72233*/       OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72235*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*72238*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 367:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*72247*/     /*Scope*/ 19, /*->72267*/
/*72248*/       OPC_CheckChild0Integer, 110|128,2/*366*/, 
/*72251*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*72252*/       OPC_RecordChild2, // #1 = $data0
/*72253*/       OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72255*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*72258*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 366:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*72267*/     /*Scope*/ 27, /*->72295*/
/*72268*/       OPC_CheckChild0Integer, 112|128,2/*368*/, 
/*72271*/       OPC_RecordChild1, // #0 = $src
/*72272*/       OPC_RecordChild2, // #1 = $offset16
/*72273*/       OPC_MoveChild2,
/*72274*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72277*/       OPC_MoveParent,
/*72278*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72280*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*72283*/       OPC_EmitInteger, MVT::i1, 0, 
/*72286*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 368:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*72295*/     /*Scope*/ 13, /*->72309*/
/*72296*/       OPC_CheckChild0Integer, 94|128,3/*478*/, 
/*72299*/       OPC_RecordChild1, // #0 = $src0
/*72300*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72302*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READFIRSTLANE_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 478:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (V_READFIRSTLANE_B32:i32 i32:i32:$src0)
/*72309*/     /*Scope*/ 13, /*->72323*/
/*72310*/       OPC_CheckChild0Integer, 95|128,3/*479*/, 
/*72313*/       OPC_RecordChild1, // #0 = $src0
/*72314*/       OPC_RecordChild2, // #1 = $src1
/*72315*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 479:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = 8
                // Dst: (V_READLANE_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*72323*/     /*Scope*/ 14, /*->72338*/
/*72324*/       OPC_CheckChild0Integer, 98|128,47/*6114*/, 
/*72327*/       OPC_RecordChild1, // #0 = $src
/*72328*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72330*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_BREAK), 0,
                    MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i64 6114:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64:i1 i64:i64:$src)
/*72338*/     /*Scope*/ 16, /*->72355*/
/*72339*/       OPC_CheckChild0Integer, 104|128,47/*6120*/, 
/*72342*/       OPC_RecordChild1, // #0 = $vcc
/*72343*/       OPC_RecordChild2, // #1 = $src
/*72344*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72346*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 6120:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64:i1 i1:i1:$vcc, i64:i64:$src)
/*72355*/     /*Scope*/ 16, /*->72372*/
/*72356*/       OPC_CheckChild0Integer, 100|128,47/*6116*/, 
/*72359*/       OPC_RecordChild1, // #0 = $src0
/*72360*/       OPC_RecordChild2, // #1 = $src1
/*72361*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72363*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 6116:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*72372*/     /*Scope*/ 11, /*->72384*/
/*72373*/       OPC_CheckChild0Integer, 89|128,3/*473*/, 
/*72376*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72378*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 473:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*72384*/     /*Scope*/ 11, /*->72396*/
/*72385*/       OPC_CheckChild0Integer, 118|128,2/*374*/, 
/*72388*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72390*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 374:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*72396*/     /*Scope*/ 29, /*->72426*/
/*72397*/       OPC_CheckChild0Integer, 104|128,2/*360*/, 
/*72400*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72401*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*72402*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*72403*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*72406*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*72409*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*72412*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PK_U8_F32), 0,
                    MVT::i32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:i32 360:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:i32 i32:i32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CVT_PK_U8_F32:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i32:i32:$src2_modifiers, i32:i32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*72426*/     /*Scope*/ 23, /*->72450*/
/*72427*/       OPC_CheckChild0Integer, 94|128,47/*6110*/, 
/*72430*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72431*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*72432*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*72435*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*72438*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 6110:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*72450*/     /*Scope*/ 59, /*->72510*/
/*72451*/       OPC_CheckChild0Integer, 116|128,2/*372*/, 
/*72454*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72455*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->72492
/*72458*/         OPC_Scope, 15, /*->72475*/ // 2 children in Scope
/*72460*/           OPC_CheckChild1Type, MVT::f64,
/*72462*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*72465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 372:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*72475*/         /*Scope*/ 15, /*->72491*/
/*72476*/           OPC_CheckChild1Type, MVT::f32,
/*72478*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*72481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 372:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*72491*/         0, /*End of Scope*/
/*72492*/       /*SwitchType*/ 15, MVT::i16,// ->72509
/*72494*/         OPC_CheckChild1Type, MVT::f16,
/*72496*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*72499*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i16 372:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*72509*/       0, // EndSwitchType
/*72510*/     /*Scope*/ 13, /*->72524*/
/*72511*/       OPC_CheckChild0Integer, 84|128,3/*468*/, 
/*72514*/       OPC_RecordChild1, // #0 = $src0
/*72515*/       OPC_RecordChild2, // #1 = $src1
/*72516*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 468:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*72524*/     /*Scope*/ 13, /*->72538*/
/*72525*/       OPC_CheckChild0Integer, 83|128,3/*467*/, 
/*72528*/       OPC_RecordChild1, // #0 = $src0
/*72529*/       OPC_RecordChild2, // #1 = $src1
/*72530*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 467:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*72538*/     /*Scope*/ 15, /*->72554*/
/*72539*/       OPC_CheckChild0Integer, 81|128,3/*465*/, 
/*72542*/       OPC_RecordChild1, // #0 = $src0
/*72543*/       OPC_RecordChild2, // #1 = $src1
/*72544*/       OPC_RecordChild3, // #2 = $src2
/*72545*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 465:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*72554*/     /*Scope*/ 15, /*->72570*/
/*72555*/       OPC_CheckChild0Integer, 113|128,3/*497*/, 
/*72558*/       OPC_RecordChild1, // #0 = $src0
/*72559*/       OPC_RecordChild2, // #1 = $src1
/*72560*/       OPC_RecordChild3, // #2 = $src2
/*72561*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 497:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*72570*/     /*Scope*/ 15, /*->72586*/
/*72571*/       OPC_CheckChild0Integer, 111|128,3/*495*/, 
/*72574*/       OPC_RecordChild1, // #0 = $src0
/*72575*/       OPC_RecordChild2, // #1 = $src1
/*72576*/       OPC_RecordChild3, // #2 = $src2
/*72577*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_HI_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 495:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_HI_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*72586*/     /*Scope*/ 15, /*->72602*/
/*72587*/       OPC_CheckChild0Integer, 112|128,3/*496*/, 
/*72590*/       OPC_RecordChild1, // #0 = $src0
/*72591*/       OPC_RecordChild2, // #1 = $src1
/*72592*/       OPC_RecordChild3, // #2 = $src2
/*72593*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 496:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U16:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*72602*/     /*Scope*/ 15, /*->72618*/
/*72603*/       OPC_CheckChild0Integer, 88|128,3/*472*/, 
/*72606*/       OPC_RecordChild1, // #0 = $src0
/*72607*/       OPC_RecordChild2, // #1 = $src1
/*72608*/       OPC_RecordChild3, // #2 = $src2
/*72609*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MSAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 472:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_MSAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*72618*/     /*Scope*/ 15, /*->72634*/
/*72619*/       OPC_CheckChild0Integer, 86|128,3/*470*/, 
/*72622*/       OPC_RecordChild1, // #0 = $src0
/*72623*/       OPC_RecordChild2, // #1 = $src1
/*72624*/       OPC_RecordChild3, // #2 = $src2
/*72625*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 470:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_MQSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*72634*/     /*Scope*/ 15, /*->72650*/
/*72635*/       OPC_CheckChild0Integer, 90|128,3/*474*/, 
/*72638*/       OPC_RecordChild1, // #0 = $src0
/*72639*/       OPC_RecordChild2, // #1 = $src1
/*72640*/       OPC_RecordChild3, // #2 = $src2
/*72641*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_QSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 474:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_QSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*72650*/     /*Scope*/ 29, /*->72680*/
/*72651*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*72654*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72655*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*72656*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*72657*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*72660*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*72663*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*72666*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 356:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*72680*/     /*Scope*/ 29, /*->72710*/
/*72681*/       OPC_CheckChild0Integer, 102|128,2/*358*/, 
/*72684*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72685*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*72686*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*72687*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*72690*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*72693*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*72696*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 358:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*72710*/     /*Scope*/ 29, /*->72740*/
/*72711*/       OPC_CheckChild0Integer, 103|128,2/*359*/, 
/*72714*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72715*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*72716*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*72717*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*72720*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*72723*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*72726*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 359:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*72740*/     /*Scope*/ 29, /*->72770*/
/*72741*/       OPC_CheckChild0Integer, 101|128,2/*357*/, 
/*72744*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72745*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*72746*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*72747*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*72750*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*72753*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*72756*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 357:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*72770*/     /*Scope*/ 57, /*->72828*/
/*72771*/       OPC_CheckChild0Integer, 117|128,2/*373*/, 
/*72774*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72775*/       OPC_SwitchType /*3 cases */, 15, MVT::f64,// ->72793
/*72778*/         OPC_CheckChild1Type, MVT::f64,
/*72780*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*72783*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 373:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*72793*/       /*SwitchType*/ 15, MVT::f32,// ->72810
/*72795*/         OPC_CheckChild1Type, MVT::f32,
/*72797*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*72800*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 373:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*72810*/       /*SwitchType*/ 15, MVT::f16,// ->72827
/*72812*/         OPC_CheckChild1Type, MVT::f16,
/*72814*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*72817*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f16 373:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*72827*/       0, // EndSwitchType
/*72828*/     /*Scope*/ 21, /*->72850*/
/*72829*/       OPC_CheckChild0Integer, 82|128,3/*466*/, 
/*72832*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*72833*/       OPC_CheckChild1Type, MVT::f32,
/*72835*/       OPC_CheckType, MVT::f32,
/*72837*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*72840*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 466:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*72850*/     /*Scope*/ 15, /*->72866*/
/*72851*/       OPC_CheckChild0Integer, 87|128,3/*471*/, 
/*72854*/       OPC_RecordChild1, // #0 = $src0
/*72855*/       OPC_RecordChild2, // #1 = $src1
/*72856*/       OPC_RecordChild3, // #2 = $src2
/*72857*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_U32_U8), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 471:iPTR, i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2) - Complexity = -992
                // Dst: (V_MQSAD_U32_U8:v4i32 i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2)
/*72866*/     /*Scope*/ 35|128,2/*291*/, /*->73159*/
/*72868*/       OPC_CheckChild0Integer, 51|128,47/*6067*/, 
/*72871*/       OPC_RecordChild1, // #0 = $addr
/*72872*/       OPC_Scope, 94, /*->72968*/ // 3 children in Scope
/*72874*/         OPC_CheckChild1Type, MVT::i32,
/*72876*/         OPC_RecordChild2, // #1 = $rsrc
/*72877*/         OPC_RecordChild3, // #2 = $dmask
/*72878*/         OPC_MoveChild3,
/*72879*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72882*/         OPC_MoveParent,
/*72883*/         OPC_RecordChild4, // #3 = $unorm
/*72884*/         OPC_MoveChild4,
/*72885*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72888*/         OPC_MoveParent,
/*72889*/         OPC_RecordChild5, // #4 = $r128
/*72890*/         OPC_MoveChild5,
/*72891*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72894*/         OPC_MoveParent,
/*72895*/         OPC_RecordChild6, // #5 = $da
/*72896*/         OPC_MoveChild6,
/*72897*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72900*/         OPC_MoveParent,
/*72901*/         OPC_RecordChild7, // #6 = $glc
/*72902*/         OPC_MoveChild7,
/*72903*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72906*/         OPC_MoveParent,
/*72907*/         OPC_MoveChild, 8,
/*72909*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72912*/         OPC_RecordNode, // #7 = $slc
/*72913*/         OPC_MoveParent,
/*72914*/         OPC_MoveChild, 9,
/*72916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72919*/         OPC_RecordNode, // #8 = $tfe
/*72920*/         OPC_MoveParent,
/*72921*/         OPC_MoveChild, 10,
/*72923*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72926*/         OPC_RecordNode, // #9 = $lwe
/*72927*/         OPC_MoveParent,
/*72928*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72931*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*72934*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72937*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72940*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72943*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72946*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72949*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72952*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72968*/       /*Scope*/ 94, /*->73063*/
/*72969*/         OPC_CheckChild1Type, MVT::v2i32,
/*72971*/         OPC_RecordChild2, // #1 = $rsrc
/*72972*/         OPC_RecordChild3, // #2 = $dmask
/*72973*/         OPC_MoveChild3,
/*72974*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72977*/         OPC_MoveParent,
/*72978*/         OPC_RecordChild4, // #3 = $unorm
/*72979*/         OPC_MoveChild4,
/*72980*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72983*/         OPC_MoveParent,
/*72984*/         OPC_RecordChild5, // #4 = $r128
/*72985*/         OPC_MoveChild5,
/*72986*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72989*/         OPC_MoveParent,
/*72990*/         OPC_RecordChild6, // #5 = $da
/*72991*/         OPC_MoveChild6,
/*72992*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72995*/         OPC_MoveParent,
/*72996*/         OPC_RecordChild7, // #6 = $glc
/*72997*/         OPC_MoveChild7,
/*72998*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73001*/         OPC_MoveParent,
/*73002*/         OPC_MoveChild, 8,
/*73004*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73007*/         OPC_RecordNode, // #7 = $slc
/*73008*/         OPC_MoveParent,
/*73009*/         OPC_MoveChild, 9,
/*73011*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73014*/         OPC_RecordNode, // #8 = $tfe
/*73015*/         OPC_MoveParent,
/*73016*/         OPC_MoveChild, 10,
/*73018*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73021*/         OPC_RecordNode, // #9 = $lwe
/*73022*/         OPC_MoveParent,
/*73023*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73026*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73029*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73032*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73035*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73038*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73041*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73044*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73047*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73063*/       /*Scope*/ 94, /*->73158*/
/*73064*/         OPC_CheckChild1Type, MVT::v4i32,
/*73066*/         OPC_RecordChild2, // #1 = $rsrc
/*73067*/         OPC_RecordChild3, // #2 = $dmask
/*73068*/         OPC_MoveChild3,
/*73069*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73072*/         OPC_MoveParent,
/*73073*/         OPC_RecordChild4, // #3 = $unorm
/*73074*/         OPC_MoveChild4,
/*73075*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73078*/         OPC_MoveParent,
/*73079*/         OPC_RecordChild5, // #4 = $r128
/*73080*/         OPC_MoveChild5,
/*73081*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73084*/         OPC_MoveParent,
/*73085*/         OPC_RecordChild6, // #5 = $da
/*73086*/         OPC_MoveChild6,
/*73087*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73090*/         OPC_MoveParent,
/*73091*/         OPC_RecordChild7, // #6 = $glc
/*73092*/         OPC_MoveChild7,
/*73093*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73096*/         OPC_MoveParent,
/*73097*/         OPC_MoveChild, 8,
/*73099*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73102*/         OPC_RecordNode, // #7 = $slc
/*73103*/         OPC_MoveParent,
/*73104*/         OPC_MoveChild, 9,
/*73106*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73109*/         OPC_RecordNode, // #8 = $tfe
/*73110*/         OPC_MoveParent,
/*73111*/         OPC_MoveChild, 10,
/*73113*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73116*/         OPC_RecordNode, // #9 = $lwe
/*73117*/         OPC_MoveParent,
/*73118*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73121*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73124*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73127*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73130*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73133*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73136*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73139*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73142*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73158*/       0, /*End of Scope*/
/*73159*/     /*Scope*/ 35|128,2/*291*/, /*->73452*/
/*73161*/       OPC_CheckChild0Integer, 52|128,47/*6068*/, 
/*73164*/       OPC_RecordChild1, // #0 = $addr
/*73165*/       OPC_Scope, 94, /*->73261*/ // 3 children in Scope
/*73167*/         OPC_CheckChild1Type, MVT::i32,
/*73169*/         OPC_RecordChild2, // #1 = $rsrc
/*73170*/         OPC_RecordChild3, // #2 = $dmask
/*73171*/         OPC_MoveChild3,
/*73172*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73175*/         OPC_MoveParent,
/*73176*/         OPC_RecordChild4, // #3 = $unorm
/*73177*/         OPC_MoveChild4,
/*73178*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73181*/         OPC_MoveParent,
/*73182*/         OPC_RecordChild5, // #4 = $r128
/*73183*/         OPC_MoveChild5,
/*73184*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73187*/         OPC_MoveParent,
/*73188*/         OPC_RecordChild6, // #5 = $da
/*73189*/         OPC_MoveChild6,
/*73190*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73193*/         OPC_MoveParent,
/*73194*/         OPC_RecordChild7, // #6 = $glc
/*73195*/         OPC_MoveChild7,
/*73196*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73199*/         OPC_MoveParent,
/*73200*/         OPC_MoveChild, 8,
/*73202*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73205*/         OPC_RecordNode, // #7 = $slc
/*73206*/         OPC_MoveParent,
/*73207*/         OPC_MoveChild, 9,
/*73209*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73212*/         OPC_RecordNode, // #8 = $tfe
/*73213*/         OPC_MoveParent,
/*73214*/         OPC_MoveChild, 10,
/*73216*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73219*/         OPC_RecordNode, // #9 = $lwe
/*73220*/         OPC_MoveParent,
/*73221*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73224*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73227*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73230*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73233*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73236*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73239*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73242*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73245*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73261*/       /*Scope*/ 94, /*->73356*/
/*73262*/         OPC_CheckChild1Type, MVT::v2i32,
/*73264*/         OPC_RecordChild2, // #1 = $rsrc
/*73265*/         OPC_RecordChild3, // #2 = $dmask
/*73266*/         OPC_MoveChild3,
/*73267*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73270*/         OPC_MoveParent,
/*73271*/         OPC_RecordChild4, // #3 = $unorm
/*73272*/         OPC_MoveChild4,
/*73273*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73276*/         OPC_MoveParent,
/*73277*/         OPC_RecordChild5, // #4 = $r128
/*73278*/         OPC_MoveChild5,
/*73279*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73282*/         OPC_MoveParent,
/*73283*/         OPC_RecordChild6, // #5 = $da
/*73284*/         OPC_MoveChild6,
/*73285*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73288*/         OPC_MoveParent,
/*73289*/         OPC_RecordChild7, // #6 = $glc
/*73290*/         OPC_MoveChild7,
/*73291*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73294*/         OPC_MoveParent,
/*73295*/         OPC_MoveChild, 8,
/*73297*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73300*/         OPC_RecordNode, // #7 = $slc
/*73301*/         OPC_MoveParent,
/*73302*/         OPC_MoveChild, 9,
/*73304*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73307*/         OPC_RecordNode, // #8 = $tfe
/*73308*/         OPC_MoveParent,
/*73309*/         OPC_MoveChild, 10,
/*73311*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73314*/         OPC_RecordNode, // #9 = $lwe
/*73315*/         OPC_MoveParent,
/*73316*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73319*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73322*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73325*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73328*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73331*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73334*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73337*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73340*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73356*/       /*Scope*/ 94, /*->73451*/
/*73357*/         OPC_CheckChild1Type, MVT::v4i32,
/*73359*/         OPC_RecordChild2, // #1 = $rsrc
/*73360*/         OPC_RecordChild3, // #2 = $dmask
/*73361*/         OPC_MoveChild3,
/*73362*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73365*/         OPC_MoveParent,
/*73366*/         OPC_RecordChild4, // #3 = $unorm
/*73367*/         OPC_MoveChild4,
/*73368*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73371*/         OPC_MoveParent,
/*73372*/         OPC_RecordChild5, // #4 = $r128
/*73373*/         OPC_MoveChild5,
/*73374*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73377*/         OPC_MoveParent,
/*73378*/         OPC_RecordChild6, // #5 = $da
/*73379*/         OPC_MoveChild6,
/*73380*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73383*/         OPC_MoveParent,
/*73384*/         OPC_RecordChild7, // #6 = $glc
/*73385*/         OPC_MoveChild7,
/*73386*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73389*/         OPC_MoveParent,
/*73390*/         OPC_MoveChild, 8,
/*73392*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73395*/         OPC_RecordNode, // #7 = $slc
/*73396*/         OPC_MoveParent,
/*73397*/         OPC_MoveChild, 9,
/*73399*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73402*/         OPC_RecordNode, // #8 = $tfe
/*73403*/         OPC_MoveParent,
/*73404*/         OPC_MoveChild, 10,
/*73406*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73409*/         OPC_RecordNode, // #9 = $lwe
/*73410*/         OPC_MoveParent,
/*73411*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73414*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73417*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73420*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73423*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73426*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73429*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73432*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73435*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73451*/       0, /*End of Scope*/
/*73452*/     /*Scope*/ 98, /*->73551*/
/*73453*/       OPC_CheckChild0Integer, 50|128,47/*6066*/, 
/*73456*/       OPC_RecordChild1, // #0 = $addr
/*73457*/       OPC_CheckChild1Type, MVT::i32,
/*73459*/       OPC_RecordChild2, // #1 = $rsrc
/*73460*/       OPC_RecordChild3, // #2 = $dmask
/*73461*/       OPC_MoveChild3,
/*73462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73465*/       OPC_MoveParent,
/*73466*/       OPC_RecordChild4, // #3 = $unorm
/*73467*/       OPC_MoveChild4,
/*73468*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73471*/       OPC_MoveParent,
/*73472*/       OPC_RecordChild5, // #4 = $r128
/*73473*/       OPC_MoveChild5,
/*73474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73477*/       OPC_MoveParent,
/*73478*/       OPC_RecordChild6, // #5 = $da
/*73479*/       OPC_MoveChild6,
/*73480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73483*/       OPC_MoveParent,
/*73484*/       OPC_RecordChild7, // #6 = $glc
/*73485*/       OPC_MoveChild7,
/*73486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73489*/       OPC_MoveParent,
/*73490*/       OPC_MoveChild, 8,
/*73492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73495*/       OPC_RecordNode, // #7 = $slc
/*73496*/       OPC_MoveParent,
/*73497*/       OPC_MoveChild, 9,
/*73499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73502*/       OPC_RecordNode, // #8 = $tfe
/*73503*/       OPC_MoveParent,
/*73504*/       OPC_MoveChild, 10,
/*73506*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73509*/       OPC_RecordNode, // #9 = $lwe
/*73510*/       OPC_MoveParent,
/*73511*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73514*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73517*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73520*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73523*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73526*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73529*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73532*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73535*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73551*/     /*Scope*/ 52|128,2/*308*/, /*->73861*/
/*73553*/       OPC_CheckChild0Integer, 16|128,47/*6032*/, 
/*73556*/       OPC_RecordChild1, // #0 = $src0
/*73557*/       OPC_Scope, 9, /*->73568*/ // 3 children in Scope
/*73559*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*73561*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 6032:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*73568*/       /*Scope*/ 9, /*->73578*/
/*73569*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73571*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 6032:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*73578*/       /*Scope*/ 24|128,2/*280*/, /*->73860*/
/*73580*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73582*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*73585*/         OPC_EmitInteger, MVT::i32, 0, 
/*73588*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73591*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*73599*/         OPC_EmitInteger, MVT::i32, 0, 
/*73602*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73605*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 6,  // Results = #7
/*73613*/         OPC_EmitInteger, MVT::i32, 0, 
/*73616*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*73619*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 9,  // Results = #10
/*73627*/         OPC_EmitInteger, MVT::i1, 0, 
/*73630*/         OPC_EmitInteger, MVT::i32, 0, 
/*73633*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      MVT::i16, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*73647*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73650*/         OPC_EmitInteger, MVT::i32, 0, 
/*73653*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73656*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 16,  // Results = #17
/*73664*/         OPC_EmitInteger, MVT::i32, 0, 
/*73667*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73670*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 19,  // Results = #20
/*73678*/         OPC_EmitInteger, MVT::i32, 0, 
/*73681*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*73684*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 22,  // Results = #23
/*73692*/         OPC_EmitInteger, MVT::i1, 0, 
/*73695*/         OPC_EmitInteger, MVT::i32, 0, 
/*73698*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      MVT::i16, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*73712*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73715*/         OPC_EmitInteger, MVT::i32, 0, 
/*73718*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73721*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 29,  // Results = #30
/*73729*/         OPC_EmitInteger, MVT::i32, 0, 
/*73732*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73735*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 32,  // Results = #33
/*73743*/         OPC_EmitInteger, MVT::i32, 0, 
/*73746*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*73749*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 35,  // Results = #36
/*73757*/         OPC_EmitInteger, MVT::i1, 0, 
/*73760*/         OPC_EmitInteger, MVT::i32, 0, 
/*73763*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      MVT::i16, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*73777*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*73780*/         OPC_EmitInteger, MVT::i32, 0, 
/*73783*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73786*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 42,  // Results = #43
/*73794*/         OPC_EmitInteger, MVT::i32, 0, 
/*73797*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73800*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 45,  // Results = #46
/*73808*/         OPC_EmitInteger, MVT::i32, 0, 
/*73811*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*73814*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 48,  // Results = #49
/*73822*/         OPC_EmitInteger, MVT::i1, 0, 
/*73825*/         OPC_EmitInteger, MVT::i32, 0, 
/*73828*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      MVT::i16, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*73842*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*73845*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 6032:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*73860*/       0, /*End of Scope*/
/*73861*/     /*Scope*/ 80|128,2/*336*/, /*->74199*/
/*73863*/       OPC_CheckChild0Integer, 53|128,47/*6069*/, 
/*73866*/       OPC_RecordChild1, // #0 = $addr
/*73867*/       OPC_Scope, 65, /*->73934*/ // 5 children in Scope
/*73869*/         OPC_CheckChild1Type, MVT::i32,
/*73871*/         OPC_RecordChild2, // #1 = $rsrc
/*73872*/         OPC_RecordChild3, // #2 = $sampler
/*73873*/         OPC_RecordChild4, // #3 = $dmask
/*73874*/         OPC_RecordChild5, // #4 = $unorm
/*73875*/         OPC_RecordChild6, // #5 = $r128
/*73876*/         OPC_RecordChild7, // #6 = $da
/*73877*/         OPC_MoveChild, 8,
/*73879*/         OPC_RecordNode, // #7 = $glc
/*73880*/         OPC_MoveParent,
/*73881*/         OPC_MoveChild, 9,
/*73883*/         OPC_RecordNode, // #8 = $slc
/*73884*/         OPC_MoveParent,
/*73885*/         OPC_MoveChild, 10,
/*73887*/         OPC_RecordNode, // #9 = $tfe
/*73888*/         OPC_MoveParent,
/*73889*/         OPC_MoveChild, 11,
/*73891*/         OPC_RecordNode, // #10 = $lwe
/*73892*/         OPC_MoveParent,
/*73893*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73896*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73899*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73902*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73905*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73908*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73911*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73914*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73917*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73934*/       /*Scope*/ 65, /*->74000*/
/*73935*/         OPC_CheckChild1Type, MVT::v2i32,
/*73937*/         OPC_RecordChild2, // #1 = $rsrc
/*73938*/         OPC_RecordChild3, // #2 = $sampler
/*73939*/         OPC_RecordChild4, // #3 = $dmask
/*73940*/         OPC_RecordChild5, // #4 = $unorm
/*73941*/         OPC_RecordChild6, // #5 = $r128
/*73942*/         OPC_RecordChild7, // #6 = $da
/*73943*/         OPC_MoveChild, 8,
/*73945*/         OPC_RecordNode, // #7 = $glc
/*73946*/         OPC_MoveParent,
/*73947*/         OPC_MoveChild, 9,
/*73949*/         OPC_RecordNode, // #8 = $slc
/*73950*/         OPC_MoveParent,
/*73951*/         OPC_MoveChild, 10,
/*73953*/         OPC_RecordNode, // #9 = $tfe
/*73954*/         OPC_MoveParent,
/*73955*/         OPC_MoveChild, 11,
/*73957*/         OPC_RecordNode, // #10 = $lwe
/*73958*/         OPC_MoveParent,
/*73959*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73962*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73965*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73968*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73971*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73974*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73977*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73980*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73983*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74000*/       /*Scope*/ 65, /*->74066*/
/*74001*/         OPC_CheckChild1Type, MVT::v4i32,
/*74003*/         OPC_RecordChild2, // #1 = $rsrc
/*74004*/         OPC_RecordChild3, // #2 = $sampler
/*74005*/         OPC_RecordChild4, // #3 = $dmask
/*74006*/         OPC_RecordChild5, // #4 = $unorm
/*74007*/         OPC_RecordChild6, // #5 = $r128
/*74008*/         OPC_RecordChild7, // #6 = $da
/*74009*/         OPC_MoveChild, 8,
/*74011*/         OPC_RecordNode, // #7 = $glc
/*74012*/         OPC_MoveParent,
/*74013*/         OPC_MoveChild, 9,
/*74015*/         OPC_RecordNode, // #8 = $slc
/*74016*/         OPC_MoveParent,
/*74017*/         OPC_MoveChild, 10,
/*74019*/         OPC_RecordNode, // #9 = $tfe
/*74020*/         OPC_MoveParent,
/*74021*/         OPC_MoveChild, 11,
/*74023*/         OPC_RecordNode, // #10 = $lwe
/*74024*/         OPC_MoveParent,
/*74025*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74028*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74031*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74034*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74037*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74040*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74043*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74046*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74049*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74066*/       /*Scope*/ 65, /*->74132*/
/*74067*/         OPC_CheckChild1Type, MVT::v8i32,
/*74069*/         OPC_RecordChild2, // #1 = $rsrc
/*74070*/         OPC_RecordChild3, // #2 = $sampler
/*74071*/         OPC_RecordChild4, // #3 = $dmask
/*74072*/         OPC_RecordChild5, // #4 = $unorm
/*74073*/         OPC_RecordChild6, // #5 = $r128
/*74074*/         OPC_RecordChild7, // #6 = $da
/*74075*/         OPC_MoveChild, 8,
/*74077*/         OPC_RecordNode, // #7 = $glc
/*74078*/         OPC_MoveParent,
/*74079*/         OPC_MoveChild, 9,
/*74081*/         OPC_RecordNode, // #8 = $slc
/*74082*/         OPC_MoveParent,
/*74083*/         OPC_MoveChild, 10,
/*74085*/         OPC_RecordNode, // #9 = $tfe
/*74086*/         OPC_MoveParent,
/*74087*/         OPC_MoveChild, 11,
/*74089*/         OPC_RecordNode, // #10 = $lwe
/*74090*/         OPC_MoveParent,
/*74091*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74094*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74097*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74100*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74103*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74106*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74109*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74112*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74115*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74132*/       /*Scope*/ 65, /*->74198*/
/*74133*/         OPC_CheckChild1Type, MVT::v16i32,
/*74135*/         OPC_RecordChild2, // #1 = $rsrc
/*74136*/         OPC_RecordChild3, // #2 = $sampler
/*74137*/         OPC_RecordChild4, // #3 = $dmask
/*74138*/         OPC_RecordChild5, // #4 = $unorm
/*74139*/         OPC_RecordChild6, // #5 = $r128
/*74140*/         OPC_RecordChild7, // #6 = $da
/*74141*/         OPC_MoveChild, 8,
/*74143*/         OPC_RecordNode, // #7 = $glc
/*74144*/         OPC_MoveParent,
/*74145*/         OPC_MoveChild, 9,
/*74147*/         OPC_RecordNode, // #8 = $slc
/*74148*/         OPC_MoveParent,
/*74149*/         OPC_MoveChild, 10,
/*74151*/         OPC_RecordNode, // #9 = $tfe
/*74152*/         OPC_MoveParent,
/*74153*/         OPC_MoveChild, 11,
/*74155*/         OPC_RecordNode, // #10 = $lwe
/*74156*/         OPC_MoveParent,
/*74157*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74160*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74163*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74166*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74169*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74172*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74175*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74178*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74181*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74198*/       0, /*End of Scope*/
/*74199*/     /*Scope*/ 80|128,2/*336*/, /*->74537*/
/*74201*/       OPC_CheckChild0Integer, 82|128,47/*6098*/, 
/*74204*/       OPC_RecordChild1, // #0 = $addr
/*74205*/       OPC_Scope, 65, /*->74272*/ // 5 children in Scope
/*74207*/         OPC_CheckChild1Type, MVT::i32,
/*74209*/         OPC_RecordChild2, // #1 = $rsrc
/*74210*/         OPC_RecordChild3, // #2 = $sampler
/*74211*/         OPC_RecordChild4, // #3 = $dmask
/*74212*/         OPC_RecordChild5, // #4 = $unorm
/*74213*/         OPC_RecordChild6, // #5 = $r128
/*74214*/         OPC_RecordChild7, // #6 = $da
/*74215*/         OPC_MoveChild, 8,
/*74217*/         OPC_RecordNode, // #7 = $glc
/*74218*/         OPC_MoveParent,
/*74219*/         OPC_MoveChild, 9,
/*74221*/         OPC_RecordNode, // #8 = $slc
/*74222*/         OPC_MoveParent,
/*74223*/         OPC_MoveChild, 10,
/*74225*/         OPC_RecordNode, // #9 = $tfe
/*74226*/         OPC_MoveParent,
/*74227*/         OPC_MoveChild, 11,
/*74229*/         OPC_RecordNode, // #10 = $lwe
/*74230*/         OPC_MoveParent,
/*74231*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74234*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74237*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74240*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74243*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74246*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74249*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74252*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74255*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74272*/       /*Scope*/ 65, /*->74338*/
/*74273*/         OPC_CheckChild1Type, MVT::v2i32,
/*74275*/         OPC_RecordChild2, // #1 = $rsrc
/*74276*/         OPC_RecordChild3, // #2 = $sampler
/*74277*/         OPC_RecordChild4, // #3 = $dmask
/*74278*/         OPC_RecordChild5, // #4 = $unorm
/*74279*/         OPC_RecordChild6, // #5 = $r128
/*74280*/         OPC_RecordChild7, // #6 = $da
/*74281*/         OPC_MoveChild, 8,
/*74283*/         OPC_RecordNode, // #7 = $glc
/*74284*/         OPC_MoveParent,
/*74285*/         OPC_MoveChild, 9,
/*74287*/         OPC_RecordNode, // #8 = $slc
/*74288*/         OPC_MoveParent,
/*74289*/         OPC_MoveChild, 10,
/*74291*/         OPC_RecordNode, // #9 = $tfe
/*74292*/         OPC_MoveParent,
/*74293*/         OPC_MoveChild, 11,
/*74295*/         OPC_RecordNode, // #10 = $lwe
/*74296*/         OPC_MoveParent,
/*74297*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74300*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74303*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74306*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74309*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74312*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74315*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74318*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74321*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74338*/       /*Scope*/ 65, /*->74404*/
/*74339*/         OPC_CheckChild1Type, MVT::v4i32,
/*74341*/         OPC_RecordChild2, // #1 = $rsrc
/*74342*/         OPC_RecordChild3, // #2 = $sampler
/*74343*/         OPC_RecordChild4, // #3 = $dmask
/*74344*/         OPC_RecordChild5, // #4 = $unorm
/*74345*/         OPC_RecordChild6, // #5 = $r128
/*74346*/         OPC_RecordChild7, // #6 = $da
/*74347*/         OPC_MoveChild, 8,
/*74349*/         OPC_RecordNode, // #7 = $glc
/*74350*/         OPC_MoveParent,
/*74351*/         OPC_MoveChild, 9,
/*74353*/         OPC_RecordNode, // #8 = $slc
/*74354*/         OPC_MoveParent,
/*74355*/         OPC_MoveChild, 10,
/*74357*/         OPC_RecordNode, // #9 = $tfe
/*74358*/         OPC_MoveParent,
/*74359*/         OPC_MoveChild, 11,
/*74361*/         OPC_RecordNode, // #10 = $lwe
/*74362*/         OPC_MoveParent,
/*74363*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74366*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74369*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74372*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74375*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74378*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74381*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74384*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74387*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74404*/       /*Scope*/ 65, /*->74470*/
/*74405*/         OPC_CheckChild1Type, MVT::v8i32,
/*74407*/         OPC_RecordChild2, // #1 = $rsrc
/*74408*/         OPC_RecordChild3, // #2 = $sampler
/*74409*/         OPC_RecordChild4, // #3 = $dmask
/*74410*/         OPC_RecordChild5, // #4 = $unorm
/*74411*/         OPC_RecordChild6, // #5 = $r128
/*74412*/         OPC_RecordChild7, // #6 = $da
/*74413*/         OPC_MoveChild, 8,
/*74415*/         OPC_RecordNode, // #7 = $glc
/*74416*/         OPC_MoveParent,
/*74417*/         OPC_MoveChild, 9,
/*74419*/         OPC_RecordNode, // #8 = $slc
/*74420*/         OPC_MoveParent,
/*74421*/         OPC_MoveChild, 10,
/*74423*/         OPC_RecordNode, // #9 = $tfe
/*74424*/         OPC_MoveParent,
/*74425*/         OPC_MoveChild, 11,
/*74427*/         OPC_RecordNode, // #10 = $lwe
/*74428*/         OPC_MoveParent,
/*74429*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74432*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74435*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74438*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74441*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74444*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74447*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74450*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74453*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74470*/       /*Scope*/ 65, /*->74536*/
/*74471*/         OPC_CheckChild1Type, MVT::v16i32,
/*74473*/         OPC_RecordChild2, // #1 = $rsrc
/*74474*/         OPC_RecordChild3, // #2 = $sampler
/*74475*/         OPC_RecordChild4, // #3 = $dmask
/*74476*/         OPC_RecordChild5, // #4 = $unorm
/*74477*/         OPC_RecordChild6, // #5 = $r128
/*74478*/         OPC_RecordChild7, // #6 = $da
/*74479*/         OPC_MoveChild, 8,
/*74481*/         OPC_RecordNode, // #7 = $glc
/*74482*/         OPC_MoveParent,
/*74483*/         OPC_MoveChild, 9,
/*74485*/         OPC_RecordNode, // #8 = $slc
/*74486*/         OPC_MoveParent,
/*74487*/         OPC_MoveChild, 10,
/*74489*/         OPC_RecordNode, // #9 = $tfe
/*74490*/         OPC_MoveParent,
/*74491*/         OPC_MoveChild, 11,
/*74493*/         OPC_RecordNode, // #10 = $lwe
/*74494*/         OPC_MoveParent,
/*74495*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74498*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74501*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74504*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74507*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74510*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74513*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74516*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74519*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74536*/       0, /*End of Scope*/
/*74537*/     /*Scope*/ 80|128,2/*336*/, /*->74875*/
/*74539*/       OPC_CheckChild0Integer, 84|128,47/*6100*/, 
/*74542*/       OPC_RecordChild1, // #0 = $addr
/*74543*/       OPC_Scope, 65, /*->74610*/ // 5 children in Scope
/*74545*/         OPC_CheckChild1Type, MVT::i32,
/*74547*/         OPC_RecordChild2, // #1 = $rsrc
/*74548*/         OPC_RecordChild3, // #2 = $sampler
/*74549*/         OPC_RecordChild4, // #3 = $dmask
/*74550*/         OPC_RecordChild5, // #4 = $unorm
/*74551*/         OPC_RecordChild6, // #5 = $r128
/*74552*/         OPC_RecordChild7, // #6 = $da
/*74553*/         OPC_MoveChild, 8,
/*74555*/         OPC_RecordNode, // #7 = $glc
/*74556*/         OPC_MoveParent,
/*74557*/         OPC_MoveChild, 9,
/*74559*/         OPC_RecordNode, // #8 = $slc
/*74560*/         OPC_MoveParent,
/*74561*/         OPC_MoveChild, 10,
/*74563*/         OPC_RecordNode, // #9 = $tfe
/*74564*/         OPC_MoveParent,
/*74565*/         OPC_MoveChild, 11,
/*74567*/         OPC_RecordNode, // #10 = $lwe
/*74568*/         OPC_MoveParent,
/*74569*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74572*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74575*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74578*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74581*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74584*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74587*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74590*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74593*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74610*/       /*Scope*/ 65, /*->74676*/
/*74611*/         OPC_CheckChild1Type, MVT::v2i32,
/*74613*/         OPC_RecordChild2, // #1 = $rsrc
/*74614*/         OPC_RecordChild3, // #2 = $sampler
/*74615*/         OPC_RecordChild4, // #3 = $dmask
/*74616*/         OPC_RecordChild5, // #4 = $unorm
/*74617*/         OPC_RecordChild6, // #5 = $r128
/*74618*/         OPC_RecordChild7, // #6 = $da
/*74619*/         OPC_MoveChild, 8,
/*74621*/         OPC_RecordNode, // #7 = $glc
/*74622*/         OPC_MoveParent,
/*74623*/         OPC_MoveChild, 9,
/*74625*/         OPC_RecordNode, // #8 = $slc
/*74626*/         OPC_MoveParent,
/*74627*/         OPC_MoveChild, 10,
/*74629*/         OPC_RecordNode, // #9 = $tfe
/*74630*/         OPC_MoveParent,
/*74631*/         OPC_MoveChild, 11,
/*74633*/         OPC_RecordNode, // #10 = $lwe
/*74634*/         OPC_MoveParent,
/*74635*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74638*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74641*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74644*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74647*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74650*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74653*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74656*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74659*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74676*/       /*Scope*/ 65, /*->74742*/
/*74677*/         OPC_CheckChild1Type, MVT::v4i32,
/*74679*/         OPC_RecordChild2, // #1 = $rsrc
/*74680*/         OPC_RecordChild3, // #2 = $sampler
/*74681*/         OPC_RecordChild4, // #3 = $dmask
/*74682*/         OPC_RecordChild5, // #4 = $unorm
/*74683*/         OPC_RecordChild6, // #5 = $r128
/*74684*/         OPC_RecordChild7, // #6 = $da
/*74685*/         OPC_MoveChild, 8,
/*74687*/         OPC_RecordNode, // #7 = $glc
/*74688*/         OPC_MoveParent,
/*74689*/         OPC_MoveChild, 9,
/*74691*/         OPC_RecordNode, // #8 = $slc
/*74692*/         OPC_MoveParent,
/*74693*/         OPC_MoveChild, 10,
/*74695*/         OPC_RecordNode, // #9 = $tfe
/*74696*/         OPC_MoveParent,
/*74697*/         OPC_MoveChild, 11,
/*74699*/         OPC_RecordNode, // #10 = $lwe
/*74700*/         OPC_MoveParent,
/*74701*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74704*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74707*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74710*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74713*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74716*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74719*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74722*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74725*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74742*/       /*Scope*/ 65, /*->74808*/
/*74743*/         OPC_CheckChild1Type, MVT::v8i32,
/*74745*/         OPC_RecordChild2, // #1 = $rsrc
/*74746*/         OPC_RecordChild3, // #2 = $sampler
/*74747*/         OPC_RecordChild4, // #3 = $dmask
/*74748*/         OPC_RecordChild5, // #4 = $unorm
/*74749*/         OPC_RecordChild6, // #5 = $r128
/*74750*/         OPC_RecordChild7, // #6 = $da
/*74751*/         OPC_MoveChild, 8,
/*74753*/         OPC_RecordNode, // #7 = $glc
/*74754*/         OPC_MoveParent,
/*74755*/         OPC_MoveChild, 9,
/*74757*/         OPC_RecordNode, // #8 = $slc
/*74758*/         OPC_MoveParent,
/*74759*/         OPC_MoveChild, 10,
/*74761*/         OPC_RecordNode, // #9 = $tfe
/*74762*/         OPC_MoveParent,
/*74763*/         OPC_MoveChild, 11,
/*74765*/         OPC_RecordNode, // #10 = $lwe
/*74766*/         OPC_MoveParent,
/*74767*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74770*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74773*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74776*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74779*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74782*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74785*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74788*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74791*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74808*/       /*Scope*/ 65, /*->74874*/
/*74809*/         OPC_CheckChild1Type, MVT::v16i32,
/*74811*/         OPC_RecordChild2, // #1 = $rsrc
/*74812*/         OPC_RecordChild3, // #2 = $sampler
/*74813*/         OPC_RecordChild4, // #3 = $dmask
/*74814*/         OPC_RecordChild5, // #4 = $unorm
/*74815*/         OPC_RecordChild6, // #5 = $r128
/*74816*/         OPC_RecordChild7, // #6 = $da
/*74817*/         OPC_MoveChild, 8,
/*74819*/         OPC_RecordNode, // #7 = $glc
/*74820*/         OPC_MoveParent,
/*74821*/         OPC_MoveChild, 9,
/*74823*/         OPC_RecordNode, // #8 = $slc
/*74824*/         OPC_MoveParent,
/*74825*/         OPC_MoveChild, 10,
/*74827*/         OPC_RecordNode, // #9 = $tfe
/*74828*/         OPC_MoveParent,
/*74829*/         OPC_MoveChild, 11,
/*74831*/         OPC_RecordNode, // #10 = $lwe
/*74832*/         OPC_MoveParent,
/*74833*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74836*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74839*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74842*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74845*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74848*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74851*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74854*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74857*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74874*/       0, /*End of Scope*/
/*74875*/     /*Scope*/ 80|128,2/*336*/, /*->75213*/
/*74877*/       OPC_CheckChild0Integer, 85|128,47/*6101*/, 
/*74880*/       OPC_RecordChild1, // #0 = $addr
/*74881*/       OPC_Scope, 65, /*->74948*/ // 5 children in Scope
/*74883*/         OPC_CheckChild1Type, MVT::i32,
/*74885*/         OPC_RecordChild2, // #1 = $rsrc
/*74886*/         OPC_RecordChild3, // #2 = $sampler
/*74887*/         OPC_RecordChild4, // #3 = $dmask
/*74888*/         OPC_RecordChild5, // #4 = $unorm
/*74889*/         OPC_RecordChild6, // #5 = $r128
/*74890*/         OPC_RecordChild7, // #6 = $da
/*74891*/         OPC_MoveChild, 8,
/*74893*/         OPC_RecordNode, // #7 = $glc
/*74894*/         OPC_MoveParent,
/*74895*/         OPC_MoveChild, 9,
/*74897*/         OPC_RecordNode, // #8 = $slc
/*74898*/         OPC_MoveParent,
/*74899*/         OPC_MoveChild, 10,
/*74901*/         OPC_RecordNode, // #9 = $tfe
/*74902*/         OPC_MoveParent,
/*74903*/         OPC_MoveChild, 11,
/*74905*/         OPC_RecordNode, // #10 = $lwe
/*74906*/         OPC_MoveParent,
/*74907*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74910*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74913*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74916*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74919*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74922*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74925*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74928*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74931*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74948*/       /*Scope*/ 65, /*->75014*/
/*74949*/         OPC_CheckChild1Type, MVT::v2i32,
/*74951*/         OPC_RecordChild2, // #1 = $rsrc
/*74952*/         OPC_RecordChild3, // #2 = $sampler
/*74953*/         OPC_RecordChild4, // #3 = $dmask
/*74954*/         OPC_RecordChild5, // #4 = $unorm
/*74955*/         OPC_RecordChild6, // #5 = $r128
/*74956*/         OPC_RecordChild7, // #6 = $da
/*74957*/         OPC_MoveChild, 8,
/*74959*/         OPC_RecordNode, // #7 = $glc
/*74960*/         OPC_MoveParent,
/*74961*/         OPC_MoveChild, 9,
/*74963*/         OPC_RecordNode, // #8 = $slc
/*74964*/         OPC_MoveParent,
/*74965*/         OPC_MoveChild, 10,
/*74967*/         OPC_RecordNode, // #9 = $tfe
/*74968*/         OPC_MoveParent,
/*74969*/         OPC_MoveChild, 11,
/*74971*/         OPC_RecordNode, // #10 = $lwe
/*74972*/         OPC_MoveParent,
/*74973*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74976*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74979*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74982*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74985*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74988*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74991*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74994*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74997*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75014*/       /*Scope*/ 65, /*->75080*/
/*75015*/         OPC_CheckChild1Type, MVT::v4i32,
/*75017*/         OPC_RecordChild2, // #1 = $rsrc
/*75018*/         OPC_RecordChild3, // #2 = $sampler
/*75019*/         OPC_RecordChild4, // #3 = $dmask
/*75020*/         OPC_RecordChild5, // #4 = $unorm
/*75021*/         OPC_RecordChild6, // #5 = $r128
/*75022*/         OPC_RecordChild7, // #6 = $da
/*75023*/         OPC_MoveChild, 8,
/*75025*/         OPC_RecordNode, // #7 = $glc
/*75026*/         OPC_MoveParent,
/*75027*/         OPC_MoveChild, 9,
/*75029*/         OPC_RecordNode, // #8 = $slc
/*75030*/         OPC_MoveParent,
/*75031*/         OPC_MoveChild, 10,
/*75033*/         OPC_RecordNode, // #9 = $tfe
/*75034*/         OPC_MoveParent,
/*75035*/         OPC_MoveChild, 11,
/*75037*/         OPC_RecordNode, // #10 = $lwe
/*75038*/         OPC_MoveParent,
/*75039*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75042*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75045*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75048*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75051*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75054*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75057*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75060*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75063*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75080*/       /*Scope*/ 65, /*->75146*/
/*75081*/         OPC_CheckChild1Type, MVT::v8i32,
/*75083*/         OPC_RecordChild2, // #1 = $rsrc
/*75084*/         OPC_RecordChild3, // #2 = $sampler
/*75085*/         OPC_RecordChild4, // #3 = $dmask
/*75086*/         OPC_RecordChild5, // #4 = $unorm
/*75087*/         OPC_RecordChild6, // #5 = $r128
/*75088*/         OPC_RecordChild7, // #6 = $da
/*75089*/         OPC_MoveChild, 8,
/*75091*/         OPC_RecordNode, // #7 = $glc
/*75092*/         OPC_MoveParent,
/*75093*/         OPC_MoveChild, 9,
/*75095*/         OPC_RecordNode, // #8 = $slc
/*75096*/         OPC_MoveParent,
/*75097*/         OPC_MoveChild, 10,
/*75099*/         OPC_RecordNode, // #9 = $tfe
/*75100*/         OPC_MoveParent,
/*75101*/         OPC_MoveChild, 11,
/*75103*/         OPC_RecordNode, // #10 = $lwe
/*75104*/         OPC_MoveParent,
/*75105*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75108*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75111*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75114*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75117*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75120*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75123*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75126*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75129*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75146*/       /*Scope*/ 65, /*->75212*/
/*75147*/         OPC_CheckChild1Type, MVT::v16i32,
/*75149*/         OPC_RecordChild2, // #1 = $rsrc
/*75150*/         OPC_RecordChild3, // #2 = $sampler
/*75151*/         OPC_RecordChild4, // #3 = $dmask
/*75152*/         OPC_RecordChild5, // #4 = $unorm
/*75153*/         OPC_RecordChild6, // #5 = $r128
/*75154*/         OPC_RecordChild7, // #6 = $da
/*75155*/         OPC_MoveChild, 8,
/*75157*/         OPC_RecordNode, // #7 = $glc
/*75158*/         OPC_MoveParent,
/*75159*/         OPC_MoveChild, 9,
/*75161*/         OPC_RecordNode, // #8 = $slc
/*75162*/         OPC_MoveParent,
/*75163*/         OPC_MoveChild, 10,
/*75165*/         OPC_RecordNode, // #9 = $tfe
/*75166*/         OPC_MoveParent,
/*75167*/         OPC_MoveChild, 11,
/*75169*/         OPC_RecordNode, // #10 = $lwe
/*75170*/         OPC_MoveParent,
/*75171*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75174*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75177*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75180*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75183*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75186*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75189*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75192*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75195*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75212*/       0, /*End of Scope*/
/*75213*/     /*Scope*/ 80|128,2/*336*/, /*->75551*/
/*75215*/       OPC_CheckChild0Integer, 88|128,47/*6104*/, 
/*75218*/       OPC_RecordChild1, // #0 = $addr
/*75219*/       OPC_Scope, 65, /*->75286*/ // 5 children in Scope
/*75221*/         OPC_CheckChild1Type, MVT::i32,
/*75223*/         OPC_RecordChild2, // #1 = $rsrc
/*75224*/         OPC_RecordChild3, // #2 = $sampler
/*75225*/         OPC_RecordChild4, // #3 = $dmask
/*75226*/         OPC_RecordChild5, // #4 = $unorm
/*75227*/         OPC_RecordChild6, // #5 = $r128
/*75228*/         OPC_RecordChild7, // #6 = $da
/*75229*/         OPC_MoveChild, 8,
/*75231*/         OPC_RecordNode, // #7 = $glc
/*75232*/         OPC_MoveParent,
/*75233*/         OPC_MoveChild, 9,
/*75235*/         OPC_RecordNode, // #8 = $slc
/*75236*/         OPC_MoveParent,
/*75237*/         OPC_MoveChild, 10,
/*75239*/         OPC_RecordNode, // #9 = $tfe
/*75240*/         OPC_MoveParent,
/*75241*/         OPC_MoveChild, 11,
/*75243*/         OPC_RecordNode, // #10 = $lwe
/*75244*/         OPC_MoveParent,
/*75245*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75248*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75251*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75254*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75257*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75260*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75263*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75266*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75269*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75286*/       /*Scope*/ 65, /*->75352*/
/*75287*/         OPC_CheckChild1Type, MVT::v2i32,
/*75289*/         OPC_RecordChild2, // #1 = $rsrc
/*75290*/         OPC_RecordChild3, // #2 = $sampler
/*75291*/         OPC_RecordChild4, // #3 = $dmask
/*75292*/         OPC_RecordChild5, // #4 = $unorm
/*75293*/         OPC_RecordChild6, // #5 = $r128
/*75294*/         OPC_RecordChild7, // #6 = $da
/*75295*/         OPC_MoveChild, 8,
/*75297*/         OPC_RecordNode, // #7 = $glc
/*75298*/         OPC_MoveParent,
/*75299*/         OPC_MoveChild, 9,
/*75301*/         OPC_RecordNode, // #8 = $slc
/*75302*/         OPC_MoveParent,
/*75303*/         OPC_MoveChild, 10,
/*75305*/         OPC_RecordNode, // #9 = $tfe
/*75306*/         OPC_MoveParent,
/*75307*/         OPC_MoveChild, 11,
/*75309*/         OPC_RecordNode, // #10 = $lwe
/*75310*/         OPC_MoveParent,
/*75311*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75314*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75317*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75320*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75323*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75326*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75329*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75332*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75335*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75352*/       /*Scope*/ 65, /*->75418*/
/*75353*/         OPC_CheckChild1Type, MVT::v4i32,
/*75355*/         OPC_RecordChild2, // #1 = $rsrc
/*75356*/         OPC_RecordChild3, // #2 = $sampler
/*75357*/         OPC_RecordChild4, // #3 = $dmask
/*75358*/         OPC_RecordChild5, // #4 = $unorm
/*75359*/         OPC_RecordChild6, // #5 = $r128
/*75360*/         OPC_RecordChild7, // #6 = $da
/*75361*/         OPC_MoveChild, 8,
/*75363*/         OPC_RecordNode, // #7 = $glc
/*75364*/         OPC_MoveParent,
/*75365*/         OPC_MoveChild, 9,
/*75367*/         OPC_RecordNode, // #8 = $slc
/*75368*/         OPC_MoveParent,
/*75369*/         OPC_MoveChild, 10,
/*75371*/         OPC_RecordNode, // #9 = $tfe
/*75372*/         OPC_MoveParent,
/*75373*/         OPC_MoveChild, 11,
/*75375*/         OPC_RecordNode, // #10 = $lwe
/*75376*/         OPC_MoveParent,
/*75377*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75383*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75386*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75389*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75392*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75395*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75398*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75401*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75418*/       /*Scope*/ 65, /*->75484*/
/*75419*/         OPC_CheckChild1Type, MVT::v8i32,
/*75421*/         OPC_RecordChild2, // #1 = $rsrc
/*75422*/         OPC_RecordChild3, // #2 = $sampler
/*75423*/         OPC_RecordChild4, // #3 = $dmask
/*75424*/         OPC_RecordChild5, // #4 = $unorm
/*75425*/         OPC_RecordChild6, // #5 = $r128
/*75426*/         OPC_RecordChild7, // #6 = $da
/*75427*/         OPC_MoveChild, 8,
/*75429*/         OPC_RecordNode, // #7 = $glc
/*75430*/         OPC_MoveParent,
/*75431*/         OPC_MoveChild, 9,
/*75433*/         OPC_RecordNode, // #8 = $slc
/*75434*/         OPC_MoveParent,
/*75435*/         OPC_MoveChild, 10,
/*75437*/         OPC_RecordNode, // #9 = $tfe
/*75438*/         OPC_MoveParent,
/*75439*/         OPC_MoveChild, 11,
/*75441*/         OPC_RecordNode, // #10 = $lwe
/*75442*/         OPC_MoveParent,
/*75443*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75446*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75449*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75452*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75455*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75458*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75461*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75464*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75467*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75484*/       /*Scope*/ 65, /*->75550*/
/*75485*/         OPC_CheckChild1Type, MVT::v16i32,
/*75487*/         OPC_RecordChild2, // #1 = $rsrc
/*75488*/         OPC_RecordChild3, // #2 = $sampler
/*75489*/         OPC_RecordChild4, // #3 = $dmask
/*75490*/         OPC_RecordChild5, // #4 = $unorm
/*75491*/         OPC_RecordChild6, // #5 = $r128
/*75492*/         OPC_RecordChild7, // #6 = $da
/*75493*/         OPC_MoveChild, 8,
/*75495*/         OPC_RecordNode, // #7 = $glc
/*75496*/         OPC_MoveParent,
/*75497*/         OPC_MoveChild, 9,
/*75499*/         OPC_RecordNode, // #8 = $slc
/*75500*/         OPC_MoveParent,
/*75501*/         OPC_MoveChild, 10,
/*75503*/         OPC_RecordNode, // #9 = $tfe
/*75504*/         OPC_MoveParent,
/*75505*/         OPC_MoveChild, 11,
/*75507*/         OPC_RecordNode, // #10 = $lwe
/*75508*/         OPC_MoveParent,
/*75509*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75512*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75515*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75518*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75521*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75524*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75527*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75530*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75533*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75550*/       0, /*End of Scope*/
/*75551*/     /*Scope*/ 80|128,2/*336*/, /*->75889*/
/*75553*/       OPC_CheckChild0Integer, 54|128,47/*6070*/, 
/*75556*/       OPC_RecordChild1, // #0 = $addr
/*75557*/       OPC_Scope, 65, /*->75624*/ // 5 children in Scope
/*75559*/         OPC_CheckChild1Type, MVT::i32,
/*75561*/         OPC_RecordChild2, // #1 = $rsrc
/*75562*/         OPC_RecordChild3, // #2 = $sampler
/*75563*/         OPC_RecordChild4, // #3 = $dmask
/*75564*/         OPC_RecordChild5, // #4 = $unorm
/*75565*/         OPC_RecordChild6, // #5 = $r128
/*75566*/         OPC_RecordChild7, // #6 = $da
/*75567*/         OPC_MoveChild, 8,
/*75569*/         OPC_RecordNode, // #7 = $glc
/*75570*/         OPC_MoveParent,
/*75571*/         OPC_MoveChild, 9,
/*75573*/         OPC_RecordNode, // #8 = $slc
/*75574*/         OPC_MoveParent,
/*75575*/         OPC_MoveChild, 10,
/*75577*/         OPC_RecordNode, // #9 = $tfe
/*75578*/         OPC_MoveParent,
/*75579*/         OPC_MoveChild, 11,
/*75581*/         OPC_RecordNode, // #10 = $lwe
/*75582*/         OPC_MoveParent,
/*75583*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75586*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75589*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75592*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75595*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75598*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75601*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75604*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75607*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75624*/       /*Scope*/ 65, /*->75690*/
/*75625*/         OPC_CheckChild1Type, MVT::v2i32,
/*75627*/         OPC_RecordChild2, // #1 = $rsrc
/*75628*/         OPC_RecordChild3, // #2 = $sampler
/*75629*/         OPC_RecordChild4, // #3 = $dmask
/*75630*/         OPC_RecordChild5, // #4 = $unorm
/*75631*/         OPC_RecordChild6, // #5 = $r128
/*75632*/         OPC_RecordChild7, // #6 = $da
/*75633*/         OPC_MoveChild, 8,
/*75635*/         OPC_RecordNode, // #7 = $glc
/*75636*/         OPC_MoveParent,
/*75637*/         OPC_MoveChild, 9,
/*75639*/         OPC_RecordNode, // #8 = $slc
/*75640*/         OPC_MoveParent,
/*75641*/         OPC_MoveChild, 10,
/*75643*/         OPC_RecordNode, // #9 = $tfe
/*75644*/         OPC_MoveParent,
/*75645*/         OPC_MoveChild, 11,
/*75647*/         OPC_RecordNode, // #10 = $lwe
/*75648*/         OPC_MoveParent,
/*75649*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75652*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75655*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75658*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75661*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75664*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75667*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75670*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75673*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75690*/       /*Scope*/ 65, /*->75756*/
/*75691*/         OPC_CheckChild1Type, MVT::v4i32,
/*75693*/         OPC_RecordChild2, // #1 = $rsrc
/*75694*/         OPC_RecordChild3, // #2 = $sampler
/*75695*/         OPC_RecordChild4, // #3 = $dmask
/*75696*/         OPC_RecordChild5, // #4 = $unorm
/*75697*/         OPC_RecordChild6, // #5 = $r128
/*75698*/         OPC_RecordChild7, // #6 = $da
/*75699*/         OPC_MoveChild, 8,
/*75701*/         OPC_RecordNode, // #7 = $glc
/*75702*/         OPC_MoveParent,
/*75703*/         OPC_MoveChild, 9,
/*75705*/         OPC_RecordNode, // #8 = $slc
/*75706*/         OPC_MoveParent,
/*75707*/         OPC_MoveChild, 10,
/*75709*/         OPC_RecordNode, // #9 = $tfe
/*75710*/         OPC_MoveParent,
/*75711*/         OPC_MoveChild, 11,
/*75713*/         OPC_RecordNode, // #10 = $lwe
/*75714*/         OPC_MoveParent,
/*75715*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75718*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75721*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75724*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75727*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75730*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75733*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75736*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75739*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75756*/       /*Scope*/ 65, /*->75822*/
/*75757*/         OPC_CheckChild1Type, MVT::v8i32,
/*75759*/         OPC_RecordChild2, // #1 = $rsrc
/*75760*/         OPC_RecordChild3, // #2 = $sampler
/*75761*/         OPC_RecordChild4, // #3 = $dmask
/*75762*/         OPC_RecordChild5, // #4 = $unorm
/*75763*/         OPC_RecordChild6, // #5 = $r128
/*75764*/         OPC_RecordChild7, // #6 = $da
/*75765*/         OPC_MoveChild, 8,
/*75767*/         OPC_RecordNode, // #7 = $glc
/*75768*/         OPC_MoveParent,
/*75769*/         OPC_MoveChild, 9,
/*75771*/         OPC_RecordNode, // #8 = $slc
/*75772*/         OPC_MoveParent,
/*75773*/         OPC_MoveChild, 10,
/*75775*/         OPC_RecordNode, // #9 = $tfe
/*75776*/         OPC_MoveParent,
/*75777*/         OPC_MoveChild, 11,
/*75779*/         OPC_RecordNode, // #10 = $lwe
/*75780*/         OPC_MoveParent,
/*75781*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75784*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75787*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75790*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75793*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75796*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75799*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75802*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75805*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75822*/       /*Scope*/ 65, /*->75888*/
/*75823*/         OPC_CheckChild1Type, MVT::v16i32,
/*75825*/         OPC_RecordChild2, // #1 = $rsrc
/*75826*/         OPC_RecordChild3, // #2 = $sampler
/*75827*/         OPC_RecordChild4, // #3 = $dmask
/*75828*/         OPC_RecordChild5, // #4 = $unorm
/*75829*/         OPC_RecordChild6, // #5 = $r128
/*75830*/         OPC_RecordChild7, // #6 = $da
/*75831*/         OPC_MoveChild, 8,
/*75833*/         OPC_RecordNode, // #7 = $glc
/*75834*/         OPC_MoveParent,
/*75835*/         OPC_MoveChild, 9,
/*75837*/         OPC_RecordNode, // #8 = $slc
/*75838*/         OPC_MoveParent,
/*75839*/         OPC_MoveChild, 10,
/*75841*/         OPC_RecordNode, // #9 = $tfe
/*75842*/         OPC_MoveParent,
/*75843*/         OPC_MoveChild, 11,
/*75845*/         OPC_RecordNode, // #10 = $lwe
/*75846*/         OPC_MoveParent,
/*75847*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75850*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75853*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75856*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75859*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75862*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75865*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75868*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75871*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75888*/       0, /*End of Scope*/
/*75889*/     /*Scope*/ 80|128,2/*336*/, /*->76227*/
/*75891*/       OPC_CheckChild0Integer, 55|128,47/*6071*/, 
/*75894*/       OPC_RecordChild1, // #0 = $addr
/*75895*/       OPC_Scope, 65, /*->75962*/ // 5 children in Scope
/*75897*/         OPC_CheckChild1Type, MVT::i32,
/*75899*/         OPC_RecordChild2, // #1 = $rsrc
/*75900*/         OPC_RecordChild3, // #2 = $sampler
/*75901*/         OPC_RecordChild4, // #3 = $dmask
/*75902*/         OPC_RecordChild5, // #4 = $unorm
/*75903*/         OPC_RecordChild6, // #5 = $r128
/*75904*/         OPC_RecordChild7, // #6 = $da
/*75905*/         OPC_MoveChild, 8,
/*75907*/         OPC_RecordNode, // #7 = $glc
/*75908*/         OPC_MoveParent,
/*75909*/         OPC_MoveChild, 9,
/*75911*/         OPC_RecordNode, // #8 = $slc
/*75912*/         OPC_MoveParent,
/*75913*/         OPC_MoveChild, 10,
/*75915*/         OPC_RecordNode, // #9 = $tfe
/*75916*/         OPC_MoveParent,
/*75917*/         OPC_MoveChild, 11,
/*75919*/         OPC_RecordNode, // #10 = $lwe
/*75920*/         OPC_MoveParent,
/*75921*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75924*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75927*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75930*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75933*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75936*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75939*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75942*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75945*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75962*/       /*Scope*/ 65, /*->76028*/
/*75963*/         OPC_CheckChild1Type, MVT::v2i32,
/*75965*/         OPC_RecordChild2, // #1 = $rsrc
/*75966*/         OPC_RecordChild3, // #2 = $sampler
/*75967*/         OPC_RecordChild4, // #3 = $dmask
/*75968*/         OPC_RecordChild5, // #4 = $unorm
/*75969*/         OPC_RecordChild6, // #5 = $r128
/*75970*/         OPC_RecordChild7, // #6 = $da
/*75971*/         OPC_MoveChild, 8,
/*75973*/         OPC_RecordNode, // #7 = $glc
/*75974*/         OPC_MoveParent,
/*75975*/         OPC_MoveChild, 9,
/*75977*/         OPC_RecordNode, // #8 = $slc
/*75978*/         OPC_MoveParent,
/*75979*/         OPC_MoveChild, 10,
/*75981*/         OPC_RecordNode, // #9 = $tfe
/*75982*/         OPC_MoveParent,
/*75983*/         OPC_MoveChild, 11,
/*75985*/         OPC_RecordNode, // #10 = $lwe
/*75986*/         OPC_MoveParent,
/*75987*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75990*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75993*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75996*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75999*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76002*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76005*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76008*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76011*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76028*/       /*Scope*/ 65, /*->76094*/
/*76029*/         OPC_CheckChild1Type, MVT::v4i32,
/*76031*/         OPC_RecordChild2, // #1 = $rsrc
/*76032*/         OPC_RecordChild3, // #2 = $sampler
/*76033*/         OPC_RecordChild4, // #3 = $dmask
/*76034*/         OPC_RecordChild5, // #4 = $unorm
/*76035*/         OPC_RecordChild6, // #5 = $r128
/*76036*/         OPC_RecordChild7, // #6 = $da
/*76037*/         OPC_MoveChild, 8,
/*76039*/         OPC_RecordNode, // #7 = $glc
/*76040*/         OPC_MoveParent,
/*76041*/         OPC_MoveChild, 9,
/*76043*/         OPC_RecordNode, // #8 = $slc
/*76044*/         OPC_MoveParent,
/*76045*/         OPC_MoveChild, 10,
/*76047*/         OPC_RecordNode, // #9 = $tfe
/*76048*/         OPC_MoveParent,
/*76049*/         OPC_MoveChild, 11,
/*76051*/         OPC_RecordNode, // #10 = $lwe
/*76052*/         OPC_MoveParent,
/*76053*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76056*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76059*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76062*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76065*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76068*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76071*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76074*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76077*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76094*/       /*Scope*/ 65, /*->76160*/
/*76095*/         OPC_CheckChild1Type, MVT::v8i32,
/*76097*/         OPC_RecordChild2, // #1 = $rsrc
/*76098*/         OPC_RecordChild3, // #2 = $sampler
/*76099*/         OPC_RecordChild4, // #3 = $dmask
/*76100*/         OPC_RecordChild5, // #4 = $unorm
/*76101*/         OPC_RecordChild6, // #5 = $r128
/*76102*/         OPC_RecordChild7, // #6 = $da
/*76103*/         OPC_MoveChild, 8,
/*76105*/         OPC_RecordNode, // #7 = $glc
/*76106*/         OPC_MoveParent,
/*76107*/         OPC_MoveChild, 9,
/*76109*/         OPC_RecordNode, // #8 = $slc
/*76110*/         OPC_MoveParent,
/*76111*/         OPC_MoveChild, 10,
/*76113*/         OPC_RecordNode, // #9 = $tfe
/*76114*/         OPC_MoveParent,
/*76115*/         OPC_MoveChild, 11,
/*76117*/         OPC_RecordNode, // #10 = $lwe
/*76118*/         OPC_MoveParent,
/*76119*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76122*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76125*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76128*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76131*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76134*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76137*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76140*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76143*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76160*/       /*Scope*/ 65, /*->76226*/
/*76161*/         OPC_CheckChild1Type, MVT::v16i32,
/*76163*/         OPC_RecordChild2, // #1 = $rsrc
/*76164*/         OPC_RecordChild3, // #2 = $sampler
/*76165*/         OPC_RecordChild4, // #3 = $dmask
/*76166*/         OPC_RecordChild5, // #4 = $unorm
/*76167*/         OPC_RecordChild6, // #5 = $r128
/*76168*/         OPC_RecordChild7, // #6 = $da
/*76169*/         OPC_MoveChild, 8,
/*76171*/         OPC_RecordNode, // #7 = $glc
/*76172*/         OPC_MoveParent,
/*76173*/         OPC_MoveChild, 9,
/*76175*/         OPC_RecordNode, // #8 = $slc
/*76176*/         OPC_MoveParent,
/*76177*/         OPC_MoveChild, 10,
/*76179*/         OPC_RecordNode, // #9 = $tfe
/*76180*/         OPC_MoveParent,
/*76181*/         OPC_MoveChild, 11,
/*76183*/         OPC_RecordNode, // #10 = $lwe
/*76184*/         OPC_MoveParent,
/*76185*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76188*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76191*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76194*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76197*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76200*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76203*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76206*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76209*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76226*/       0, /*End of Scope*/
/*76227*/     /*Scope*/ 80|128,2/*336*/, /*->76565*/
/*76229*/       OPC_CheckChild0Integer, 90|128,47/*6106*/, 
/*76232*/       OPC_RecordChild1, // #0 = $addr
/*76233*/       OPC_Scope, 65, /*->76300*/ // 5 children in Scope
/*76235*/         OPC_CheckChild1Type, MVT::i32,
/*76237*/         OPC_RecordChild2, // #1 = $rsrc
/*76238*/         OPC_RecordChild3, // #2 = $sampler
/*76239*/         OPC_RecordChild4, // #3 = $dmask
/*76240*/         OPC_RecordChild5, // #4 = $unorm
/*76241*/         OPC_RecordChild6, // #5 = $r128
/*76242*/         OPC_RecordChild7, // #6 = $da
/*76243*/         OPC_MoveChild, 8,
/*76245*/         OPC_RecordNode, // #7 = $glc
/*76246*/         OPC_MoveParent,
/*76247*/         OPC_MoveChild, 9,
/*76249*/         OPC_RecordNode, // #8 = $slc
/*76250*/         OPC_MoveParent,
/*76251*/         OPC_MoveChild, 10,
/*76253*/         OPC_RecordNode, // #9 = $tfe
/*76254*/         OPC_MoveParent,
/*76255*/         OPC_MoveChild, 11,
/*76257*/         OPC_RecordNode, // #10 = $lwe
/*76258*/         OPC_MoveParent,
/*76259*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76262*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76265*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76268*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76271*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76274*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76277*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76280*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76283*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76300*/       /*Scope*/ 65, /*->76366*/
/*76301*/         OPC_CheckChild1Type, MVT::v2i32,
/*76303*/         OPC_RecordChild2, // #1 = $rsrc
/*76304*/         OPC_RecordChild3, // #2 = $sampler
/*76305*/         OPC_RecordChild4, // #3 = $dmask
/*76306*/         OPC_RecordChild5, // #4 = $unorm
/*76307*/         OPC_RecordChild6, // #5 = $r128
/*76308*/         OPC_RecordChild7, // #6 = $da
/*76309*/         OPC_MoveChild, 8,
/*76311*/         OPC_RecordNode, // #7 = $glc
/*76312*/         OPC_MoveParent,
/*76313*/         OPC_MoveChild, 9,
/*76315*/         OPC_RecordNode, // #8 = $slc
/*76316*/         OPC_MoveParent,
/*76317*/         OPC_MoveChild, 10,
/*76319*/         OPC_RecordNode, // #9 = $tfe
/*76320*/         OPC_MoveParent,
/*76321*/         OPC_MoveChild, 11,
/*76323*/         OPC_RecordNode, // #10 = $lwe
/*76324*/         OPC_MoveParent,
/*76325*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76328*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76331*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76334*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76337*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76340*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76343*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76346*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76349*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76366*/       /*Scope*/ 65, /*->76432*/
/*76367*/         OPC_CheckChild1Type, MVT::v4i32,
/*76369*/         OPC_RecordChild2, // #1 = $rsrc
/*76370*/         OPC_RecordChild3, // #2 = $sampler
/*76371*/         OPC_RecordChild4, // #3 = $dmask
/*76372*/         OPC_RecordChild5, // #4 = $unorm
/*76373*/         OPC_RecordChild6, // #5 = $r128
/*76374*/         OPC_RecordChild7, // #6 = $da
/*76375*/         OPC_MoveChild, 8,
/*76377*/         OPC_RecordNode, // #7 = $glc
/*76378*/         OPC_MoveParent,
/*76379*/         OPC_MoveChild, 9,
/*76381*/         OPC_RecordNode, // #8 = $slc
/*76382*/         OPC_MoveParent,
/*76383*/         OPC_MoveChild, 10,
/*76385*/         OPC_RecordNode, // #9 = $tfe
/*76386*/         OPC_MoveParent,
/*76387*/         OPC_MoveChild, 11,
/*76389*/         OPC_RecordNode, // #10 = $lwe
/*76390*/         OPC_MoveParent,
/*76391*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76394*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76397*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76400*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76403*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76406*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76409*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76412*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76415*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76432*/       /*Scope*/ 65, /*->76498*/
/*76433*/         OPC_CheckChild1Type, MVT::v8i32,
/*76435*/         OPC_RecordChild2, // #1 = $rsrc
/*76436*/         OPC_RecordChild3, // #2 = $sampler
/*76437*/         OPC_RecordChild4, // #3 = $dmask
/*76438*/         OPC_RecordChild5, // #4 = $unorm
/*76439*/         OPC_RecordChild6, // #5 = $r128
/*76440*/         OPC_RecordChild7, // #6 = $da
/*76441*/         OPC_MoveChild, 8,
/*76443*/         OPC_RecordNode, // #7 = $glc
/*76444*/         OPC_MoveParent,
/*76445*/         OPC_MoveChild, 9,
/*76447*/         OPC_RecordNode, // #8 = $slc
/*76448*/         OPC_MoveParent,
/*76449*/         OPC_MoveChild, 10,
/*76451*/         OPC_RecordNode, // #9 = $tfe
/*76452*/         OPC_MoveParent,
/*76453*/         OPC_MoveChild, 11,
/*76455*/         OPC_RecordNode, // #10 = $lwe
/*76456*/         OPC_MoveParent,
/*76457*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76460*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76463*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76466*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76469*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76472*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76475*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76478*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76481*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76498*/       /*Scope*/ 65, /*->76564*/
/*76499*/         OPC_CheckChild1Type, MVT::v16i32,
/*76501*/         OPC_RecordChild2, // #1 = $rsrc
/*76502*/         OPC_RecordChild3, // #2 = $sampler
/*76503*/         OPC_RecordChild4, // #3 = $dmask
/*76504*/         OPC_RecordChild5, // #4 = $unorm
/*76505*/         OPC_RecordChild6, // #5 = $r128
/*76506*/         OPC_RecordChild7, // #6 = $da
/*76507*/         OPC_MoveChild, 8,
/*76509*/         OPC_RecordNode, // #7 = $glc
/*76510*/         OPC_MoveParent,
/*76511*/         OPC_MoveChild, 9,
/*76513*/         OPC_RecordNode, // #8 = $slc
/*76514*/         OPC_MoveParent,
/*76515*/         OPC_MoveChild, 10,
/*76517*/         OPC_RecordNode, // #9 = $tfe
/*76518*/         OPC_MoveParent,
/*76519*/         OPC_MoveChild, 11,
/*76521*/         OPC_RecordNode, // #10 = $lwe
/*76522*/         OPC_MoveParent,
/*76523*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76526*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76529*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76532*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76535*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76538*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76541*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76544*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76547*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76564*/       0, /*End of Scope*/
/*76565*/     /*Scope*/ 80|128,2/*336*/, /*->76903*/
/*76567*/       OPC_CheckChild0Integer, 78|128,47/*6094*/, 
/*76570*/       OPC_RecordChild1, // #0 = $addr
/*76571*/       OPC_Scope, 65, /*->76638*/ // 5 children in Scope
/*76573*/         OPC_CheckChild1Type, MVT::i32,
/*76575*/         OPC_RecordChild2, // #1 = $rsrc
/*76576*/         OPC_RecordChild3, // #2 = $sampler
/*76577*/         OPC_RecordChild4, // #3 = $dmask
/*76578*/         OPC_RecordChild5, // #4 = $unorm
/*76579*/         OPC_RecordChild6, // #5 = $r128
/*76580*/         OPC_RecordChild7, // #6 = $da
/*76581*/         OPC_MoveChild, 8,
/*76583*/         OPC_RecordNode, // #7 = $glc
/*76584*/         OPC_MoveParent,
/*76585*/         OPC_MoveChild, 9,
/*76587*/         OPC_RecordNode, // #8 = $slc
/*76588*/         OPC_MoveParent,
/*76589*/         OPC_MoveChild, 10,
/*76591*/         OPC_RecordNode, // #9 = $tfe
/*76592*/         OPC_MoveParent,
/*76593*/         OPC_MoveChild, 11,
/*76595*/         OPC_RecordNode, // #10 = $lwe
/*76596*/         OPC_MoveParent,
/*76597*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76600*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76603*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76606*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76609*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76612*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76615*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76618*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76621*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76638*/       /*Scope*/ 65, /*->76704*/
/*76639*/         OPC_CheckChild1Type, MVT::v2i32,
/*76641*/         OPC_RecordChild2, // #1 = $rsrc
/*76642*/         OPC_RecordChild3, // #2 = $sampler
/*76643*/         OPC_RecordChild4, // #3 = $dmask
/*76644*/         OPC_RecordChild5, // #4 = $unorm
/*76645*/         OPC_RecordChild6, // #5 = $r128
/*76646*/         OPC_RecordChild7, // #6 = $da
/*76647*/         OPC_MoveChild, 8,
/*76649*/         OPC_RecordNode, // #7 = $glc
/*76650*/         OPC_MoveParent,
/*76651*/         OPC_MoveChild, 9,
/*76653*/         OPC_RecordNode, // #8 = $slc
/*76654*/         OPC_MoveParent,
/*76655*/         OPC_MoveChild, 10,
/*76657*/         OPC_RecordNode, // #9 = $tfe
/*76658*/         OPC_MoveParent,
/*76659*/         OPC_MoveChild, 11,
/*76661*/         OPC_RecordNode, // #10 = $lwe
/*76662*/         OPC_MoveParent,
/*76663*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76666*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76669*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76672*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76675*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76678*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76681*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76684*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76687*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76704*/       /*Scope*/ 65, /*->76770*/
/*76705*/         OPC_CheckChild1Type, MVT::v4i32,
/*76707*/         OPC_RecordChild2, // #1 = $rsrc
/*76708*/         OPC_RecordChild3, // #2 = $sampler
/*76709*/         OPC_RecordChild4, // #3 = $dmask
/*76710*/         OPC_RecordChild5, // #4 = $unorm
/*76711*/         OPC_RecordChild6, // #5 = $r128
/*76712*/         OPC_RecordChild7, // #6 = $da
/*76713*/         OPC_MoveChild, 8,
/*76715*/         OPC_RecordNode, // #7 = $glc
/*76716*/         OPC_MoveParent,
/*76717*/         OPC_MoveChild, 9,
/*76719*/         OPC_RecordNode, // #8 = $slc
/*76720*/         OPC_MoveParent,
/*76721*/         OPC_MoveChild, 10,
/*76723*/         OPC_RecordNode, // #9 = $tfe
/*76724*/         OPC_MoveParent,
/*76725*/         OPC_MoveChild, 11,
/*76727*/         OPC_RecordNode, // #10 = $lwe
/*76728*/         OPC_MoveParent,
/*76729*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76732*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76735*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76738*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76741*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76744*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76747*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76750*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76753*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76770*/       /*Scope*/ 65, /*->76836*/
/*76771*/         OPC_CheckChild1Type, MVT::v8i32,
/*76773*/         OPC_RecordChild2, // #1 = $rsrc
/*76774*/         OPC_RecordChild3, // #2 = $sampler
/*76775*/         OPC_RecordChild4, // #3 = $dmask
/*76776*/         OPC_RecordChild5, // #4 = $unorm
/*76777*/         OPC_RecordChild6, // #5 = $r128
/*76778*/         OPC_RecordChild7, // #6 = $da
/*76779*/         OPC_MoveChild, 8,
/*76781*/         OPC_RecordNode, // #7 = $glc
/*76782*/         OPC_MoveParent,
/*76783*/         OPC_MoveChild, 9,
/*76785*/         OPC_RecordNode, // #8 = $slc
/*76786*/         OPC_MoveParent,
/*76787*/         OPC_MoveChild, 10,
/*76789*/         OPC_RecordNode, // #9 = $tfe
/*76790*/         OPC_MoveParent,
/*76791*/         OPC_MoveChild, 11,
/*76793*/         OPC_RecordNode, // #10 = $lwe
/*76794*/         OPC_MoveParent,
/*76795*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76798*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76801*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76804*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76807*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76810*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76813*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76816*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76819*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76836*/       /*Scope*/ 65, /*->76902*/
/*76837*/         OPC_CheckChild1Type, MVT::v16i32,
/*76839*/         OPC_RecordChild2, // #1 = $rsrc
/*76840*/         OPC_RecordChild3, // #2 = $sampler
/*76841*/         OPC_RecordChild4, // #3 = $dmask
/*76842*/         OPC_RecordChild5, // #4 = $unorm
/*76843*/         OPC_RecordChild6, // #5 = $r128
/*76844*/         OPC_RecordChild7, // #6 = $da
/*76845*/         OPC_MoveChild, 8,
/*76847*/         OPC_RecordNode, // #7 = $glc
/*76848*/         OPC_MoveParent,
/*76849*/         OPC_MoveChild, 9,
/*76851*/         OPC_RecordNode, // #8 = $slc
/*76852*/         OPC_MoveParent,
/*76853*/         OPC_MoveChild, 10,
/*76855*/         OPC_RecordNode, // #9 = $tfe
/*76856*/         OPC_MoveParent,
/*76857*/         OPC_MoveChild, 11,
/*76859*/         OPC_RecordNode, // #10 = $lwe
/*76860*/         OPC_MoveParent,
/*76861*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76864*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76867*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76870*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76873*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76876*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76879*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76882*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76885*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76902*/       0, /*End of Scope*/
/*76903*/     /*Scope*/ 80|128,2/*336*/, /*->77241*/
/*76905*/       OPC_CheckChild0Integer, 79|128,47/*6095*/, 
/*76908*/       OPC_RecordChild1, // #0 = $addr
/*76909*/       OPC_Scope, 65, /*->76976*/ // 5 children in Scope
/*76911*/         OPC_CheckChild1Type, MVT::i32,
/*76913*/         OPC_RecordChild2, // #1 = $rsrc
/*76914*/         OPC_RecordChild3, // #2 = $sampler
/*76915*/         OPC_RecordChild4, // #3 = $dmask
/*76916*/         OPC_RecordChild5, // #4 = $unorm
/*76917*/         OPC_RecordChild6, // #5 = $r128
/*76918*/         OPC_RecordChild7, // #6 = $da
/*76919*/         OPC_MoveChild, 8,
/*76921*/         OPC_RecordNode, // #7 = $glc
/*76922*/         OPC_MoveParent,
/*76923*/         OPC_MoveChild, 9,
/*76925*/         OPC_RecordNode, // #8 = $slc
/*76926*/         OPC_MoveParent,
/*76927*/         OPC_MoveChild, 10,
/*76929*/         OPC_RecordNode, // #9 = $tfe
/*76930*/         OPC_MoveParent,
/*76931*/         OPC_MoveChild, 11,
/*76933*/         OPC_RecordNode, // #10 = $lwe
/*76934*/         OPC_MoveParent,
/*76935*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76938*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76941*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76944*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76947*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76950*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76953*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76956*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76959*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76976*/       /*Scope*/ 65, /*->77042*/
/*76977*/         OPC_CheckChild1Type, MVT::v2i32,
/*76979*/         OPC_RecordChild2, // #1 = $rsrc
/*76980*/         OPC_RecordChild3, // #2 = $sampler
/*76981*/         OPC_RecordChild4, // #3 = $dmask
/*76982*/         OPC_RecordChild5, // #4 = $unorm
/*76983*/         OPC_RecordChild6, // #5 = $r128
/*76984*/         OPC_RecordChild7, // #6 = $da
/*76985*/         OPC_MoveChild, 8,
/*76987*/         OPC_RecordNode, // #7 = $glc
/*76988*/         OPC_MoveParent,
/*76989*/         OPC_MoveChild, 9,
/*76991*/         OPC_RecordNode, // #8 = $slc
/*76992*/         OPC_MoveParent,
/*76993*/         OPC_MoveChild, 10,
/*76995*/         OPC_RecordNode, // #9 = $tfe
/*76996*/         OPC_MoveParent,
/*76997*/         OPC_MoveChild, 11,
/*76999*/         OPC_RecordNode, // #10 = $lwe
/*77000*/         OPC_MoveParent,
/*77001*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77004*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77007*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77010*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77013*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77016*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77019*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77022*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77025*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77042*/       /*Scope*/ 65, /*->77108*/
/*77043*/         OPC_CheckChild1Type, MVT::v4i32,
/*77045*/         OPC_RecordChild2, // #1 = $rsrc
/*77046*/         OPC_RecordChild3, // #2 = $sampler
/*77047*/         OPC_RecordChild4, // #3 = $dmask
/*77048*/         OPC_RecordChild5, // #4 = $unorm
/*77049*/         OPC_RecordChild6, // #5 = $r128
/*77050*/         OPC_RecordChild7, // #6 = $da
/*77051*/         OPC_MoveChild, 8,
/*77053*/         OPC_RecordNode, // #7 = $glc
/*77054*/         OPC_MoveParent,
/*77055*/         OPC_MoveChild, 9,
/*77057*/         OPC_RecordNode, // #8 = $slc
/*77058*/         OPC_MoveParent,
/*77059*/         OPC_MoveChild, 10,
/*77061*/         OPC_RecordNode, // #9 = $tfe
/*77062*/         OPC_MoveParent,
/*77063*/         OPC_MoveChild, 11,
/*77065*/         OPC_RecordNode, // #10 = $lwe
/*77066*/         OPC_MoveParent,
/*77067*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77070*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77073*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77076*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77079*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77082*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77085*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77088*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77091*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77108*/       /*Scope*/ 65, /*->77174*/
/*77109*/         OPC_CheckChild1Type, MVT::v8i32,
/*77111*/         OPC_RecordChild2, // #1 = $rsrc
/*77112*/         OPC_RecordChild3, // #2 = $sampler
/*77113*/         OPC_RecordChild4, // #3 = $dmask
/*77114*/         OPC_RecordChild5, // #4 = $unorm
/*77115*/         OPC_RecordChild6, // #5 = $r128
/*77116*/         OPC_RecordChild7, // #6 = $da
/*77117*/         OPC_MoveChild, 8,
/*77119*/         OPC_RecordNode, // #7 = $glc
/*77120*/         OPC_MoveParent,
/*77121*/         OPC_MoveChild, 9,
/*77123*/         OPC_RecordNode, // #8 = $slc
/*77124*/         OPC_MoveParent,
/*77125*/         OPC_MoveChild, 10,
/*77127*/         OPC_RecordNode, // #9 = $tfe
/*77128*/         OPC_MoveParent,
/*77129*/         OPC_MoveChild, 11,
/*77131*/         OPC_RecordNode, // #10 = $lwe
/*77132*/         OPC_MoveParent,
/*77133*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77136*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77139*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77142*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77145*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77148*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77151*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77154*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77157*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77174*/       /*Scope*/ 65, /*->77240*/
/*77175*/         OPC_CheckChild1Type, MVT::v16i32,
/*77177*/         OPC_RecordChild2, // #1 = $rsrc
/*77178*/         OPC_RecordChild3, // #2 = $sampler
/*77179*/         OPC_RecordChild4, // #3 = $dmask
/*77180*/         OPC_RecordChild5, // #4 = $unorm
/*77181*/         OPC_RecordChild6, // #5 = $r128
/*77182*/         OPC_RecordChild7, // #6 = $da
/*77183*/         OPC_MoveChild, 8,
/*77185*/         OPC_RecordNode, // #7 = $glc
/*77186*/         OPC_MoveParent,
/*77187*/         OPC_MoveChild, 9,
/*77189*/         OPC_RecordNode, // #8 = $slc
/*77190*/         OPC_MoveParent,
/*77191*/         OPC_MoveChild, 10,
/*77193*/         OPC_RecordNode, // #9 = $tfe
/*77194*/         OPC_MoveParent,
/*77195*/         OPC_MoveChild, 11,
/*77197*/         OPC_RecordNode, // #10 = $lwe
/*77198*/         OPC_MoveParent,
/*77199*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77202*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77205*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77208*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77211*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77214*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77217*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77223*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77240*/       0, /*End of Scope*/
/*77241*/     /*Scope*/ 80|128,2/*336*/, /*->77579*/
/*77243*/       OPC_CheckChild0Integer, 58|128,47/*6074*/, 
/*77246*/       OPC_RecordChild1, // #0 = $addr
/*77247*/       OPC_Scope, 65, /*->77314*/ // 5 children in Scope
/*77249*/         OPC_CheckChild1Type, MVT::i32,
/*77251*/         OPC_RecordChild2, // #1 = $rsrc
/*77252*/         OPC_RecordChild3, // #2 = $sampler
/*77253*/         OPC_RecordChild4, // #3 = $dmask
/*77254*/         OPC_RecordChild5, // #4 = $unorm
/*77255*/         OPC_RecordChild6, // #5 = $r128
/*77256*/         OPC_RecordChild7, // #6 = $da
/*77257*/         OPC_MoveChild, 8,
/*77259*/         OPC_RecordNode, // #7 = $glc
/*77260*/         OPC_MoveParent,
/*77261*/         OPC_MoveChild, 9,
/*77263*/         OPC_RecordNode, // #8 = $slc
/*77264*/         OPC_MoveParent,
/*77265*/         OPC_MoveChild, 10,
/*77267*/         OPC_RecordNode, // #9 = $tfe
/*77268*/         OPC_MoveParent,
/*77269*/         OPC_MoveChild, 11,
/*77271*/         OPC_RecordNode, // #10 = $lwe
/*77272*/         OPC_MoveParent,
/*77273*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77276*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77279*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77282*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77285*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77288*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77291*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77294*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77297*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77314*/       /*Scope*/ 65, /*->77380*/
/*77315*/         OPC_CheckChild1Type, MVT::v2i32,
/*77317*/         OPC_RecordChild2, // #1 = $rsrc
/*77318*/         OPC_RecordChild3, // #2 = $sampler
/*77319*/         OPC_RecordChild4, // #3 = $dmask
/*77320*/         OPC_RecordChild5, // #4 = $unorm
/*77321*/         OPC_RecordChild6, // #5 = $r128
/*77322*/         OPC_RecordChild7, // #6 = $da
/*77323*/         OPC_MoveChild, 8,
/*77325*/         OPC_RecordNode, // #7 = $glc
/*77326*/         OPC_MoveParent,
/*77327*/         OPC_MoveChild, 9,
/*77329*/         OPC_RecordNode, // #8 = $slc
/*77330*/         OPC_MoveParent,
/*77331*/         OPC_MoveChild, 10,
/*77333*/         OPC_RecordNode, // #9 = $tfe
/*77334*/         OPC_MoveParent,
/*77335*/         OPC_MoveChild, 11,
/*77337*/         OPC_RecordNode, // #10 = $lwe
/*77338*/         OPC_MoveParent,
/*77339*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77342*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77345*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77348*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77351*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77354*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77357*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77360*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77363*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77380*/       /*Scope*/ 65, /*->77446*/
/*77381*/         OPC_CheckChild1Type, MVT::v4i32,
/*77383*/         OPC_RecordChild2, // #1 = $rsrc
/*77384*/         OPC_RecordChild3, // #2 = $sampler
/*77385*/         OPC_RecordChild4, // #3 = $dmask
/*77386*/         OPC_RecordChild5, // #4 = $unorm
/*77387*/         OPC_RecordChild6, // #5 = $r128
/*77388*/         OPC_RecordChild7, // #6 = $da
/*77389*/         OPC_MoveChild, 8,
/*77391*/         OPC_RecordNode, // #7 = $glc
/*77392*/         OPC_MoveParent,
/*77393*/         OPC_MoveChild, 9,
/*77395*/         OPC_RecordNode, // #8 = $slc
/*77396*/         OPC_MoveParent,
/*77397*/         OPC_MoveChild, 10,
/*77399*/         OPC_RecordNode, // #9 = $tfe
/*77400*/         OPC_MoveParent,
/*77401*/         OPC_MoveChild, 11,
/*77403*/         OPC_RecordNode, // #10 = $lwe
/*77404*/         OPC_MoveParent,
/*77405*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77408*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77411*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77414*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77417*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77420*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77423*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77426*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77429*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77446*/       /*Scope*/ 65, /*->77512*/
/*77447*/         OPC_CheckChild1Type, MVT::v8i32,
/*77449*/         OPC_RecordChild2, // #1 = $rsrc
/*77450*/         OPC_RecordChild3, // #2 = $sampler
/*77451*/         OPC_RecordChild4, // #3 = $dmask
/*77452*/         OPC_RecordChild5, // #4 = $unorm
/*77453*/         OPC_RecordChild6, // #5 = $r128
/*77454*/         OPC_RecordChild7, // #6 = $da
/*77455*/         OPC_MoveChild, 8,
/*77457*/         OPC_RecordNode, // #7 = $glc
/*77458*/         OPC_MoveParent,
/*77459*/         OPC_MoveChild, 9,
/*77461*/         OPC_RecordNode, // #8 = $slc
/*77462*/         OPC_MoveParent,
/*77463*/         OPC_MoveChild, 10,
/*77465*/         OPC_RecordNode, // #9 = $tfe
/*77466*/         OPC_MoveParent,
/*77467*/         OPC_MoveChild, 11,
/*77469*/         OPC_RecordNode, // #10 = $lwe
/*77470*/         OPC_MoveParent,
/*77471*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77474*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77477*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77480*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77483*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77486*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77489*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77492*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77495*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77512*/       /*Scope*/ 65, /*->77578*/
/*77513*/         OPC_CheckChild1Type, MVT::v16i32,
/*77515*/         OPC_RecordChild2, // #1 = $rsrc
/*77516*/         OPC_RecordChild3, // #2 = $sampler
/*77517*/         OPC_RecordChild4, // #3 = $dmask
/*77518*/         OPC_RecordChild5, // #4 = $unorm
/*77519*/         OPC_RecordChild6, // #5 = $r128
/*77520*/         OPC_RecordChild7, // #6 = $da
/*77521*/         OPC_MoveChild, 8,
/*77523*/         OPC_RecordNode, // #7 = $glc
/*77524*/         OPC_MoveParent,
/*77525*/         OPC_MoveChild, 9,
/*77527*/         OPC_RecordNode, // #8 = $slc
/*77528*/         OPC_MoveParent,
/*77529*/         OPC_MoveChild, 10,
/*77531*/         OPC_RecordNode, // #9 = $tfe
/*77532*/         OPC_MoveParent,
/*77533*/         OPC_MoveChild, 11,
/*77535*/         OPC_RecordNode, // #10 = $lwe
/*77536*/         OPC_MoveParent,
/*77537*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77540*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77543*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77546*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77549*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77552*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77555*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77558*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77561*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77578*/       0, /*End of Scope*/
/*77579*/     /*Scope*/ 80|128,2/*336*/, /*->77917*/
/*77581*/       OPC_CheckChild0Integer, 67|128,47/*6083*/, 
/*77584*/       OPC_RecordChild1, // #0 = $addr
/*77585*/       OPC_Scope, 65, /*->77652*/ // 5 children in Scope
/*77587*/         OPC_CheckChild1Type, MVT::i32,
/*77589*/         OPC_RecordChild2, // #1 = $rsrc
/*77590*/         OPC_RecordChild3, // #2 = $sampler
/*77591*/         OPC_RecordChild4, // #3 = $dmask
/*77592*/         OPC_RecordChild5, // #4 = $unorm
/*77593*/         OPC_RecordChild6, // #5 = $r128
/*77594*/         OPC_RecordChild7, // #6 = $da
/*77595*/         OPC_MoveChild, 8,
/*77597*/         OPC_RecordNode, // #7 = $glc
/*77598*/         OPC_MoveParent,
/*77599*/         OPC_MoveChild, 9,
/*77601*/         OPC_RecordNode, // #8 = $slc
/*77602*/         OPC_MoveParent,
/*77603*/         OPC_MoveChild, 10,
/*77605*/         OPC_RecordNode, // #9 = $tfe
/*77606*/         OPC_MoveParent,
/*77607*/         OPC_MoveChild, 11,
/*77609*/         OPC_RecordNode, // #10 = $lwe
/*77610*/         OPC_MoveParent,
/*77611*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77614*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77617*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77620*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77623*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77626*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77629*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77632*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77635*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77652*/       /*Scope*/ 65, /*->77718*/
/*77653*/         OPC_CheckChild1Type, MVT::v2i32,
/*77655*/         OPC_RecordChild2, // #1 = $rsrc
/*77656*/         OPC_RecordChild3, // #2 = $sampler
/*77657*/         OPC_RecordChild4, // #3 = $dmask
/*77658*/         OPC_RecordChild5, // #4 = $unorm
/*77659*/         OPC_RecordChild6, // #5 = $r128
/*77660*/         OPC_RecordChild7, // #6 = $da
/*77661*/         OPC_MoveChild, 8,
/*77663*/         OPC_RecordNode, // #7 = $glc
/*77664*/         OPC_MoveParent,
/*77665*/         OPC_MoveChild, 9,
/*77667*/         OPC_RecordNode, // #8 = $slc
/*77668*/         OPC_MoveParent,
/*77669*/         OPC_MoveChild, 10,
/*77671*/         OPC_RecordNode, // #9 = $tfe
/*77672*/         OPC_MoveParent,
/*77673*/         OPC_MoveChild, 11,
/*77675*/         OPC_RecordNode, // #10 = $lwe
/*77676*/         OPC_MoveParent,
/*77677*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77680*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77683*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77686*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77689*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77692*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77695*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77698*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77701*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77718*/       /*Scope*/ 65, /*->77784*/
/*77719*/         OPC_CheckChild1Type, MVT::v4i32,
/*77721*/         OPC_RecordChild2, // #1 = $rsrc
/*77722*/         OPC_RecordChild3, // #2 = $sampler
/*77723*/         OPC_RecordChild4, // #3 = $dmask
/*77724*/         OPC_RecordChild5, // #4 = $unorm
/*77725*/         OPC_RecordChild6, // #5 = $r128
/*77726*/         OPC_RecordChild7, // #6 = $da
/*77727*/         OPC_MoveChild, 8,
/*77729*/         OPC_RecordNode, // #7 = $glc
/*77730*/         OPC_MoveParent,
/*77731*/         OPC_MoveChild, 9,
/*77733*/         OPC_RecordNode, // #8 = $slc
/*77734*/         OPC_MoveParent,
/*77735*/         OPC_MoveChild, 10,
/*77737*/         OPC_RecordNode, // #9 = $tfe
/*77738*/         OPC_MoveParent,
/*77739*/         OPC_MoveChild, 11,
/*77741*/         OPC_RecordNode, // #10 = $lwe
/*77742*/         OPC_MoveParent,
/*77743*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77746*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77749*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77752*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77755*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77758*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77761*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77764*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77767*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77784*/       /*Scope*/ 65, /*->77850*/
/*77785*/         OPC_CheckChild1Type, MVT::v8i32,
/*77787*/         OPC_RecordChild2, // #1 = $rsrc
/*77788*/         OPC_RecordChild3, // #2 = $sampler
/*77789*/         OPC_RecordChild4, // #3 = $dmask
/*77790*/         OPC_RecordChild5, // #4 = $unorm
/*77791*/         OPC_RecordChild6, // #5 = $r128
/*77792*/         OPC_RecordChild7, // #6 = $da
/*77793*/         OPC_MoveChild, 8,
/*77795*/         OPC_RecordNode, // #7 = $glc
/*77796*/         OPC_MoveParent,
/*77797*/         OPC_MoveChild, 9,
/*77799*/         OPC_RecordNode, // #8 = $slc
/*77800*/         OPC_MoveParent,
/*77801*/         OPC_MoveChild, 10,
/*77803*/         OPC_RecordNode, // #9 = $tfe
/*77804*/         OPC_MoveParent,
/*77805*/         OPC_MoveChild, 11,
/*77807*/         OPC_RecordNode, // #10 = $lwe
/*77808*/         OPC_MoveParent,
/*77809*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77812*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77815*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77818*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77821*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77824*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77827*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77830*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77833*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77850*/       /*Scope*/ 65, /*->77916*/
/*77851*/         OPC_CheckChild1Type, MVT::v16i32,
/*77853*/         OPC_RecordChild2, // #1 = $rsrc
/*77854*/         OPC_RecordChild3, // #2 = $sampler
/*77855*/         OPC_RecordChild4, // #3 = $dmask
/*77856*/         OPC_RecordChild5, // #4 = $unorm
/*77857*/         OPC_RecordChild6, // #5 = $r128
/*77858*/         OPC_RecordChild7, // #6 = $da
/*77859*/         OPC_MoveChild, 8,
/*77861*/         OPC_RecordNode, // #7 = $glc
/*77862*/         OPC_MoveParent,
/*77863*/         OPC_MoveChild, 9,
/*77865*/         OPC_RecordNode, // #8 = $slc
/*77866*/         OPC_MoveParent,
/*77867*/         OPC_MoveChild, 10,
/*77869*/         OPC_RecordNode, // #9 = $tfe
/*77870*/         OPC_MoveParent,
/*77871*/         OPC_MoveChild, 11,
/*77873*/         OPC_RecordNode, // #10 = $lwe
/*77874*/         OPC_MoveParent,
/*77875*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77878*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77881*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77884*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77887*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77890*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77893*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77896*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77899*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77916*/       0, /*End of Scope*/
/*77917*/     /*Scope*/ 80|128,2/*336*/, /*->78255*/
/*77919*/       OPC_CheckChild0Integer, 69|128,47/*6085*/, 
/*77922*/       OPC_RecordChild1, // #0 = $addr
/*77923*/       OPC_Scope, 65, /*->77990*/ // 5 children in Scope
/*77925*/         OPC_CheckChild1Type, MVT::i32,
/*77927*/         OPC_RecordChild2, // #1 = $rsrc
/*77928*/         OPC_RecordChild3, // #2 = $sampler
/*77929*/         OPC_RecordChild4, // #3 = $dmask
/*77930*/         OPC_RecordChild5, // #4 = $unorm
/*77931*/         OPC_RecordChild6, // #5 = $r128
/*77932*/         OPC_RecordChild7, // #6 = $da
/*77933*/         OPC_MoveChild, 8,
/*77935*/         OPC_RecordNode, // #7 = $glc
/*77936*/         OPC_MoveParent,
/*77937*/         OPC_MoveChild, 9,
/*77939*/         OPC_RecordNode, // #8 = $slc
/*77940*/         OPC_MoveParent,
/*77941*/         OPC_MoveChild, 10,
/*77943*/         OPC_RecordNode, // #9 = $tfe
/*77944*/         OPC_MoveParent,
/*77945*/         OPC_MoveChild, 11,
/*77947*/         OPC_RecordNode, // #10 = $lwe
/*77948*/         OPC_MoveParent,
/*77949*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77952*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77955*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77958*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77961*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77964*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77967*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77970*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77973*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77990*/       /*Scope*/ 65, /*->78056*/
/*77991*/         OPC_CheckChild1Type, MVT::v2i32,
/*77993*/         OPC_RecordChild2, // #1 = $rsrc
/*77994*/         OPC_RecordChild3, // #2 = $sampler
/*77995*/         OPC_RecordChild4, // #3 = $dmask
/*77996*/         OPC_RecordChild5, // #4 = $unorm
/*77997*/         OPC_RecordChild6, // #5 = $r128
/*77998*/         OPC_RecordChild7, // #6 = $da
/*77999*/         OPC_MoveChild, 8,
/*78001*/         OPC_RecordNode, // #7 = $glc
/*78002*/         OPC_MoveParent,
/*78003*/         OPC_MoveChild, 9,
/*78005*/         OPC_RecordNode, // #8 = $slc
/*78006*/         OPC_MoveParent,
/*78007*/         OPC_MoveChild, 10,
/*78009*/         OPC_RecordNode, // #9 = $tfe
/*78010*/         OPC_MoveParent,
/*78011*/         OPC_MoveChild, 11,
/*78013*/         OPC_RecordNode, // #10 = $lwe
/*78014*/         OPC_MoveParent,
/*78015*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78018*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78021*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78024*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78027*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78030*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78033*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78036*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78039*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78056*/       /*Scope*/ 65, /*->78122*/
/*78057*/         OPC_CheckChild1Type, MVT::v4i32,
/*78059*/         OPC_RecordChild2, // #1 = $rsrc
/*78060*/         OPC_RecordChild3, // #2 = $sampler
/*78061*/         OPC_RecordChild4, // #3 = $dmask
/*78062*/         OPC_RecordChild5, // #4 = $unorm
/*78063*/         OPC_RecordChild6, // #5 = $r128
/*78064*/         OPC_RecordChild7, // #6 = $da
/*78065*/         OPC_MoveChild, 8,
/*78067*/         OPC_RecordNode, // #7 = $glc
/*78068*/         OPC_MoveParent,
/*78069*/         OPC_MoveChild, 9,
/*78071*/         OPC_RecordNode, // #8 = $slc
/*78072*/         OPC_MoveParent,
/*78073*/         OPC_MoveChild, 10,
/*78075*/         OPC_RecordNode, // #9 = $tfe
/*78076*/         OPC_MoveParent,
/*78077*/         OPC_MoveChild, 11,
/*78079*/         OPC_RecordNode, // #10 = $lwe
/*78080*/         OPC_MoveParent,
/*78081*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78084*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78087*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78090*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78093*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78096*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78099*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78102*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78105*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78122*/       /*Scope*/ 65, /*->78188*/
/*78123*/         OPC_CheckChild1Type, MVT::v8i32,
/*78125*/         OPC_RecordChild2, // #1 = $rsrc
/*78126*/         OPC_RecordChild3, // #2 = $sampler
/*78127*/         OPC_RecordChild4, // #3 = $dmask
/*78128*/         OPC_RecordChild5, // #4 = $unorm
/*78129*/         OPC_RecordChild6, // #5 = $r128
/*78130*/         OPC_RecordChild7, // #6 = $da
/*78131*/         OPC_MoveChild, 8,
/*78133*/         OPC_RecordNode, // #7 = $glc
/*78134*/         OPC_MoveParent,
/*78135*/         OPC_MoveChild, 9,
/*78137*/         OPC_RecordNode, // #8 = $slc
/*78138*/         OPC_MoveParent,
/*78139*/         OPC_MoveChild, 10,
/*78141*/         OPC_RecordNode, // #9 = $tfe
/*78142*/         OPC_MoveParent,
/*78143*/         OPC_MoveChild, 11,
/*78145*/         OPC_RecordNode, // #10 = $lwe
/*78146*/         OPC_MoveParent,
/*78147*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78150*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78153*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78156*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78159*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78162*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78165*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78168*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78171*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78188*/       /*Scope*/ 65, /*->78254*/
/*78189*/         OPC_CheckChild1Type, MVT::v16i32,
/*78191*/         OPC_RecordChild2, // #1 = $rsrc
/*78192*/         OPC_RecordChild3, // #2 = $sampler
/*78193*/         OPC_RecordChild4, // #3 = $dmask
/*78194*/         OPC_RecordChild5, // #4 = $unorm
/*78195*/         OPC_RecordChild6, // #5 = $r128
/*78196*/         OPC_RecordChild7, // #6 = $da
/*78197*/         OPC_MoveChild, 8,
/*78199*/         OPC_RecordNode, // #7 = $glc
/*78200*/         OPC_MoveParent,
/*78201*/         OPC_MoveChild, 9,
/*78203*/         OPC_RecordNode, // #8 = $slc
/*78204*/         OPC_MoveParent,
/*78205*/         OPC_MoveChild, 10,
/*78207*/         OPC_RecordNode, // #9 = $tfe
/*78208*/         OPC_MoveParent,
/*78209*/         OPC_MoveChild, 11,
/*78211*/         OPC_RecordNode, // #10 = $lwe
/*78212*/         OPC_MoveParent,
/*78213*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78216*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78219*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78222*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78225*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78228*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78231*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78234*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78237*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78254*/       0, /*End of Scope*/
/*78255*/     /*Scope*/ 80|128,2/*336*/, /*->78593*/
/*78257*/       OPC_CheckChild0Integer, 70|128,47/*6086*/, 
/*78260*/       OPC_RecordChild1, // #0 = $addr
/*78261*/       OPC_Scope, 65, /*->78328*/ // 5 children in Scope
/*78263*/         OPC_CheckChild1Type, MVT::i32,
/*78265*/         OPC_RecordChild2, // #1 = $rsrc
/*78266*/         OPC_RecordChild3, // #2 = $sampler
/*78267*/         OPC_RecordChild4, // #3 = $dmask
/*78268*/         OPC_RecordChild5, // #4 = $unorm
/*78269*/         OPC_RecordChild6, // #5 = $r128
/*78270*/         OPC_RecordChild7, // #6 = $da
/*78271*/         OPC_MoveChild, 8,
/*78273*/         OPC_RecordNode, // #7 = $glc
/*78274*/         OPC_MoveParent,
/*78275*/         OPC_MoveChild, 9,
/*78277*/         OPC_RecordNode, // #8 = $slc
/*78278*/         OPC_MoveParent,
/*78279*/         OPC_MoveChild, 10,
/*78281*/         OPC_RecordNode, // #9 = $tfe
/*78282*/         OPC_MoveParent,
/*78283*/         OPC_MoveChild, 11,
/*78285*/         OPC_RecordNode, // #10 = $lwe
/*78286*/         OPC_MoveParent,
/*78287*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78290*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78293*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78296*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78299*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78302*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78305*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78308*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78311*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78328*/       /*Scope*/ 65, /*->78394*/
/*78329*/         OPC_CheckChild1Type, MVT::v2i32,
/*78331*/         OPC_RecordChild2, // #1 = $rsrc
/*78332*/         OPC_RecordChild3, // #2 = $sampler
/*78333*/         OPC_RecordChild4, // #3 = $dmask
/*78334*/         OPC_RecordChild5, // #4 = $unorm
/*78335*/         OPC_RecordChild6, // #5 = $r128
/*78336*/         OPC_RecordChild7, // #6 = $da
/*78337*/         OPC_MoveChild, 8,
/*78339*/         OPC_RecordNode, // #7 = $glc
/*78340*/         OPC_MoveParent,
/*78341*/         OPC_MoveChild, 9,
/*78343*/         OPC_RecordNode, // #8 = $slc
/*78344*/         OPC_MoveParent,
/*78345*/         OPC_MoveChild, 10,
/*78347*/         OPC_RecordNode, // #9 = $tfe
/*78348*/         OPC_MoveParent,
/*78349*/         OPC_MoveChild, 11,
/*78351*/         OPC_RecordNode, // #10 = $lwe
/*78352*/         OPC_MoveParent,
/*78353*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78356*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78359*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78362*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78365*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78368*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78371*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78374*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78377*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78394*/       /*Scope*/ 65, /*->78460*/
/*78395*/         OPC_CheckChild1Type, MVT::v4i32,
/*78397*/         OPC_RecordChild2, // #1 = $rsrc
/*78398*/         OPC_RecordChild3, // #2 = $sampler
/*78399*/         OPC_RecordChild4, // #3 = $dmask
/*78400*/         OPC_RecordChild5, // #4 = $unorm
/*78401*/         OPC_RecordChild6, // #5 = $r128
/*78402*/         OPC_RecordChild7, // #6 = $da
/*78403*/         OPC_MoveChild, 8,
/*78405*/         OPC_RecordNode, // #7 = $glc
/*78406*/         OPC_MoveParent,
/*78407*/         OPC_MoveChild, 9,
/*78409*/         OPC_RecordNode, // #8 = $slc
/*78410*/         OPC_MoveParent,
/*78411*/         OPC_MoveChild, 10,
/*78413*/         OPC_RecordNode, // #9 = $tfe
/*78414*/         OPC_MoveParent,
/*78415*/         OPC_MoveChild, 11,
/*78417*/         OPC_RecordNode, // #10 = $lwe
/*78418*/         OPC_MoveParent,
/*78419*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78422*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78425*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78428*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78431*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78434*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78437*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78440*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78443*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78460*/       /*Scope*/ 65, /*->78526*/
/*78461*/         OPC_CheckChild1Type, MVT::v8i32,
/*78463*/         OPC_RecordChild2, // #1 = $rsrc
/*78464*/         OPC_RecordChild3, // #2 = $sampler
/*78465*/         OPC_RecordChild4, // #3 = $dmask
/*78466*/         OPC_RecordChild5, // #4 = $unorm
/*78467*/         OPC_RecordChild6, // #5 = $r128
/*78468*/         OPC_RecordChild7, // #6 = $da
/*78469*/         OPC_MoveChild, 8,
/*78471*/         OPC_RecordNode, // #7 = $glc
/*78472*/         OPC_MoveParent,
/*78473*/         OPC_MoveChild, 9,
/*78475*/         OPC_RecordNode, // #8 = $slc
/*78476*/         OPC_MoveParent,
/*78477*/         OPC_MoveChild, 10,
/*78479*/         OPC_RecordNode, // #9 = $tfe
/*78480*/         OPC_MoveParent,
/*78481*/         OPC_MoveChild, 11,
/*78483*/         OPC_RecordNode, // #10 = $lwe
/*78484*/         OPC_MoveParent,
/*78485*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78488*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78491*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78494*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78497*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78500*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78503*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78506*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78509*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78526*/       /*Scope*/ 65, /*->78592*/
/*78527*/         OPC_CheckChild1Type, MVT::v16i32,
/*78529*/         OPC_RecordChild2, // #1 = $rsrc
/*78530*/         OPC_RecordChild3, // #2 = $sampler
/*78531*/         OPC_RecordChild4, // #3 = $dmask
/*78532*/         OPC_RecordChild5, // #4 = $unorm
/*78533*/         OPC_RecordChild6, // #5 = $r128
/*78534*/         OPC_RecordChild7, // #6 = $da
/*78535*/         OPC_MoveChild, 8,
/*78537*/         OPC_RecordNode, // #7 = $glc
/*78538*/         OPC_MoveParent,
/*78539*/         OPC_MoveChild, 9,
/*78541*/         OPC_RecordNode, // #8 = $slc
/*78542*/         OPC_MoveParent,
/*78543*/         OPC_MoveChild, 10,
/*78545*/         OPC_RecordNode, // #9 = $tfe
/*78546*/         OPC_MoveParent,
/*78547*/         OPC_MoveChild, 11,
/*78549*/         OPC_RecordNode, // #10 = $lwe
/*78550*/         OPC_MoveParent,
/*78551*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78554*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78557*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78560*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78563*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78566*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78569*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78572*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78575*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78592*/       0, /*End of Scope*/
/*78593*/     /*Scope*/ 80|128,2/*336*/, /*->78931*/
/*78595*/       OPC_CheckChild0Integer, 73|128,47/*6089*/, 
/*78598*/       OPC_RecordChild1, // #0 = $addr
/*78599*/       OPC_Scope, 65, /*->78666*/ // 5 children in Scope
/*78601*/         OPC_CheckChild1Type, MVT::i32,
/*78603*/         OPC_RecordChild2, // #1 = $rsrc
/*78604*/         OPC_RecordChild3, // #2 = $sampler
/*78605*/         OPC_RecordChild4, // #3 = $dmask
/*78606*/         OPC_RecordChild5, // #4 = $unorm
/*78607*/         OPC_RecordChild6, // #5 = $r128
/*78608*/         OPC_RecordChild7, // #6 = $da
/*78609*/         OPC_MoveChild, 8,
/*78611*/         OPC_RecordNode, // #7 = $glc
/*78612*/         OPC_MoveParent,
/*78613*/         OPC_MoveChild, 9,
/*78615*/         OPC_RecordNode, // #8 = $slc
/*78616*/         OPC_MoveParent,
/*78617*/         OPC_MoveChild, 10,
/*78619*/         OPC_RecordNode, // #9 = $tfe
/*78620*/         OPC_MoveParent,
/*78621*/         OPC_MoveChild, 11,
/*78623*/         OPC_RecordNode, // #10 = $lwe
/*78624*/         OPC_MoveParent,
/*78625*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78628*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78631*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78634*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78637*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78640*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78643*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78646*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78649*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78666*/       /*Scope*/ 65, /*->78732*/
/*78667*/         OPC_CheckChild1Type, MVT::v2i32,
/*78669*/         OPC_RecordChild2, // #1 = $rsrc
/*78670*/         OPC_RecordChild3, // #2 = $sampler
/*78671*/         OPC_RecordChild4, // #3 = $dmask
/*78672*/         OPC_RecordChild5, // #4 = $unorm
/*78673*/         OPC_RecordChild6, // #5 = $r128
/*78674*/         OPC_RecordChild7, // #6 = $da
/*78675*/         OPC_MoveChild, 8,
/*78677*/         OPC_RecordNode, // #7 = $glc
/*78678*/         OPC_MoveParent,
/*78679*/         OPC_MoveChild, 9,
/*78681*/         OPC_RecordNode, // #8 = $slc
/*78682*/         OPC_MoveParent,
/*78683*/         OPC_MoveChild, 10,
/*78685*/         OPC_RecordNode, // #9 = $tfe
/*78686*/         OPC_MoveParent,
/*78687*/         OPC_MoveChild, 11,
/*78689*/         OPC_RecordNode, // #10 = $lwe
/*78690*/         OPC_MoveParent,
/*78691*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78694*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78697*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78700*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78703*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78706*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78709*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78712*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78715*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78732*/       /*Scope*/ 65, /*->78798*/
/*78733*/         OPC_CheckChild1Type, MVT::v4i32,
/*78735*/         OPC_RecordChild2, // #1 = $rsrc
/*78736*/         OPC_RecordChild3, // #2 = $sampler
/*78737*/         OPC_RecordChild4, // #3 = $dmask
/*78738*/         OPC_RecordChild5, // #4 = $unorm
/*78739*/         OPC_RecordChild6, // #5 = $r128
/*78740*/         OPC_RecordChild7, // #6 = $da
/*78741*/         OPC_MoveChild, 8,
/*78743*/         OPC_RecordNode, // #7 = $glc
/*78744*/         OPC_MoveParent,
/*78745*/         OPC_MoveChild, 9,
/*78747*/         OPC_RecordNode, // #8 = $slc
/*78748*/         OPC_MoveParent,
/*78749*/         OPC_MoveChild, 10,
/*78751*/         OPC_RecordNode, // #9 = $tfe
/*78752*/         OPC_MoveParent,
/*78753*/         OPC_MoveChild, 11,
/*78755*/         OPC_RecordNode, // #10 = $lwe
/*78756*/         OPC_MoveParent,
/*78757*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78760*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78763*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78766*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78769*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78772*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78775*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78778*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78781*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78798*/       /*Scope*/ 65, /*->78864*/
/*78799*/         OPC_CheckChild1Type, MVT::v8i32,
/*78801*/         OPC_RecordChild2, // #1 = $rsrc
/*78802*/         OPC_RecordChild3, // #2 = $sampler
/*78803*/         OPC_RecordChild4, // #3 = $dmask
/*78804*/         OPC_RecordChild5, // #4 = $unorm
/*78805*/         OPC_RecordChild6, // #5 = $r128
/*78806*/         OPC_RecordChild7, // #6 = $da
/*78807*/         OPC_MoveChild, 8,
/*78809*/         OPC_RecordNode, // #7 = $glc
/*78810*/         OPC_MoveParent,
/*78811*/         OPC_MoveChild, 9,
/*78813*/         OPC_RecordNode, // #8 = $slc
/*78814*/         OPC_MoveParent,
/*78815*/         OPC_MoveChild, 10,
/*78817*/         OPC_RecordNode, // #9 = $tfe
/*78818*/         OPC_MoveParent,
/*78819*/         OPC_MoveChild, 11,
/*78821*/         OPC_RecordNode, // #10 = $lwe
/*78822*/         OPC_MoveParent,
/*78823*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78826*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78829*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78832*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78835*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78838*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78841*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78844*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78847*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78864*/       /*Scope*/ 65, /*->78930*/
/*78865*/         OPC_CheckChild1Type, MVT::v16i32,
/*78867*/         OPC_RecordChild2, // #1 = $rsrc
/*78868*/         OPC_RecordChild3, // #2 = $sampler
/*78869*/         OPC_RecordChild4, // #3 = $dmask
/*78870*/         OPC_RecordChild5, // #4 = $unorm
/*78871*/         OPC_RecordChild6, // #5 = $r128
/*78872*/         OPC_RecordChild7, // #6 = $da
/*78873*/         OPC_MoveChild, 8,
/*78875*/         OPC_RecordNode, // #7 = $glc
/*78876*/         OPC_MoveParent,
/*78877*/         OPC_MoveChild, 9,
/*78879*/         OPC_RecordNode, // #8 = $slc
/*78880*/         OPC_MoveParent,
/*78881*/         OPC_MoveChild, 10,
/*78883*/         OPC_RecordNode, // #9 = $tfe
/*78884*/         OPC_MoveParent,
/*78885*/         OPC_MoveChild, 11,
/*78887*/         OPC_RecordNode, // #10 = $lwe
/*78888*/         OPC_MoveParent,
/*78889*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78892*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78895*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78898*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78901*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78904*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78907*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78910*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78913*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78930*/       0, /*End of Scope*/
/*78931*/     /*Scope*/ 80|128,2/*336*/, /*->79269*/
/*78933*/       OPC_CheckChild0Integer, 59|128,47/*6075*/, 
/*78936*/       OPC_RecordChild1, // #0 = $addr
/*78937*/       OPC_Scope, 65, /*->79004*/ // 5 children in Scope
/*78939*/         OPC_CheckChild1Type, MVT::i32,
/*78941*/         OPC_RecordChild2, // #1 = $rsrc
/*78942*/         OPC_RecordChild3, // #2 = $sampler
/*78943*/         OPC_RecordChild4, // #3 = $dmask
/*78944*/         OPC_RecordChild5, // #4 = $unorm
/*78945*/         OPC_RecordChild6, // #5 = $r128
/*78946*/         OPC_RecordChild7, // #6 = $da
/*78947*/         OPC_MoveChild, 8,
/*78949*/         OPC_RecordNode, // #7 = $glc
/*78950*/         OPC_MoveParent,
/*78951*/         OPC_MoveChild, 9,
/*78953*/         OPC_RecordNode, // #8 = $slc
/*78954*/         OPC_MoveParent,
/*78955*/         OPC_MoveChild, 10,
/*78957*/         OPC_RecordNode, // #9 = $tfe
/*78958*/         OPC_MoveParent,
/*78959*/         OPC_MoveChild, 11,
/*78961*/         OPC_RecordNode, // #10 = $lwe
/*78962*/         OPC_MoveParent,
/*78963*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78966*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78969*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78972*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78975*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78978*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78981*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78984*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78987*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79004*/       /*Scope*/ 65, /*->79070*/
/*79005*/         OPC_CheckChild1Type, MVT::v2i32,
/*79007*/         OPC_RecordChild2, // #1 = $rsrc
/*79008*/         OPC_RecordChild3, // #2 = $sampler
/*79009*/         OPC_RecordChild4, // #3 = $dmask
/*79010*/         OPC_RecordChild5, // #4 = $unorm
/*79011*/         OPC_RecordChild6, // #5 = $r128
/*79012*/         OPC_RecordChild7, // #6 = $da
/*79013*/         OPC_MoveChild, 8,
/*79015*/         OPC_RecordNode, // #7 = $glc
/*79016*/         OPC_MoveParent,
/*79017*/         OPC_MoveChild, 9,
/*79019*/         OPC_RecordNode, // #8 = $slc
/*79020*/         OPC_MoveParent,
/*79021*/         OPC_MoveChild, 10,
/*79023*/         OPC_RecordNode, // #9 = $tfe
/*79024*/         OPC_MoveParent,
/*79025*/         OPC_MoveChild, 11,
/*79027*/         OPC_RecordNode, // #10 = $lwe
/*79028*/         OPC_MoveParent,
/*79029*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79032*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79035*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79038*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79041*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79044*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79047*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79050*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79053*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79070*/       /*Scope*/ 65, /*->79136*/
/*79071*/         OPC_CheckChild1Type, MVT::v4i32,
/*79073*/         OPC_RecordChild2, // #1 = $rsrc
/*79074*/         OPC_RecordChild3, // #2 = $sampler
/*79075*/         OPC_RecordChild4, // #3 = $dmask
/*79076*/         OPC_RecordChild5, // #4 = $unorm
/*79077*/         OPC_RecordChild6, // #5 = $r128
/*79078*/         OPC_RecordChild7, // #6 = $da
/*79079*/         OPC_MoveChild, 8,
/*79081*/         OPC_RecordNode, // #7 = $glc
/*79082*/         OPC_MoveParent,
/*79083*/         OPC_MoveChild, 9,
/*79085*/         OPC_RecordNode, // #8 = $slc
/*79086*/         OPC_MoveParent,
/*79087*/         OPC_MoveChild, 10,
/*79089*/         OPC_RecordNode, // #9 = $tfe
/*79090*/         OPC_MoveParent,
/*79091*/         OPC_MoveChild, 11,
/*79093*/         OPC_RecordNode, // #10 = $lwe
/*79094*/         OPC_MoveParent,
/*79095*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79098*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79101*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79104*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79107*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79110*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79113*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79116*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79119*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79136*/       /*Scope*/ 65, /*->79202*/
/*79137*/         OPC_CheckChild1Type, MVT::v8i32,
/*79139*/         OPC_RecordChild2, // #1 = $rsrc
/*79140*/         OPC_RecordChild3, // #2 = $sampler
/*79141*/         OPC_RecordChild4, // #3 = $dmask
/*79142*/         OPC_RecordChild5, // #4 = $unorm
/*79143*/         OPC_RecordChild6, // #5 = $r128
/*79144*/         OPC_RecordChild7, // #6 = $da
/*79145*/         OPC_MoveChild, 8,
/*79147*/         OPC_RecordNode, // #7 = $glc
/*79148*/         OPC_MoveParent,
/*79149*/         OPC_MoveChild, 9,
/*79151*/         OPC_RecordNode, // #8 = $slc
/*79152*/         OPC_MoveParent,
/*79153*/         OPC_MoveChild, 10,
/*79155*/         OPC_RecordNode, // #9 = $tfe
/*79156*/         OPC_MoveParent,
/*79157*/         OPC_MoveChild, 11,
/*79159*/         OPC_RecordNode, // #10 = $lwe
/*79160*/         OPC_MoveParent,
/*79161*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79164*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79167*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79170*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79173*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79176*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79179*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79182*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79185*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79202*/       /*Scope*/ 65, /*->79268*/
/*79203*/         OPC_CheckChild1Type, MVT::v16i32,
/*79205*/         OPC_RecordChild2, // #1 = $rsrc
/*79206*/         OPC_RecordChild3, // #2 = $sampler
/*79207*/         OPC_RecordChild4, // #3 = $dmask
/*79208*/         OPC_RecordChild5, // #4 = $unorm
/*79209*/         OPC_RecordChild6, // #5 = $r128
/*79210*/         OPC_RecordChild7, // #6 = $da
/*79211*/         OPC_MoveChild, 8,
/*79213*/         OPC_RecordNode, // #7 = $glc
/*79214*/         OPC_MoveParent,
/*79215*/         OPC_MoveChild, 9,
/*79217*/         OPC_RecordNode, // #8 = $slc
/*79218*/         OPC_MoveParent,
/*79219*/         OPC_MoveChild, 10,
/*79221*/         OPC_RecordNode, // #9 = $tfe
/*79222*/         OPC_MoveParent,
/*79223*/         OPC_MoveChild, 11,
/*79225*/         OPC_RecordNode, // #10 = $lwe
/*79226*/         OPC_MoveParent,
/*79227*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79230*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79233*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79236*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79239*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79242*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79245*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79248*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79251*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79268*/       0, /*End of Scope*/
/*79269*/     /*Scope*/ 80|128,2/*336*/, /*->79607*/
/*79271*/       OPC_CheckChild0Integer, 60|128,47/*6076*/, 
/*79274*/       OPC_RecordChild1, // #0 = $addr
/*79275*/       OPC_Scope, 65, /*->79342*/ // 5 children in Scope
/*79277*/         OPC_CheckChild1Type, MVT::i32,
/*79279*/         OPC_RecordChild2, // #1 = $rsrc
/*79280*/         OPC_RecordChild3, // #2 = $sampler
/*79281*/         OPC_RecordChild4, // #3 = $dmask
/*79282*/         OPC_RecordChild5, // #4 = $unorm
/*79283*/         OPC_RecordChild6, // #5 = $r128
/*79284*/         OPC_RecordChild7, // #6 = $da
/*79285*/         OPC_MoveChild, 8,
/*79287*/         OPC_RecordNode, // #7 = $glc
/*79288*/         OPC_MoveParent,
/*79289*/         OPC_MoveChild, 9,
/*79291*/         OPC_RecordNode, // #8 = $slc
/*79292*/         OPC_MoveParent,
/*79293*/         OPC_MoveChild, 10,
/*79295*/         OPC_RecordNode, // #9 = $tfe
/*79296*/         OPC_MoveParent,
/*79297*/         OPC_MoveChild, 11,
/*79299*/         OPC_RecordNode, // #10 = $lwe
/*79300*/         OPC_MoveParent,
/*79301*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79304*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79307*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79310*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79313*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79316*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79319*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79322*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79325*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79342*/       /*Scope*/ 65, /*->79408*/
/*79343*/         OPC_CheckChild1Type, MVT::v2i32,
/*79345*/         OPC_RecordChild2, // #1 = $rsrc
/*79346*/         OPC_RecordChild3, // #2 = $sampler
/*79347*/         OPC_RecordChild4, // #3 = $dmask
/*79348*/         OPC_RecordChild5, // #4 = $unorm
/*79349*/         OPC_RecordChild6, // #5 = $r128
/*79350*/         OPC_RecordChild7, // #6 = $da
/*79351*/         OPC_MoveChild, 8,
/*79353*/         OPC_RecordNode, // #7 = $glc
/*79354*/         OPC_MoveParent,
/*79355*/         OPC_MoveChild, 9,
/*79357*/         OPC_RecordNode, // #8 = $slc
/*79358*/         OPC_MoveParent,
/*79359*/         OPC_MoveChild, 10,
/*79361*/         OPC_RecordNode, // #9 = $tfe
/*79362*/         OPC_MoveParent,
/*79363*/         OPC_MoveChild, 11,
/*79365*/         OPC_RecordNode, // #10 = $lwe
/*79366*/         OPC_MoveParent,
/*79367*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79370*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79373*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79376*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79379*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79382*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79385*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79388*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79391*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79408*/       /*Scope*/ 65, /*->79474*/
/*79409*/         OPC_CheckChild1Type, MVT::v4i32,
/*79411*/         OPC_RecordChild2, // #1 = $rsrc
/*79412*/         OPC_RecordChild3, // #2 = $sampler
/*79413*/         OPC_RecordChild4, // #3 = $dmask
/*79414*/         OPC_RecordChild5, // #4 = $unorm
/*79415*/         OPC_RecordChild6, // #5 = $r128
/*79416*/         OPC_RecordChild7, // #6 = $da
/*79417*/         OPC_MoveChild, 8,
/*79419*/         OPC_RecordNode, // #7 = $glc
/*79420*/         OPC_MoveParent,
/*79421*/         OPC_MoveChild, 9,
/*79423*/         OPC_RecordNode, // #8 = $slc
/*79424*/         OPC_MoveParent,
/*79425*/         OPC_MoveChild, 10,
/*79427*/         OPC_RecordNode, // #9 = $tfe
/*79428*/         OPC_MoveParent,
/*79429*/         OPC_MoveChild, 11,
/*79431*/         OPC_RecordNode, // #10 = $lwe
/*79432*/         OPC_MoveParent,
/*79433*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79436*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79439*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79442*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79445*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79448*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79451*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79454*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79457*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79474*/       /*Scope*/ 65, /*->79540*/
/*79475*/         OPC_CheckChild1Type, MVT::v8i32,
/*79477*/         OPC_RecordChild2, // #1 = $rsrc
/*79478*/         OPC_RecordChild3, // #2 = $sampler
/*79479*/         OPC_RecordChild4, // #3 = $dmask
/*79480*/         OPC_RecordChild5, // #4 = $unorm
/*79481*/         OPC_RecordChild6, // #5 = $r128
/*79482*/         OPC_RecordChild7, // #6 = $da
/*79483*/         OPC_MoveChild, 8,
/*79485*/         OPC_RecordNode, // #7 = $glc
/*79486*/         OPC_MoveParent,
/*79487*/         OPC_MoveChild, 9,
/*79489*/         OPC_RecordNode, // #8 = $slc
/*79490*/         OPC_MoveParent,
/*79491*/         OPC_MoveChild, 10,
/*79493*/         OPC_RecordNode, // #9 = $tfe
/*79494*/         OPC_MoveParent,
/*79495*/         OPC_MoveChild, 11,
/*79497*/         OPC_RecordNode, // #10 = $lwe
/*79498*/         OPC_MoveParent,
/*79499*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79502*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79505*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79508*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79511*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79514*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79517*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79520*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79523*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79540*/       /*Scope*/ 65, /*->79606*/
/*79541*/         OPC_CheckChild1Type, MVT::v16i32,
/*79543*/         OPC_RecordChild2, // #1 = $rsrc
/*79544*/         OPC_RecordChild3, // #2 = $sampler
/*79545*/         OPC_RecordChild4, // #3 = $dmask
/*79546*/         OPC_RecordChild5, // #4 = $unorm
/*79547*/         OPC_RecordChild6, // #5 = $r128
/*79548*/         OPC_RecordChild7, // #6 = $da
/*79549*/         OPC_MoveChild, 8,
/*79551*/         OPC_RecordNode, // #7 = $glc
/*79552*/         OPC_MoveParent,
/*79553*/         OPC_MoveChild, 9,
/*79555*/         OPC_RecordNode, // #8 = $slc
/*79556*/         OPC_MoveParent,
/*79557*/         OPC_MoveChild, 10,
/*79559*/         OPC_RecordNode, // #9 = $tfe
/*79560*/         OPC_MoveParent,
/*79561*/         OPC_MoveChild, 11,
/*79563*/         OPC_RecordNode, // #10 = $lwe
/*79564*/         OPC_MoveParent,
/*79565*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79568*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79571*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79574*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79577*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79580*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79583*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79586*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79589*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79606*/       0, /*End of Scope*/
/*79607*/     /*Scope*/ 80|128,2/*336*/, /*->79945*/
/*79609*/       OPC_CheckChild0Integer, 75|128,47/*6091*/, 
/*79612*/       OPC_RecordChild1, // #0 = $addr
/*79613*/       OPC_Scope, 65, /*->79680*/ // 5 children in Scope
/*79615*/         OPC_CheckChild1Type, MVT::i32,
/*79617*/         OPC_RecordChild2, // #1 = $rsrc
/*79618*/         OPC_RecordChild3, // #2 = $sampler
/*79619*/         OPC_RecordChild4, // #3 = $dmask
/*79620*/         OPC_RecordChild5, // #4 = $unorm
/*79621*/         OPC_RecordChild6, // #5 = $r128
/*79622*/         OPC_RecordChild7, // #6 = $da
/*79623*/         OPC_MoveChild, 8,
/*79625*/         OPC_RecordNode, // #7 = $glc
/*79626*/         OPC_MoveParent,
/*79627*/         OPC_MoveChild, 9,
/*79629*/         OPC_RecordNode, // #8 = $slc
/*79630*/         OPC_MoveParent,
/*79631*/         OPC_MoveChild, 10,
/*79633*/         OPC_RecordNode, // #9 = $tfe
/*79634*/         OPC_MoveParent,
/*79635*/         OPC_MoveChild, 11,
/*79637*/         OPC_RecordNode, // #10 = $lwe
/*79638*/         OPC_MoveParent,
/*79639*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79642*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79645*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79648*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79651*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79654*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79657*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79660*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79663*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79680*/       /*Scope*/ 65, /*->79746*/
/*79681*/         OPC_CheckChild1Type, MVT::v2i32,
/*79683*/         OPC_RecordChild2, // #1 = $rsrc
/*79684*/         OPC_RecordChild3, // #2 = $sampler
/*79685*/         OPC_RecordChild4, // #3 = $dmask
/*79686*/         OPC_RecordChild5, // #4 = $unorm
/*79687*/         OPC_RecordChild6, // #5 = $r128
/*79688*/         OPC_RecordChild7, // #6 = $da
/*79689*/         OPC_MoveChild, 8,
/*79691*/         OPC_RecordNode, // #7 = $glc
/*79692*/         OPC_MoveParent,
/*79693*/         OPC_MoveChild, 9,
/*79695*/         OPC_RecordNode, // #8 = $slc
/*79696*/         OPC_MoveParent,
/*79697*/         OPC_MoveChild, 10,
/*79699*/         OPC_RecordNode, // #9 = $tfe
/*79700*/         OPC_MoveParent,
/*79701*/         OPC_MoveChild, 11,
/*79703*/         OPC_RecordNode, // #10 = $lwe
/*79704*/         OPC_MoveParent,
/*79705*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79708*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79711*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79714*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79717*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79720*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79723*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79726*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79729*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79746*/       /*Scope*/ 65, /*->79812*/
/*79747*/         OPC_CheckChild1Type, MVT::v4i32,
/*79749*/         OPC_RecordChild2, // #1 = $rsrc
/*79750*/         OPC_RecordChild3, // #2 = $sampler
/*79751*/         OPC_RecordChild4, // #3 = $dmask
/*79752*/         OPC_RecordChild5, // #4 = $unorm
/*79753*/         OPC_RecordChild6, // #5 = $r128
/*79754*/         OPC_RecordChild7, // #6 = $da
/*79755*/         OPC_MoveChild, 8,
/*79757*/         OPC_RecordNode, // #7 = $glc
/*79758*/         OPC_MoveParent,
/*79759*/         OPC_MoveChild, 9,
/*79761*/         OPC_RecordNode, // #8 = $slc
/*79762*/         OPC_MoveParent,
/*79763*/         OPC_MoveChild, 10,
/*79765*/         OPC_RecordNode, // #9 = $tfe
/*79766*/         OPC_MoveParent,
/*79767*/         OPC_MoveChild, 11,
/*79769*/         OPC_RecordNode, // #10 = $lwe
/*79770*/         OPC_MoveParent,
/*79771*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79774*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79777*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79780*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79783*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79786*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79789*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79792*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79795*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79812*/       /*Scope*/ 65, /*->79878*/
/*79813*/         OPC_CheckChild1Type, MVT::v8i32,
/*79815*/         OPC_RecordChild2, // #1 = $rsrc
/*79816*/         OPC_RecordChild3, // #2 = $sampler
/*79817*/         OPC_RecordChild4, // #3 = $dmask
/*79818*/         OPC_RecordChild5, // #4 = $unorm
/*79819*/         OPC_RecordChild6, // #5 = $r128
/*79820*/         OPC_RecordChild7, // #6 = $da
/*79821*/         OPC_MoveChild, 8,
/*79823*/         OPC_RecordNode, // #7 = $glc
/*79824*/         OPC_MoveParent,
/*79825*/         OPC_MoveChild, 9,
/*79827*/         OPC_RecordNode, // #8 = $slc
/*79828*/         OPC_MoveParent,
/*79829*/         OPC_MoveChild, 10,
/*79831*/         OPC_RecordNode, // #9 = $tfe
/*79832*/         OPC_MoveParent,
/*79833*/         OPC_MoveChild, 11,
/*79835*/         OPC_RecordNode, // #10 = $lwe
/*79836*/         OPC_MoveParent,
/*79837*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79840*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79843*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79846*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79849*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79852*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79855*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79858*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79861*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79878*/       /*Scope*/ 65, /*->79944*/
/*79879*/         OPC_CheckChild1Type, MVT::v16i32,
/*79881*/         OPC_RecordChild2, // #1 = $rsrc
/*79882*/         OPC_RecordChild3, // #2 = $sampler
/*79883*/         OPC_RecordChild4, // #3 = $dmask
/*79884*/         OPC_RecordChild5, // #4 = $unorm
/*79885*/         OPC_RecordChild6, // #5 = $r128
/*79886*/         OPC_RecordChild7, // #6 = $da
/*79887*/         OPC_MoveChild, 8,
/*79889*/         OPC_RecordNode, // #7 = $glc
/*79890*/         OPC_MoveParent,
/*79891*/         OPC_MoveChild, 9,
/*79893*/         OPC_RecordNode, // #8 = $slc
/*79894*/         OPC_MoveParent,
/*79895*/         OPC_MoveChild, 10,
/*79897*/         OPC_RecordNode, // #9 = $tfe
/*79898*/         OPC_MoveParent,
/*79899*/         OPC_MoveChild, 11,
/*79901*/         OPC_RecordNode, // #10 = $lwe
/*79902*/         OPC_MoveParent,
/*79903*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79906*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79909*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79912*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79915*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79918*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79921*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79924*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79927*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79944*/       0, /*End of Scope*/
/*79945*/     /*Scope*/ 80|128,2/*336*/, /*->80283*/
/*79947*/       OPC_CheckChild0Integer, 63|128,47/*6079*/, 
/*79950*/       OPC_RecordChild1, // #0 = $addr
/*79951*/       OPC_Scope, 65, /*->80018*/ // 5 children in Scope
/*79953*/         OPC_CheckChild1Type, MVT::i32,
/*79955*/         OPC_RecordChild2, // #1 = $rsrc
/*79956*/         OPC_RecordChild3, // #2 = $sampler
/*79957*/         OPC_RecordChild4, // #3 = $dmask
/*79958*/         OPC_RecordChild5, // #4 = $unorm
/*79959*/         OPC_RecordChild6, // #5 = $r128
/*79960*/         OPC_RecordChild7, // #6 = $da
/*79961*/         OPC_MoveChild, 8,
/*79963*/         OPC_RecordNode, // #7 = $glc
/*79964*/         OPC_MoveParent,
/*79965*/         OPC_MoveChild, 9,
/*79967*/         OPC_RecordNode, // #8 = $slc
/*79968*/         OPC_MoveParent,
/*79969*/         OPC_MoveChild, 10,
/*79971*/         OPC_RecordNode, // #9 = $tfe
/*79972*/         OPC_MoveParent,
/*79973*/         OPC_MoveChild, 11,
/*79975*/         OPC_RecordNode, // #10 = $lwe
/*79976*/         OPC_MoveParent,
/*79977*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79980*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79983*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79986*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79989*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79992*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79995*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79998*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80001*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80018*/       /*Scope*/ 65, /*->80084*/
/*80019*/         OPC_CheckChild1Type, MVT::v2i32,
/*80021*/         OPC_RecordChild2, // #1 = $rsrc
/*80022*/         OPC_RecordChild3, // #2 = $sampler
/*80023*/         OPC_RecordChild4, // #3 = $dmask
/*80024*/         OPC_RecordChild5, // #4 = $unorm
/*80025*/         OPC_RecordChild6, // #5 = $r128
/*80026*/         OPC_RecordChild7, // #6 = $da
/*80027*/         OPC_MoveChild, 8,
/*80029*/         OPC_RecordNode, // #7 = $glc
/*80030*/         OPC_MoveParent,
/*80031*/         OPC_MoveChild, 9,
/*80033*/         OPC_RecordNode, // #8 = $slc
/*80034*/         OPC_MoveParent,
/*80035*/         OPC_MoveChild, 10,
/*80037*/         OPC_RecordNode, // #9 = $tfe
/*80038*/         OPC_MoveParent,
/*80039*/         OPC_MoveChild, 11,
/*80041*/         OPC_RecordNode, // #10 = $lwe
/*80042*/         OPC_MoveParent,
/*80043*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80046*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80049*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80052*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80055*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80058*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80061*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80064*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80067*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80084*/       /*Scope*/ 65, /*->80150*/
/*80085*/         OPC_CheckChild1Type, MVT::v4i32,
/*80087*/         OPC_RecordChild2, // #1 = $rsrc
/*80088*/         OPC_RecordChild3, // #2 = $sampler
/*80089*/         OPC_RecordChild4, // #3 = $dmask
/*80090*/         OPC_RecordChild5, // #4 = $unorm
/*80091*/         OPC_RecordChild6, // #5 = $r128
/*80092*/         OPC_RecordChild7, // #6 = $da
/*80093*/         OPC_MoveChild, 8,
/*80095*/         OPC_RecordNode, // #7 = $glc
/*80096*/         OPC_MoveParent,
/*80097*/         OPC_MoveChild, 9,
/*80099*/         OPC_RecordNode, // #8 = $slc
/*80100*/         OPC_MoveParent,
/*80101*/         OPC_MoveChild, 10,
/*80103*/         OPC_RecordNode, // #9 = $tfe
/*80104*/         OPC_MoveParent,
/*80105*/         OPC_MoveChild, 11,
/*80107*/         OPC_RecordNode, // #10 = $lwe
/*80108*/         OPC_MoveParent,
/*80109*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80112*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80115*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80118*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80121*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80124*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80127*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80130*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80133*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80150*/       /*Scope*/ 65, /*->80216*/
/*80151*/         OPC_CheckChild1Type, MVT::v8i32,
/*80153*/         OPC_RecordChild2, // #1 = $rsrc
/*80154*/         OPC_RecordChild3, // #2 = $sampler
/*80155*/         OPC_RecordChild4, // #3 = $dmask
/*80156*/         OPC_RecordChild5, // #4 = $unorm
/*80157*/         OPC_RecordChild6, // #5 = $r128
/*80158*/         OPC_RecordChild7, // #6 = $da
/*80159*/         OPC_MoveChild, 8,
/*80161*/         OPC_RecordNode, // #7 = $glc
/*80162*/         OPC_MoveParent,
/*80163*/         OPC_MoveChild, 9,
/*80165*/         OPC_RecordNode, // #8 = $slc
/*80166*/         OPC_MoveParent,
/*80167*/         OPC_MoveChild, 10,
/*80169*/         OPC_RecordNode, // #9 = $tfe
/*80170*/         OPC_MoveParent,
/*80171*/         OPC_MoveChild, 11,
/*80173*/         OPC_RecordNode, // #10 = $lwe
/*80174*/         OPC_MoveParent,
/*80175*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80178*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80181*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80184*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80187*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80190*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80193*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80196*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80199*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80216*/       /*Scope*/ 65, /*->80282*/
/*80217*/         OPC_CheckChild1Type, MVT::v16i32,
/*80219*/         OPC_RecordChild2, // #1 = $rsrc
/*80220*/         OPC_RecordChild3, // #2 = $sampler
/*80221*/         OPC_RecordChild4, // #3 = $dmask
/*80222*/         OPC_RecordChild5, // #4 = $unorm
/*80223*/         OPC_RecordChild6, // #5 = $r128
/*80224*/         OPC_RecordChild7, // #6 = $da
/*80225*/         OPC_MoveChild, 8,
/*80227*/         OPC_RecordNode, // #7 = $glc
/*80228*/         OPC_MoveParent,
/*80229*/         OPC_MoveChild, 9,
/*80231*/         OPC_RecordNode, // #8 = $slc
/*80232*/         OPC_MoveParent,
/*80233*/         OPC_MoveChild, 10,
/*80235*/         OPC_RecordNode, // #9 = $tfe
/*80236*/         OPC_MoveParent,
/*80237*/         OPC_MoveChild, 11,
/*80239*/         OPC_RecordNode, // #10 = $lwe
/*80240*/         OPC_MoveParent,
/*80241*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80244*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80247*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80250*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80253*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80256*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80259*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80262*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80265*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80282*/       0, /*End of Scope*/
/*80283*/     /*Scope*/ 80|128,2/*336*/, /*->80621*/
/*80285*/       OPC_CheckChild0Integer, 64|128,47/*6080*/, 
/*80288*/       OPC_RecordChild1, // #0 = $addr
/*80289*/       OPC_Scope, 65, /*->80356*/ // 5 children in Scope
/*80291*/         OPC_CheckChild1Type, MVT::i32,
/*80293*/         OPC_RecordChild2, // #1 = $rsrc
/*80294*/         OPC_RecordChild3, // #2 = $sampler
/*80295*/         OPC_RecordChild4, // #3 = $dmask
/*80296*/         OPC_RecordChild5, // #4 = $unorm
/*80297*/         OPC_RecordChild6, // #5 = $r128
/*80298*/         OPC_RecordChild7, // #6 = $da
/*80299*/         OPC_MoveChild, 8,
/*80301*/         OPC_RecordNode, // #7 = $glc
/*80302*/         OPC_MoveParent,
/*80303*/         OPC_MoveChild, 9,
/*80305*/         OPC_RecordNode, // #8 = $slc
/*80306*/         OPC_MoveParent,
/*80307*/         OPC_MoveChild, 10,
/*80309*/         OPC_RecordNode, // #9 = $tfe
/*80310*/         OPC_MoveParent,
/*80311*/         OPC_MoveChild, 11,
/*80313*/         OPC_RecordNode, // #10 = $lwe
/*80314*/         OPC_MoveParent,
/*80315*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80318*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80321*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80324*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80327*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80330*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80333*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80336*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80339*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80356*/       /*Scope*/ 65, /*->80422*/
/*80357*/         OPC_CheckChild1Type, MVT::v2i32,
/*80359*/         OPC_RecordChild2, // #1 = $rsrc
/*80360*/         OPC_RecordChild3, // #2 = $sampler
/*80361*/         OPC_RecordChild4, // #3 = $dmask
/*80362*/         OPC_RecordChild5, // #4 = $unorm
/*80363*/         OPC_RecordChild6, // #5 = $r128
/*80364*/         OPC_RecordChild7, // #6 = $da
/*80365*/         OPC_MoveChild, 8,
/*80367*/         OPC_RecordNode, // #7 = $glc
/*80368*/         OPC_MoveParent,
/*80369*/         OPC_MoveChild, 9,
/*80371*/         OPC_RecordNode, // #8 = $slc
/*80372*/         OPC_MoveParent,
/*80373*/         OPC_MoveChild, 10,
/*80375*/         OPC_RecordNode, // #9 = $tfe
/*80376*/         OPC_MoveParent,
/*80377*/         OPC_MoveChild, 11,
/*80379*/         OPC_RecordNode, // #10 = $lwe
/*80380*/         OPC_MoveParent,
/*80381*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80384*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80387*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80390*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80393*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80396*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80399*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80402*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80405*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80422*/       /*Scope*/ 65, /*->80488*/
/*80423*/         OPC_CheckChild1Type, MVT::v4i32,
/*80425*/         OPC_RecordChild2, // #1 = $rsrc
/*80426*/         OPC_RecordChild3, // #2 = $sampler
/*80427*/         OPC_RecordChild4, // #3 = $dmask
/*80428*/         OPC_RecordChild5, // #4 = $unorm
/*80429*/         OPC_RecordChild6, // #5 = $r128
/*80430*/         OPC_RecordChild7, // #6 = $da
/*80431*/         OPC_MoveChild, 8,
/*80433*/         OPC_RecordNode, // #7 = $glc
/*80434*/         OPC_MoveParent,
/*80435*/         OPC_MoveChild, 9,
/*80437*/         OPC_RecordNode, // #8 = $slc
/*80438*/         OPC_MoveParent,
/*80439*/         OPC_MoveChild, 10,
/*80441*/         OPC_RecordNode, // #9 = $tfe
/*80442*/         OPC_MoveParent,
/*80443*/         OPC_MoveChild, 11,
/*80445*/         OPC_RecordNode, // #10 = $lwe
/*80446*/         OPC_MoveParent,
/*80447*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80450*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80453*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80456*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80459*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80462*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80465*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80468*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80471*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80488*/       /*Scope*/ 65, /*->80554*/
/*80489*/         OPC_CheckChild1Type, MVT::v8i32,
/*80491*/         OPC_RecordChild2, // #1 = $rsrc
/*80492*/         OPC_RecordChild3, // #2 = $sampler
/*80493*/         OPC_RecordChild4, // #3 = $dmask
/*80494*/         OPC_RecordChild5, // #4 = $unorm
/*80495*/         OPC_RecordChild6, // #5 = $r128
/*80496*/         OPC_RecordChild7, // #6 = $da
/*80497*/         OPC_MoveChild, 8,
/*80499*/         OPC_RecordNode, // #7 = $glc
/*80500*/         OPC_MoveParent,
/*80501*/         OPC_MoveChild, 9,
/*80503*/         OPC_RecordNode, // #8 = $slc
/*80504*/         OPC_MoveParent,
/*80505*/         OPC_MoveChild, 10,
/*80507*/         OPC_RecordNode, // #9 = $tfe
/*80508*/         OPC_MoveParent,
/*80509*/         OPC_MoveChild, 11,
/*80511*/         OPC_RecordNode, // #10 = $lwe
/*80512*/         OPC_MoveParent,
/*80513*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80516*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80519*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80522*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80525*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80528*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80531*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80534*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80537*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80554*/       /*Scope*/ 65, /*->80620*/
/*80555*/         OPC_CheckChild1Type, MVT::v16i32,
/*80557*/         OPC_RecordChild2, // #1 = $rsrc
/*80558*/         OPC_RecordChild3, // #2 = $sampler
/*80559*/         OPC_RecordChild4, // #3 = $dmask
/*80560*/         OPC_RecordChild5, // #4 = $unorm
/*80561*/         OPC_RecordChild6, // #5 = $r128
/*80562*/         OPC_RecordChild7, // #6 = $da
/*80563*/         OPC_MoveChild, 8,
/*80565*/         OPC_RecordNode, // #7 = $glc
/*80566*/         OPC_MoveParent,
/*80567*/         OPC_MoveChild, 9,
/*80569*/         OPC_RecordNode, // #8 = $slc
/*80570*/         OPC_MoveParent,
/*80571*/         OPC_MoveChild, 10,
/*80573*/         OPC_RecordNode, // #9 = $tfe
/*80574*/         OPC_MoveParent,
/*80575*/         OPC_MoveChild, 11,
/*80577*/         OPC_RecordNode, // #10 = $lwe
/*80578*/         OPC_MoveParent,
/*80579*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80582*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80585*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80588*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80591*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80594*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80597*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80600*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80603*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80620*/       0, /*End of Scope*/
/*80621*/     /*Scope*/ 80|128,2/*336*/, /*->80959*/
/*80623*/       OPC_CheckChild0Integer, 92|128,47/*6108*/, 
/*80626*/       OPC_RecordChild1, // #0 = $addr
/*80627*/       OPC_Scope, 65, /*->80694*/ // 5 children in Scope
/*80629*/         OPC_CheckChild1Type, MVT::i32,
/*80631*/         OPC_RecordChild2, // #1 = $rsrc
/*80632*/         OPC_RecordChild3, // #2 = $sampler
/*80633*/         OPC_RecordChild4, // #3 = $dmask
/*80634*/         OPC_RecordChild5, // #4 = $unorm
/*80635*/         OPC_RecordChild6, // #5 = $r128
/*80636*/         OPC_RecordChild7, // #6 = $da
/*80637*/         OPC_MoveChild, 8,
/*80639*/         OPC_RecordNode, // #7 = $glc
/*80640*/         OPC_MoveParent,
/*80641*/         OPC_MoveChild, 9,
/*80643*/         OPC_RecordNode, // #8 = $slc
/*80644*/         OPC_MoveParent,
/*80645*/         OPC_MoveChild, 10,
/*80647*/         OPC_RecordNode, // #9 = $tfe
/*80648*/         OPC_MoveParent,
/*80649*/         OPC_MoveChild, 11,
/*80651*/         OPC_RecordNode, // #10 = $lwe
/*80652*/         OPC_MoveParent,
/*80653*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80656*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80659*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80662*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80665*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80668*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80671*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80674*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80677*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80694*/       /*Scope*/ 65, /*->80760*/
/*80695*/         OPC_CheckChild1Type, MVT::v2i32,
/*80697*/         OPC_RecordChild2, // #1 = $rsrc
/*80698*/         OPC_RecordChild3, // #2 = $sampler
/*80699*/         OPC_RecordChild4, // #3 = $dmask
/*80700*/         OPC_RecordChild5, // #4 = $unorm
/*80701*/         OPC_RecordChild6, // #5 = $r128
/*80702*/         OPC_RecordChild7, // #6 = $da
/*80703*/         OPC_MoveChild, 8,
/*80705*/         OPC_RecordNode, // #7 = $glc
/*80706*/         OPC_MoveParent,
/*80707*/         OPC_MoveChild, 9,
/*80709*/         OPC_RecordNode, // #8 = $slc
/*80710*/         OPC_MoveParent,
/*80711*/         OPC_MoveChild, 10,
/*80713*/         OPC_RecordNode, // #9 = $tfe
/*80714*/         OPC_MoveParent,
/*80715*/         OPC_MoveChild, 11,
/*80717*/         OPC_RecordNode, // #10 = $lwe
/*80718*/         OPC_MoveParent,
/*80719*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80722*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80725*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80728*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80731*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80734*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80737*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80740*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80743*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80760*/       /*Scope*/ 65, /*->80826*/
/*80761*/         OPC_CheckChild1Type, MVT::v4i32,
/*80763*/         OPC_RecordChild2, // #1 = $rsrc
/*80764*/         OPC_RecordChild3, // #2 = $sampler
/*80765*/         OPC_RecordChild4, // #3 = $dmask
/*80766*/         OPC_RecordChild5, // #4 = $unorm
/*80767*/         OPC_RecordChild6, // #5 = $r128
/*80768*/         OPC_RecordChild7, // #6 = $da
/*80769*/         OPC_MoveChild, 8,
/*80771*/         OPC_RecordNode, // #7 = $glc
/*80772*/         OPC_MoveParent,
/*80773*/         OPC_MoveChild, 9,
/*80775*/         OPC_RecordNode, // #8 = $slc
/*80776*/         OPC_MoveParent,
/*80777*/         OPC_MoveChild, 10,
/*80779*/         OPC_RecordNode, // #9 = $tfe
/*80780*/         OPC_MoveParent,
/*80781*/         OPC_MoveChild, 11,
/*80783*/         OPC_RecordNode, // #10 = $lwe
/*80784*/         OPC_MoveParent,
/*80785*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80788*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80791*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80794*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80797*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80800*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80803*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80806*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80809*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80826*/       /*Scope*/ 65, /*->80892*/
/*80827*/         OPC_CheckChild1Type, MVT::v8i32,
/*80829*/         OPC_RecordChild2, // #1 = $rsrc
/*80830*/         OPC_RecordChild3, // #2 = $sampler
/*80831*/         OPC_RecordChild4, // #3 = $dmask
/*80832*/         OPC_RecordChild5, // #4 = $unorm
/*80833*/         OPC_RecordChild6, // #5 = $r128
/*80834*/         OPC_RecordChild7, // #6 = $da
/*80835*/         OPC_MoveChild, 8,
/*80837*/         OPC_RecordNode, // #7 = $glc
/*80838*/         OPC_MoveParent,
/*80839*/         OPC_MoveChild, 9,
/*80841*/         OPC_RecordNode, // #8 = $slc
/*80842*/         OPC_MoveParent,
/*80843*/         OPC_MoveChild, 10,
/*80845*/         OPC_RecordNode, // #9 = $tfe
/*80846*/         OPC_MoveParent,
/*80847*/         OPC_MoveChild, 11,
/*80849*/         OPC_RecordNode, // #10 = $lwe
/*80850*/         OPC_MoveParent,
/*80851*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80854*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80857*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80860*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80863*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80866*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80869*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80872*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80875*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80892*/       /*Scope*/ 65, /*->80958*/
/*80893*/         OPC_CheckChild1Type, MVT::v16i32,
/*80895*/         OPC_RecordChild2, // #1 = $rsrc
/*80896*/         OPC_RecordChild3, // #2 = $sampler
/*80897*/         OPC_RecordChild4, // #3 = $dmask
/*80898*/         OPC_RecordChild5, // #4 = $unorm
/*80899*/         OPC_RecordChild6, // #5 = $r128
/*80900*/         OPC_RecordChild7, // #6 = $da
/*80901*/         OPC_MoveChild, 8,
/*80903*/         OPC_RecordNode, // #7 = $glc
/*80904*/         OPC_MoveParent,
/*80905*/         OPC_MoveChild, 9,
/*80907*/         OPC_RecordNode, // #8 = $slc
/*80908*/         OPC_MoveParent,
/*80909*/         OPC_MoveChild, 10,
/*80911*/         OPC_RecordNode, // #9 = $tfe
/*80912*/         OPC_MoveParent,
/*80913*/         OPC_MoveChild, 11,
/*80915*/         OPC_RecordNode, // #10 = $lwe
/*80916*/         OPC_MoveParent,
/*80917*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80920*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80923*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80926*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80929*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80932*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80935*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80938*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80941*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80958*/       0, /*End of Scope*/
/*80959*/     /*Scope*/ 80|128,2/*336*/, /*->81297*/
/*80961*/       OPC_CheckChild0Integer, 83|128,47/*6099*/, 
/*80964*/       OPC_RecordChild1, // #0 = $addr
/*80965*/       OPC_Scope, 65, /*->81032*/ // 5 children in Scope
/*80967*/         OPC_CheckChild1Type, MVT::i32,
/*80969*/         OPC_RecordChild2, // #1 = $rsrc
/*80970*/         OPC_RecordChild3, // #2 = $sampler
/*80971*/         OPC_RecordChild4, // #3 = $dmask
/*80972*/         OPC_RecordChild5, // #4 = $unorm
/*80973*/         OPC_RecordChild6, // #5 = $r128
/*80974*/         OPC_RecordChild7, // #6 = $da
/*80975*/         OPC_MoveChild, 8,
/*80977*/         OPC_RecordNode, // #7 = $glc
/*80978*/         OPC_MoveParent,
/*80979*/         OPC_MoveChild, 9,
/*80981*/         OPC_RecordNode, // #8 = $slc
/*80982*/         OPC_MoveParent,
/*80983*/         OPC_MoveChild, 10,
/*80985*/         OPC_RecordNode, // #9 = $tfe
/*80986*/         OPC_MoveParent,
/*80987*/         OPC_MoveChild, 11,
/*80989*/         OPC_RecordNode, // #10 = $lwe
/*80990*/         OPC_MoveParent,
/*80991*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80994*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80997*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81000*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81003*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81006*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81009*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81012*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81015*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81032*/       /*Scope*/ 65, /*->81098*/
/*81033*/         OPC_CheckChild1Type, MVT::v2i32,
/*81035*/         OPC_RecordChild2, // #1 = $rsrc
/*81036*/         OPC_RecordChild3, // #2 = $sampler
/*81037*/         OPC_RecordChild4, // #3 = $dmask
/*81038*/         OPC_RecordChild5, // #4 = $unorm
/*81039*/         OPC_RecordChild6, // #5 = $r128
/*81040*/         OPC_RecordChild7, // #6 = $da
/*81041*/         OPC_MoveChild, 8,
/*81043*/         OPC_RecordNode, // #7 = $glc
/*81044*/         OPC_MoveParent,
/*81045*/         OPC_MoveChild, 9,
/*81047*/         OPC_RecordNode, // #8 = $slc
/*81048*/         OPC_MoveParent,
/*81049*/         OPC_MoveChild, 10,
/*81051*/         OPC_RecordNode, // #9 = $tfe
/*81052*/         OPC_MoveParent,
/*81053*/         OPC_MoveChild, 11,
/*81055*/         OPC_RecordNode, // #10 = $lwe
/*81056*/         OPC_MoveParent,
/*81057*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81060*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81063*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81066*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81069*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81072*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81075*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81078*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81081*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81098*/       /*Scope*/ 65, /*->81164*/
/*81099*/         OPC_CheckChild1Type, MVT::v4i32,
/*81101*/         OPC_RecordChild2, // #1 = $rsrc
/*81102*/         OPC_RecordChild3, // #2 = $sampler
/*81103*/         OPC_RecordChild4, // #3 = $dmask
/*81104*/         OPC_RecordChild5, // #4 = $unorm
/*81105*/         OPC_RecordChild6, // #5 = $r128
/*81106*/         OPC_RecordChild7, // #6 = $da
/*81107*/         OPC_MoveChild, 8,
/*81109*/         OPC_RecordNode, // #7 = $glc
/*81110*/         OPC_MoveParent,
/*81111*/         OPC_MoveChild, 9,
/*81113*/         OPC_RecordNode, // #8 = $slc
/*81114*/         OPC_MoveParent,
/*81115*/         OPC_MoveChild, 10,
/*81117*/         OPC_RecordNode, // #9 = $tfe
/*81118*/         OPC_MoveParent,
/*81119*/         OPC_MoveChild, 11,
/*81121*/         OPC_RecordNode, // #10 = $lwe
/*81122*/         OPC_MoveParent,
/*81123*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81126*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81129*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81132*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81135*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81138*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81141*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81144*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81147*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81164*/       /*Scope*/ 65, /*->81230*/
/*81165*/         OPC_CheckChild1Type, MVT::v8i32,
/*81167*/         OPC_RecordChild2, // #1 = $rsrc
/*81168*/         OPC_RecordChild3, // #2 = $sampler
/*81169*/         OPC_RecordChild4, // #3 = $dmask
/*81170*/         OPC_RecordChild5, // #4 = $unorm
/*81171*/         OPC_RecordChild6, // #5 = $r128
/*81172*/         OPC_RecordChild7, // #6 = $da
/*81173*/         OPC_MoveChild, 8,
/*81175*/         OPC_RecordNode, // #7 = $glc
/*81176*/         OPC_MoveParent,
/*81177*/         OPC_MoveChild, 9,
/*81179*/         OPC_RecordNode, // #8 = $slc
/*81180*/         OPC_MoveParent,
/*81181*/         OPC_MoveChild, 10,
/*81183*/         OPC_RecordNode, // #9 = $tfe
/*81184*/         OPC_MoveParent,
/*81185*/         OPC_MoveChild, 11,
/*81187*/         OPC_RecordNode, // #10 = $lwe
/*81188*/         OPC_MoveParent,
/*81189*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81192*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81195*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81198*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81201*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81204*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81207*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81210*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81213*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81230*/       /*Scope*/ 65, /*->81296*/
/*81231*/         OPC_CheckChild1Type, MVT::v16i32,
/*81233*/         OPC_RecordChild2, // #1 = $rsrc
/*81234*/         OPC_RecordChild3, // #2 = $sampler
/*81235*/         OPC_RecordChild4, // #3 = $dmask
/*81236*/         OPC_RecordChild5, // #4 = $unorm
/*81237*/         OPC_RecordChild6, // #5 = $r128
/*81238*/         OPC_RecordChild7, // #6 = $da
/*81239*/         OPC_MoveChild, 8,
/*81241*/         OPC_RecordNode, // #7 = $glc
/*81242*/         OPC_MoveParent,
/*81243*/         OPC_MoveChild, 9,
/*81245*/         OPC_RecordNode, // #8 = $slc
/*81246*/         OPC_MoveParent,
/*81247*/         OPC_MoveChild, 10,
/*81249*/         OPC_RecordNode, // #9 = $tfe
/*81250*/         OPC_MoveParent,
/*81251*/         OPC_MoveChild, 11,
/*81253*/         OPC_RecordNode, // #10 = $lwe
/*81254*/         OPC_MoveParent,
/*81255*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81258*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81261*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81264*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81267*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81270*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81273*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81276*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81279*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81296*/       0, /*End of Scope*/
/*81297*/     /*Scope*/ 80|128,2/*336*/, /*->81635*/
/*81299*/       OPC_CheckChild0Integer, 87|128,47/*6103*/, 
/*81302*/       OPC_RecordChild1, // #0 = $addr
/*81303*/       OPC_Scope, 65, /*->81370*/ // 5 children in Scope
/*81305*/         OPC_CheckChild1Type, MVT::i32,
/*81307*/         OPC_RecordChild2, // #1 = $rsrc
/*81308*/         OPC_RecordChild3, // #2 = $sampler
/*81309*/         OPC_RecordChild4, // #3 = $dmask
/*81310*/         OPC_RecordChild5, // #4 = $unorm
/*81311*/         OPC_RecordChild6, // #5 = $r128
/*81312*/         OPC_RecordChild7, // #6 = $da
/*81313*/         OPC_MoveChild, 8,
/*81315*/         OPC_RecordNode, // #7 = $glc
/*81316*/         OPC_MoveParent,
/*81317*/         OPC_MoveChild, 9,
/*81319*/         OPC_RecordNode, // #8 = $slc
/*81320*/         OPC_MoveParent,
/*81321*/         OPC_MoveChild, 10,
/*81323*/         OPC_RecordNode, // #9 = $tfe
/*81324*/         OPC_MoveParent,
/*81325*/         OPC_MoveChild, 11,
/*81327*/         OPC_RecordNode, // #10 = $lwe
/*81328*/         OPC_MoveParent,
/*81329*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81332*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81335*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81338*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81341*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81344*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81347*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81350*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81353*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81370*/       /*Scope*/ 65, /*->81436*/
/*81371*/         OPC_CheckChild1Type, MVT::v2i32,
/*81373*/         OPC_RecordChild2, // #1 = $rsrc
/*81374*/         OPC_RecordChild3, // #2 = $sampler
/*81375*/         OPC_RecordChild4, // #3 = $dmask
/*81376*/         OPC_RecordChild5, // #4 = $unorm
/*81377*/         OPC_RecordChild6, // #5 = $r128
/*81378*/         OPC_RecordChild7, // #6 = $da
/*81379*/         OPC_MoveChild, 8,
/*81381*/         OPC_RecordNode, // #7 = $glc
/*81382*/         OPC_MoveParent,
/*81383*/         OPC_MoveChild, 9,
/*81385*/         OPC_RecordNode, // #8 = $slc
/*81386*/         OPC_MoveParent,
/*81387*/         OPC_MoveChild, 10,
/*81389*/         OPC_RecordNode, // #9 = $tfe
/*81390*/         OPC_MoveParent,
/*81391*/         OPC_MoveChild, 11,
/*81393*/         OPC_RecordNode, // #10 = $lwe
/*81394*/         OPC_MoveParent,
/*81395*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81398*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81401*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81404*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81407*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81410*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81413*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81416*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81419*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81436*/       /*Scope*/ 65, /*->81502*/
/*81437*/         OPC_CheckChild1Type, MVT::v4i32,
/*81439*/         OPC_RecordChild2, // #1 = $rsrc
/*81440*/         OPC_RecordChild3, // #2 = $sampler
/*81441*/         OPC_RecordChild4, // #3 = $dmask
/*81442*/         OPC_RecordChild5, // #4 = $unorm
/*81443*/         OPC_RecordChild6, // #5 = $r128
/*81444*/         OPC_RecordChild7, // #6 = $da
/*81445*/         OPC_MoveChild, 8,
/*81447*/         OPC_RecordNode, // #7 = $glc
/*81448*/         OPC_MoveParent,
/*81449*/         OPC_MoveChild, 9,
/*81451*/         OPC_RecordNode, // #8 = $slc
/*81452*/         OPC_MoveParent,
/*81453*/         OPC_MoveChild, 10,
/*81455*/         OPC_RecordNode, // #9 = $tfe
/*81456*/         OPC_MoveParent,
/*81457*/         OPC_MoveChild, 11,
/*81459*/         OPC_RecordNode, // #10 = $lwe
/*81460*/         OPC_MoveParent,
/*81461*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81464*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81467*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81470*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81473*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81476*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81479*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81482*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81485*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81502*/       /*Scope*/ 65, /*->81568*/
/*81503*/         OPC_CheckChild1Type, MVT::v8i32,
/*81505*/         OPC_RecordChild2, // #1 = $rsrc
/*81506*/         OPC_RecordChild3, // #2 = $sampler
/*81507*/         OPC_RecordChild4, // #3 = $dmask
/*81508*/         OPC_RecordChild5, // #4 = $unorm
/*81509*/         OPC_RecordChild6, // #5 = $r128
/*81510*/         OPC_RecordChild7, // #6 = $da
/*81511*/         OPC_MoveChild, 8,
/*81513*/         OPC_RecordNode, // #7 = $glc
/*81514*/         OPC_MoveParent,
/*81515*/         OPC_MoveChild, 9,
/*81517*/         OPC_RecordNode, // #8 = $slc
/*81518*/         OPC_MoveParent,
/*81519*/         OPC_MoveChild, 10,
/*81521*/         OPC_RecordNode, // #9 = $tfe
/*81522*/         OPC_MoveParent,
/*81523*/         OPC_MoveChild, 11,
/*81525*/         OPC_RecordNode, // #10 = $lwe
/*81526*/         OPC_MoveParent,
/*81527*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81530*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81533*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81536*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81539*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81542*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81545*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81548*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81551*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81568*/       /*Scope*/ 65, /*->81634*/
/*81569*/         OPC_CheckChild1Type, MVT::v16i32,
/*81571*/         OPC_RecordChild2, // #1 = $rsrc
/*81572*/         OPC_RecordChild3, // #2 = $sampler
/*81573*/         OPC_RecordChild4, // #3 = $dmask
/*81574*/         OPC_RecordChild5, // #4 = $unorm
/*81575*/         OPC_RecordChild6, // #5 = $r128
/*81576*/         OPC_RecordChild7, // #6 = $da
/*81577*/         OPC_MoveChild, 8,
/*81579*/         OPC_RecordNode, // #7 = $glc
/*81580*/         OPC_MoveParent,
/*81581*/         OPC_MoveChild, 9,
/*81583*/         OPC_RecordNode, // #8 = $slc
/*81584*/         OPC_MoveParent,
/*81585*/         OPC_MoveChild, 10,
/*81587*/         OPC_RecordNode, // #9 = $tfe
/*81588*/         OPC_MoveParent,
/*81589*/         OPC_MoveChild, 11,
/*81591*/         OPC_RecordNode, // #10 = $lwe
/*81592*/         OPC_MoveParent,
/*81593*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81596*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81599*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81602*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81605*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81608*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81611*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81614*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81617*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81634*/       0, /*End of Scope*/
/*81635*/     /*Scope*/ 80|128,2/*336*/, /*->81973*/
/*81637*/       OPC_CheckChild0Integer, 86|128,47/*6102*/, 
/*81640*/       OPC_RecordChild1, // #0 = $addr
/*81641*/       OPC_Scope, 65, /*->81708*/ // 5 children in Scope
/*81643*/         OPC_CheckChild1Type, MVT::i32,
/*81645*/         OPC_RecordChild2, // #1 = $rsrc
/*81646*/         OPC_RecordChild3, // #2 = $sampler
/*81647*/         OPC_RecordChild4, // #3 = $dmask
/*81648*/         OPC_RecordChild5, // #4 = $unorm
/*81649*/         OPC_RecordChild6, // #5 = $r128
/*81650*/         OPC_RecordChild7, // #6 = $da
/*81651*/         OPC_MoveChild, 8,
/*81653*/         OPC_RecordNode, // #7 = $glc
/*81654*/         OPC_MoveParent,
/*81655*/         OPC_MoveChild, 9,
/*81657*/         OPC_RecordNode, // #8 = $slc
/*81658*/         OPC_MoveParent,
/*81659*/         OPC_MoveChild, 10,
/*81661*/         OPC_RecordNode, // #9 = $tfe
/*81662*/         OPC_MoveParent,
/*81663*/         OPC_MoveChild, 11,
/*81665*/         OPC_RecordNode, // #10 = $lwe
/*81666*/         OPC_MoveParent,
/*81667*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81670*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81673*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81676*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81679*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81682*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81685*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81688*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81691*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81708*/       /*Scope*/ 65, /*->81774*/
/*81709*/         OPC_CheckChild1Type, MVT::v2i32,
/*81711*/         OPC_RecordChild2, // #1 = $rsrc
/*81712*/         OPC_RecordChild3, // #2 = $sampler
/*81713*/         OPC_RecordChild4, // #3 = $dmask
/*81714*/         OPC_RecordChild5, // #4 = $unorm
/*81715*/         OPC_RecordChild6, // #5 = $r128
/*81716*/         OPC_RecordChild7, // #6 = $da
/*81717*/         OPC_MoveChild, 8,
/*81719*/         OPC_RecordNode, // #7 = $glc
/*81720*/         OPC_MoveParent,
/*81721*/         OPC_MoveChild, 9,
/*81723*/         OPC_RecordNode, // #8 = $slc
/*81724*/         OPC_MoveParent,
/*81725*/         OPC_MoveChild, 10,
/*81727*/         OPC_RecordNode, // #9 = $tfe
/*81728*/         OPC_MoveParent,
/*81729*/         OPC_MoveChild, 11,
/*81731*/         OPC_RecordNode, // #10 = $lwe
/*81732*/         OPC_MoveParent,
/*81733*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81736*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81739*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81742*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81745*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81748*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81751*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81754*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81757*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81774*/       /*Scope*/ 65, /*->81840*/
/*81775*/         OPC_CheckChild1Type, MVT::v4i32,
/*81777*/         OPC_RecordChild2, // #1 = $rsrc
/*81778*/         OPC_RecordChild3, // #2 = $sampler
/*81779*/         OPC_RecordChild4, // #3 = $dmask
/*81780*/         OPC_RecordChild5, // #4 = $unorm
/*81781*/         OPC_RecordChild6, // #5 = $r128
/*81782*/         OPC_RecordChild7, // #6 = $da
/*81783*/         OPC_MoveChild, 8,
/*81785*/         OPC_RecordNode, // #7 = $glc
/*81786*/         OPC_MoveParent,
/*81787*/         OPC_MoveChild, 9,
/*81789*/         OPC_RecordNode, // #8 = $slc
/*81790*/         OPC_MoveParent,
/*81791*/         OPC_MoveChild, 10,
/*81793*/         OPC_RecordNode, // #9 = $tfe
/*81794*/         OPC_MoveParent,
/*81795*/         OPC_MoveChild, 11,
/*81797*/         OPC_RecordNode, // #10 = $lwe
/*81798*/         OPC_MoveParent,
/*81799*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81802*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81805*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81808*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81811*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81814*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81817*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81820*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81823*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81840*/       /*Scope*/ 65, /*->81906*/
/*81841*/         OPC_CheckChild1Type, MVT::v8i32,
/*81843*/         OPC_RecordChild2, // #1 = $rsrc
/*81844*/         OPC_RecordChild3, // #2 = $sampler
/*81845*/         OPC_RecordChild4, // #3 = $dmask
/*81846*/         OPC_RecordChild5, // #4 = $unorm
/*81847*/         OPC_RecordChild6, // #5 = $r128
/*81848*/         OPC_RecordChild7, // #6 = $da
/*81849*/         OPC_MoveChild, 8,
/*81851*/         OPC_RecordNode, // #7 = $glc
/*81852*/         OPC_MoveParent,
/*81853*/         OPC_MoveChild, 9,
/*81855*/         OPC_RecordNode, // #8 = $slc
/*81856*/         OPC_MoveParent,
/*81857*/         OPC_MoveChild, 10,
/*81859*/         OPC_RecordNode, // #9 = $tfe
/*81860*/         OPC_MoveParent,
/*81861*/         OPC_MoveChild, 11,
/*81863*/         OPC_RecordNode, // #10 = $lwe
/*81864*/         OPC_MoveParent,
/*81865*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81868*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81871*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81874*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81877*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81880*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81883*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81886*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81889*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81906*/       /*Scope*/ 65, /*->81972*/
/*81907*/         OPC_CheckChild1Type, MVT::v16i32,
/*81909*/         OPC_RecordChild2, // #1 = $rsrc
/*81910*/         OPC_RecordChild3, // #2 = $sampler
/*81911*/         OPC_RecordChild4, // #3 = $dmask
/*81912*/         OPC_RecordChild5, // #4 = $unorm
/*81913*/         OPC_RecordChild6, // #5 = $r128
/*81914*/         OPC_RecordChild7, // #6 = $da
/*81915*/         OPC_MoveChild, 8,
/*81917*/         OPC_RecordNode, // #7 = $glc
/*81918*/         OPC_MoveParent,
/*81919*/         OPC_MoveChild, 9,
/*81921*/         OPC_RecordNode, // #8 = $slc
/*81922*/         OPC_MoveParent,
/*81923*/         OPC_MoveChild, 10,
/*81925*/         OPC_RecordNode, // #9 = $tfe
/*81926*/         OPC_MoveParent,
/*81927*/         OPC_MoveChild, 11,
/*81929*/         OPC_RecordNode, // #10 = $lwe
/*81930*/         OPC_MoveParent,
/*81931*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81934*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81937*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81940*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81943*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81946*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81949*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81952*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81955*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81972*/       0, /*End of Scope*/
/*81973*/     /*Scope*/ 80|128,2/*336*/, /*->82311*/
/*81975*/       OPC_CheckChild0Integer, 89|128,47/*6105*/, 
/*81978*/       OPC_RecordChild1, // #0 = $addr
/*81979*/       OPC_Scope, 65, /*->82046*/ // 5 children in Scope
/*81981*/         OPC_CheckChild1Type, MVT::i32,
/*81983*/         OPC_RecordChild2, // #1 = $rsrc
/*81984*/         OPC_RecordChild3, // #2 = $sampler
/*81985*/         OPC_RecordChild4, // #3 = $dmask
/*81986*/         OPC_RecordChild5, // #4 = $unorm
/*81987*/         OPC_RecordChild6, // #5 = $r128
/*81988*/         OPC_RecordChild7, // #6 = $da
/*81989*/         OPC_MoveChild, 8,
/*81991*/         OPC_RecordNode, // #7 = $glc
/*81992*/         OPC_MoveParent,
/*81993*/         OPC_MoveChild, 9,
/*81995*/         OPC_RecordNode, // #8 = $slc
/*81996*/         OPC_MoveParent,
/*81997*/         OPC_MoveChild, 10,
/*81999*/         OPC_RecordNode, // #9 = $tfe
/*82000*/         OPC_MoveParent,
/*82001*/         OPC_MoveChild, 11,
/*82003*/         OPC_RecordNode, // #10 = $lwe
/*82004*/         OPC_MoveParent,
/*82005*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82008*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82011*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82014*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82017*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82020*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82023*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82026*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82029*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82046*/       /*Scope*/ 65, /*->82112*/
/*82047*/         OPC_CheckChild1Type, MVT::v2i32,
/*82049*/         OPC_RecordChild2, // #1 = $rsrc
/*82050*/         OPC_RecordChild3, // #2 = $sampler
/*82051*/         OPC_RecordChild4, // #3 = $dmask
/*82052*/         OPC_RecordChild5, // #4 = $unorm
/*82053*/         OPC_RecordChild6, // #5 = $r128
/*82054*/         OPC_RecordChild7, // #6 = $da
/*82055*/         OPC_MoveChild, 8,
/*82057*/         OPC_RecordNode, // #7 = $glc
/*82058*/         OPC_MoveParent,
/*82059*/         OPC_MoveChild, 9,
/*82061*/         OPC_RecordNode, // #8 = $slc
/*82062*/         OPC_MoveParent,
/*82063*/         OPC_MoveChild, 10,
/*82065*/         OPC_RecordNode, // #9 = $tfe
/*82066*/         OPC_MoveParent,
/*82067*/         OPC_MoveChild, 11,
/*82069*/         OPC_RecordNode, // #10 = $lwe
/*82070*/         OPC_MoveParent,
/*82071*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82074*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82077*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82080*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82083*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82086*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82089*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82092*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82095*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82112*/       /*Scope*/ 65, /*->82178*/
/*82113*/         OPC_CheckChild1Type, MVT::v4i32,
/*82115*/         OPC_RecordChild2, // #1 = $rsrc
/*82116*/         OPC_RecordChild3, // #2 = $sampler
/*82117*/         OPC_RecordChild4, // #3 = $dmask
/*82118*/         OPC_RecordChild5, // #4 = $unorm
/*82119*/         OPC_RecordChild6, // #5 = $r128
/*82120*/         OPC_RecordChild7, // #6 = $da
/*82121*/         OPC_MoveChild, 8,
/*82123*/         OPC_RecordNode, // #7 = $glc
/*82124*/         OPC_MoveParent,
/*82125*/         OPC_MoveChild, 9,
/*82127*/         OPC_RecordNode, // #8 = $slc
/*82128*/         OPC_MoveParent,
/*82129*/         OPC_MoveChild, 10,
/*82131*/         OPC_RecordNode, // #9 = $tfe
/*82132*/         OPC_MoveParent,
/*82133*/         OPC_MoveChild, 11,
/*82135*/         OPC_RecordNode, // #10 = $lwe
/*82136*/         OPC_MoveParent,
/*82137*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82140*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82143*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82146*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82149*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82152*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82155*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82158*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82161*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82178*/       /*Scope*/ 65, /*->82244*/
/*82179*/         OPC_CheckChild1Type, MVT::v8i32,
/*82181*/         OPC_RecordChild2, // #1 = $rsrc
/*82182*/         OPC_RecordChild3, // #2 = $sampler
/*82183*/         OPC_RecordChild4, // #3 = $dmask
/*82184*/         OPC_RecordChild5, // #4 = $unorm
/*82185*/         OPC_RecordChild6, // #5 = $r128
/*82186*/         OPC_RecordChild7, // #6 = $da
/*82187*/         OPC_MoveChild, 8,
/*82189*/         OPC_RecordNode, // #7 = $glc
/*82190*/         OPC_MoveParent,
/*82191*/         OPC_MoveChild, 9,
/*82193*/         OPC_RecordNode, // #8 = $slc
/*82194*/         OPC_MoveParent,
/*82195*/         OPC_MoveChild, 10,
/*82197*/         OPC_RecordNode, // #9 = $tfe
/*82198*/         OPC_MoveParent,
/*82199*/         OPC_MoveChild, 11,
/*82201*/         OPC_RecordNode, // #10 = $lwe
/*82202*/         OPC_MoveParent,
/*82203*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82206*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82209*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82212*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82215*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82218*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82221*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82224*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82227*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82244*/       /*Scope*/ 65, /*->82310*/
/*82245*/         OPC_CheckChild1Type, MVT::v16i32,
/*82247*/         OPC_RecordChild2, // #1 = $rsrc
/*82248*/         OPC_RecordChild3, // #2 = $sampler
/*82249*/         OPC_RecordChild4, // #3 = $dmask
/*82250*/         OPC_RecordChild5, // #4 = $unorm
/*82251*/         OPC_RecordChild6, // #5 = $r128
/*82252*/         OPC_RecordChild7, // #6 = $da
/*82253*/         OPC_MoveChild, 8,
/*82255*/         OPC_RecordNode, // #7 = $glc
/*82256*/         OPC_MoveParent,
/*82257*/         OPC_MoveChild, 9,
/*82259*/         OPC_RecordNode, // #8 = $slc
/*82260*/         OPC_MoveParent,
/*82261*/         OPC_MoveChild, 10,
/*82263*/         OPC_RecordNode, // #9 = $tfe
/*82264*/         OPC_MoveParent,
/*82265*/         OPC_MoveChild, 11,
/*82267*/         OPC_RecordNode, // #10 = $lwe
/*82268*/         OPC_MoveParent,
/*82269*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82272*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82275*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82278*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82281*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82284*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82287*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82290*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82293*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82310*/       0, /*End of Scope*/
/*82311*/     /*Scope*/ 80|128,2/*336*/, /*->82649*/
/*82313*/       OPC_CheckChild0Integer, 57|128,47/*6073*/, 
/*82316*/       OPC_RecordChild1, // #0 = $addr
/*82317*/       OPC_Scope, 65, /*->82384*/ // 5 children in Scope
/*82319*/         OPC_CheckChild1Type, MVT::i32,
/*82321*/         OPC_RecordChild2, // #1 = $rsrc
/*82322*/         OPC_RecordChild3, // #2 = $sampler
/*82323*/         OPC_RecordChild4, // #3 = $dmask
/*82324*/         OPC_RecordChild5, // #4 = $unorm
/*82325*/         OPC_RecordChild6, // #5 = $r128
/*82326*/         OPC_RecordChild7, // #6 = $da
/*82327*/         OPC_MoveChild, 8,
/*82329*/         OPC_RecordNode, // #7 = $glc
/*82330*/         OPC_MoveParent,
/*82331*/         OPC_MoveChild, 9,
/*82333*/         OPC_RecordNode, // #8 = $slc
/*82334*/         OPC_MoveParent,
/*82335*/         OPC_MoveChild, 10,
/*82337*/         OPC_RecordNode, // #9 = $tfe
/*82338*/         OPC_MoveParent,
/*82339*/         OPC_MoveChild, 11,
/*82341*/         OPC_RecordNode, // #10 = $lwe
/*82342*/         OPC_MoveParent,
/*82343*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82346*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82349*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82352*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82355*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82358*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82361*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82364*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82367*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82384*/       /*Scope*/ 65, /*->82450*/
/*82385*/         OPC_CheckChild1Type, MVT::v2i32,
/*82387*/         OPC_RecordChild2, // #1 = $rsrc
/*82388*/         OPC_RecordChild3, // #2 = $sampler
/*82389*/         OPC_RecordChild4, // #3 = $dmask
/*82390*/         OPC_RecordChild5, // #4 = $unorm
/*82391*/         OPC_RecordChild6, // #5 = $r128
/*82392*/         OPC_RecordChild7, // #6 = $da
/*82393*/         OPC_MoveChild, 8,
/*82395*/         OPC_RecordNode, // #7 = $glc
/*82396*/         OPC_MoveParent,
/*82397*/         OPC_MoveChild, 9,
/*82399*/         OPC_RecordNode, // #8 = $slc
/*82400*/         OPC_MoveParent,
/*82401*/         OPC_MoveChild, 10,
/*82403*/         OPC_RecordNode, // #9 = $tfe
/*82404*/         OPC_MoveParent,
/*82405*/         OPC_MoveChild, 11,
/*82407*/         OPC_RecordNode, // #10 = $lwe
/*82408*/         OPC_MoveParent,
/*82409*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82412*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82415*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82418*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82421*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82424*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82427*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82430*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82433*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82450*/       /*Scope*/ 65, /*->82516*/
/*82451*/         OPC_CheckChild1Type, MVT::v4i32,
/*82453*/         OPC_RecordChild2, // #1 = $rsrc
/*82454*/         OPC_RecordChild3, // #2 = $sampler
/*82455*/         OPC_RecordChild4, // #3 = $dmask
/*82456*/         OPC_RecordChild5, // #4 = $unorm
/*82457*/         OPC_RecordChild6, // #5 = $r128
/*82458*/         OPC_RecordChild7, // #6 = $da
/*82459*/         OPC_MoveChild, 8,
/*82461*/         OPC_RecordNode, // #7 = $glc
/*82462*/         OPC_MoveParent,
/*82463*/         OPC_MoveChild, 9,
/*82465*/         OPC_RecordNode, // #8 = $slc
/*82466*/         OPC_MoveParent,
/*82467*/         OPC_MoveChild, 10,
/*82469*/         OPC_RecordNode, // #9 = $tfe
/*82470*/         OPC_MoveParent,
/*82471*/         OPC_MoveChild, 11,
/*82473*/         OPC_RecordNode, // #10 = $lwe
/*82474*/         OPC_MoveParent,
/*82475*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82478*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82481*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82484*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82487*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82490*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82493*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82496*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82499*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82516*/       /*Scope*/ 65, /*->82582*/
/*82517*/         OPC_CheckChild1Type, MVT::v8i32,
/*82519*/         OPC_RecordChild2, // #1 = $rsrc
/*82520*/         OPC_RecordChild3, // #2 = $sampler
/*82521*/         OPC_RecordChild4, // #3 = $dmask
/*82522*/         OPC_RecordChild5, // #4 = $unorm
/*82523*/         OPC_RecordChild6, // #5 = $r128
/*82524*/         OPC_RecordChild7, // #6 = $da
/*82525*/         OPC_MoveChild, 8,
/*82527*/         OPC_RecordNode, // #7 = $glc
/*82528*/         OPC_MoveParent,
/*82529*/         OPC_MoveChild, 9,
/*82531*/         OPC_RecordNode, // #8 = $slc
/*82532*/         OPC_MoveParent,
/*82533*/         OPC_MoveChild, 10,
/*82535*/         OPC_RecordNode, // #9 = $tfe
/*82536*/         OPC_MoveParent,
/*82537*/         OPC_MoveChild, 11,
/*82539*/         OPC_RecordNode, // #10 = $lwe
/*82540*/         OPC_MoveParent,
/*82541*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82544*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82547*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82550*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82553*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82556*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82559*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82562*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82565*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82582*/       /*Scope*/ 65, /*->82648*/
/*82583*/         OPC_CheckChild1Type, MVT::v16i32,
/*82585*/         OPC_RecordChild2, // #1 = $rsrc
/*82586*/         OPC_RecordChild3, // #2 = $sampler
/*82587*/         OPC_RecordChild4, // #3 = $dmask
/*82588*/         OPC_RecordChild5, // #4 = $unorm
/*82589*/         OPC_RecordChild6, // #5 = $r128
/*82590*/         OPC_RecordChild7, // #6 = $da
/*82591*/         OPC_MoveChild, 8,
/*82593*/         OPC_RecordNode, // #7 = $glc
/*82594*/         OPC_MoveParent,
/*82595*/         OPC_MoveChild, 9,
/*82597*/         OPC_RecordNode, // #8 = $slc
/*82598*/         OPC_MoveParent,
/*82599*/         OPC_MoveChild, 10,
/*82601*/         OPC_RecordNode, // #9 = $tfe
/*82602*/         OPC_MoveParent,
/*82603*/         OPC_MoveChild, 11,
/*82605*/         OPC_RecordNode, // #10 = $lwe
/*82606*/         OPC_MoveParent,
/*82607*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82610*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82613*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82616*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82619*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82622*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82625*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82628*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82631*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82648*/       0, /*End of Scope*/
/*82649*/     /*Scope*/ 80|128,2/*336*/, /*->82987*/
/*82651*/       OPC_CheckChild0Integer, 56|128,47/*6072*/, 
/*82654*/       OPC_RecordChild1, // #0 = $addr
/*82655*/       OPC_Scope, 65, /*->82722*/ // 5 children in Scope
/*82657*/         OPC_CheckChild1Type, MVT::i32,
/*82659*/         OPC_RecordChild2, // #1 = $rsrc
/*82660*/         OPC_RecordChild3, // #2 = $sampler
/*82661*/         OPC_RecordChild4, // #3 = $dmask
/*82662*/         OPC_RecordChild5, // #4 = $unorm
/*82663*/         OPC_RecordChild6, // #5 = $r128
/*82664*/         OPC_RecordChild7, // #6 = $da
/*82665*/         OPC_MoveChild, 8,
/*82667*/         OPC_RecordNode, // #7 = $glc
/*82668*/         OPC_MoveParent,
/*82669*/         OPC_MoveChild, 9,
/*82671*/         OPC_RecordNode, // #8 = $slc
/*82672*/         OPC_MoveParent,
/*82673*/         OPC_MoveChild, 10,
/*82675*/         OPC_RecordNode, // #9 = $tfe
/*82676*/         OPC_MoveParent,
/*82677*/         OPC_MoveChild, 11,
/*82679*/         OPC_RecordNode, // #10 = $lwe
/*82680*/         OPC_MoveParent,
/*82681*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82684*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82687*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82690*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82693*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82696*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82699*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82702*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82705*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82722*/       /*Scope*/ 65, /*->82788*/
/*82723*/         OPC_CheckChild1Type, MVT::v2i32,
/*82725*/         OPC_RecordChild2, // #1 = $rsrc
/*82726*/         OPC_RecordChild3, // #2 = $sampler
/*82727*/         OPC_RecordChild4, // #3 = $dmask
/*82728*/         OPC_RecordChild5, // #4 = $unorm
/*82729*/         OPC_RecordChild6, // #5 = $r128
/*82730*/         OPC_RecordChild7, // #6 = $da
/*82731*/         OPC_MoveChild, 8,
/*82733*/         OPC_RecordNode, // #7 = $glc
/*82734*/         OPC_MoveParent,
/*82735*/         OPC_MoveChild, 9,
/*82737*/         OPC_RecordNode, // #8 = $slc
/*82738*/         OPC_MoveParent,
/*82739*/         OPC_MoveChild, 10,
/*82741*/         OPC_RecordNode, // #9 = $tfe
/*82742*/         OPC_MoveParent,
/*82743*/         OPC_MoveChild, 11,
/*82745*/         OPC_RecordNode, // #10 = $lwe
/*82746*/         OPC_MoveParent,
/*82747*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82750*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82753*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82756*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82759*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82762*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82765*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82768*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82771*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82788*/       /*Scope*/ 65, /*->82854*/
/*82789*/         OPC_CheckChild1Type, MVT::v4i32,
/*82791*/         OPC_RecordChild2, // #1 = $rsrc
/*82792*/         OPC_RecordChild3, // #2 = $sampler
/*82793*/         OPC_RecordChild4, // #3 = $dmask
/*82794*/         OPC_RecordChild5, // #4 = $unorm
/*82795*/         OPC_RecordChild6, // #5 = $r128
/*82796*/         OPC_RecordChild7, // #6 = $da
/*82797*/         OPC_MoveChild, 8,
/*82799*/         OPC_RecordNode, // #7 = $glc
/*82800*/         OPC_MoveParent,
/*82801*/         OPC_MoveChild, 9,
/*82803*/         OPC_RecordNode, // #8 = $slc
/*82804*/         OPC_MoveParent,
/*82805*/         OPC_MoveChild, 10,
/*82807*/         OPC_RecordNode, // #9 = $tfe
/*82808*/         OPC_MoveParent,
/*82809*/         OPC_MoveChild, 11,
/*82811*/         OPC_RecordNode, // #10 = $lwe
/*82812*/         OPC_MoveParent,
/*82813*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82816*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82819*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82822*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82825*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82828*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82831*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82834*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82837*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82854*/       /*Scope*/ 65, /*->82920*/
/*82855*/         OPC_CheckChild1Type, MVT::v8i32,
/*82857*/         OPC_RecordChild2, // #1 = $rsrc
/*82858*/         OPC_RecordChild3, // #2 = $sampler
/*82859*/         OPC_RecordChild4, // #3 = $dmask
/*82860*/         OPC_RecordChild5, // #4 = $unorm
/*82861*/         OPC_RecordChild6, // #5 = $r128
/*82862*/         OPC_RecordChild7, // #6 = $da
/*82863*/         OPC_MoveChild, 8,
/*82865*/         OPC_RecordNode, // #7 = $glc
/*82866*/         OPC_MoveParent,
/*82867*/         OPC_MoveChild, 9,
/*82869*/         OPC_RecordNode, // #8 = $slc
/*82870*/         OPC_MoveParent,
/*82871*/         OPC_MoveChild, 10,
/*82873*/         OPC_RecordNode, // #9 = $tfe
/*82874*/         OPC_MoveParent,
/*82875*/         OPC_MoveChild, 11,
/*82877*/         OPC_RecordNode, // #10 = $lwe
/*82878*/         OPC_MoveParent,
/*82879*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82882*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82885*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82888*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82891*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82894*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82897*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82900*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82903*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82920*/       /*Scope*/ 65, /*->82986*/
/*82921*/         OPC_CheckChild1Type, MVT::v16i32,
/*82923*/         OPC_RecordChild2, // #1 = $rsrc
/*82924*/         OPC_RecordChild3, // #2 = $sampler
/*82925*/         OPC_RecordChild4, // #3 = $dmask
/*82926*/         OPC_RecordChild5, // #4 = $unorm
/*82927*/         OPC_RecordChild6, // #5 = $r128
/*82928*/         OPC_RecordChild7, // #6 = $da
/*82929*/         OPC_MoveChild, 8,
/*82931*/         OPC_RecordNode, // #7 = $glc
/*82932*/         OPC_MoveParent,
/*82933*/         OPC_MoveChild, 9,
/*82935*/         OPC_RecordNode, // #8 = $slc
/*82936*/         OPC_MoveParent,
/*82937*/         OPC_MoveChild, 10,
/*82939*/         OPC_RecordNode, // #9 = $tfe
/*82940*/         OPC_MoveParent,
/*82941*/         OPC_MoveChild, 11,
/*82943*/         OPC_RecordNode, // #10 = $lwe
/*82944*/         OPC_MoveParent,
/*82945*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82948*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82951*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82954*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82957*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82960*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82963*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82966*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82969*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82986*/       0, /*End of Scope*/
/*82987*/     /*Scope*/ 80|128,2/*336*/, /*->83325*/
/*82989*/       OPC_CheckChild0Integer, 91|128,47/*6107*/, 
/*82992*/       OPC_RecordChild1, // #0 = $addr
/*82993*/       OPC_Scope, 65, /*->83060*/ // 5 children in Scope
/*82995*/         OPC_CheckChild1Type, MVT::i32,
/*82997*/         OPC_RecordChild2, // #1 = $rsrc
/*82998*/         OPC_RecordChild3, // #2 = $sampler
/*82999*/         OPC_RecordChild4, // #3 = $dmask
/*83000*/         OPC_RecordChild5, // #4 = $unorm
/*83001*/         OPC_RecordChild6, // #5 = $r128
/*83002*/         OPC_RecordChild7, // #6 = $da
/*83003*/         OPC_MoveChild, 8,
/*83005*/         OPC_RecordNode, // #7 = $glc
/*83006*/         OPC_MoveParent,
/*83007*/         OPC_MoveChild, 9,
/*83009*/         OPC_RecordNode, // #8 = $slc
/*83010*/         OPC_MoveParent,
/*83011*/         OPC_MoveChild, 10,
/*83013*/         OPC_RecordNode, // #9 = $tfe
/*83014*/         OPC_MoveParent,
/*83015*/         OPC_MoveChild, 11,
/*83017*/         OPC_RecordNode, // #10 = $lwe
/*83018*/         OPC_MoveParent,
/*83019*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83022*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83025*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83028*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83031*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83034*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83037*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83040*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83043*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83060*/       /*Scope*/ 65, /*->83126*/
/*83061*/         OPC_CheckChild1Type, MVT::v2i32,
/*83063*/         OPC_RecordChild2, // #1 = $rsrc
/*83064*/         OPC_RecordChild3, // #2 = $sampler
/*83065*/         OPC_RecordChild4, // #3 = $dmask
/*83066*/         OPC_RecordChild5, // #4 = $unorm
/*83067*/         OPC_RecordChild6, // #5 = $r128
/*83068*/         OPC_RecordChild7, // #6 = $da
/*83069*/         OPC_MoveChild, 8,
/*83071*/         OPC_RecordNode, // #7 = $glc
/*83072*/         OPC_MoveParent,
/*83073*/         OPC_MoveChild, 9,
/*83075*/         OPC_RecordNode, // #8 = $slc
/*83076*/         OPC_MoveParent,
/*83077*/         OPC_MoveChild, 10,
/*83079*/         OPC_RecordNode, // #9 = $tfe
/*83080*/         OPC_MoveParent,
/*83081*/         OPC_MoveChild, 11,
/*83083*/         OPC_RecordNode, // #10 = $lwe
/*83084*/         OPC_MoveParent,
/*83085*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83088*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83091*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83094*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83097*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83100*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83103*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83106*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83109*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83126*/       /*Scope*/ 65, /*->83192*/
/*83127*/         OPC_CheckChild1Type, MVT::v4i32,
/*83129*/         OPC_RecordChild2, // #1 = $rsrc
/*83130*/         OPC_RecordChild3, // #2 = $sampler
/*83131*/         OPC_RecordChild4, // #3 = $dmask
/*83132*/         OPC_RecordChild5, // #4 = $unorm
/*83133*/         OPC_RecordChild6, // #5 = $r128
/*83134*/         OPC_RecordChild7, // #6 = $da
/*83135*/         OPC_MoveChild, 8,
/*83137*/         OPC_RecordNode, // #7 = $glc
/*83138*/         OPC_MoveParent,
/*83139*/         OPC_MoveChild, 9,
/*83141*/         OPC_RecordNode, // #8 = $slc
/*83142*/         OPC_MoveParent,
/*83143*/         OPC_MoveChild, 10,
/*83145*/         OPC_RecordNode, // #9 = $tfe
/*83146*/         OPC_MoveParent,
/*83147*/         OPC_MoveChild, 11,
/*83149*/         OPC_RecordNode, // #10 = $lwe
/*83150*/         OPC_MoveParent,
/*83151*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83154*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83157*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83160*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83163*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83166*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83169*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83172*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83175*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83192*/       /*Scope*/ 65, /*->83258*/
/*83193*/         OPC_CheckChild1Type, MVT::v8i32,
/*83195*/         OPC_RecordChild2, // #1 = $rsrc
/*83196*/         OPC_RecordChild3, // #2 = $sampler
/*83197*/         OPC_RecordChild4, // #3 = $dmask
/*83198*/         OPC_RecordChild5, // #4 = $unorm
/*83199*/         OPC_RecordChild6, // #5 = $r128
/*83200*/         OPC_RecordChild7, // #6 = $da
/*83201*/         OPC_MoveChild, 8,
/*83203*/         OPC_RecordNode, // #7 = $glc
/*83204*/         OPC_MoveParent,
/*83205*/         OPC_MoveChild, 9,
/*83207*/         OPC_RecordNode, // #8 = $slc
/*83208*/         OPC_MoveParent,
/*83209*/         OPC_MoveChild, 10,
/*83211*/         OPC_RecordNode, // #9 = $tfe
/*83212*/         OPC_MoveParent,
/*83213*/         OPC_MoveChild, 11,
/*83215*/         OPC_RecordNode, // #10 = $lwe
/*83216*/         OPC_MoveParent,
/*83217*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83220*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83223*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83226*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83229*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83232*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83235*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83238*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83241*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83258*/       /*Scope*/ 65, /*->83324*/
/*83259*/         OPC_CheckChild1Type, MVT::v16i32,
/*83261*/         OPC_RecordChild2, // #1 = $rsrc
/*83262*/         OPC_RecordChild3, // #2 = $sampler
/*83263*/         OPC_RecordChild4, // #3 = $dmask
/*83264*/         OPC_RecordChild5, // #4 = $unorm
/*83265*/         OPC_RecordChild6, // #5 = $r128
/*83266*/         OPC_RecordChild7, // #6 = $da
/*83267*/         OPC_MoveChild, 8,
/*83269*/         OPC_RecordNode, // #7 = $glc
/*83270*/         OPC_MoveParent,
/*83271*/         OPC_MoveChild, 9,
/*83273*/         OPC_RecordNode, // #8 = $slc
/*83274*/         OPC_MoveParent,
/*83275*/         OPC_MoveChild, 10,
/*83277*/         OPC_RecordNode, // #9 = $tfe
/*83278*/         OPC_MoveParent,
/*83279*/         OPC_MoveChild, 11,
/*83281*/         OPC_RecordNode, // #10 = $lwe
/*83282*/         OPC_MoveParent,
/*83283*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83286*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83289*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83292*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83295*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83298*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83301*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83304*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83307*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83324*/       0, /*End of Scope*/
/*83325*/     /*Scope*/ 80|128,2/*336*/, /*->83663*/
/*83327*/       OPC_CheckChild0Integer, 81|128,47/*6097*/, 
/*83330*/       OPC_RecordChild1, // #0 = $addr
/*83331*/       OPC_Scope, 65, /*->83398*/ // 5 children in Scope
/*83333*/         OPC_CheckChild1Type, MVT::i32,
/*83335*/         OPC_RecordChild2, // #1 = $rsrc
/*83336*/         OPC_RecordChild3, // #2 = $sampler
/*83337*/         OPC_RecordChild4, // #3 = $dmask
/*83338*/         OPC_RecordChild5, // #4 = $unorm
/*83339*/         OPC_RecordChild6, // #5 = $r128
/*83340*/         OPC_RecordChild7, // #6 = $da
/*83341*/         OPC_MoveChild, 8,
/*83343*/         OPC_RecordNode, // #7 = $glc
/*83344*/         OPC_MoveParent,
/*83345*/         OPC_MoveChild, 9,
/*83347*/         OPC_RecordNode, // #8 = $slc
/*83348*/         OPC_MoveParent,
/*83349*/         OPC_MoveChild, 10,
/*83351*/         OPC_RecordNode, // #9 = $tfe
/*83352*/         OPC_MoveParent,
/*83353*/         OPC_MoveChild, 11,
/*83355*/         OPC_RecordNode, // #10 = $lwe
/*83356*/         OPC_MoveParent,
/*83357*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83360*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83363*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83366*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83369*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83372*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83375*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83378*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83381*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83398*/       /*Scope*/ 65, /*->83464*/
/*83399*/         OPC_CheckChild1Type, MVT::v2i32,
/*83401*/         OPC_RecordChild2, // #1 = $rsrc
/*83402*/         OPC_RecordChild3, // #2 = $sampler
/*83403*/         OPC_RecordChild4, // #3 = $dmask
/*83404*/         OPC_RecordChild5, // #4 = $unorm
/*83405*/         OPC_RecordChild6, // #5 = $r128
/*83406*/         OPC_RecordChild7, // #6 = $da
/*83407*/         OPC_MoveChild, 8,
/*83409*/         OPC_RecordNode, // #7 = $glc
/*83410*/         OPC_MoveParent,
/*83411*/         OPC_MoveChild, 9,
/*83413*/         OPC_RecordNode, // #8 = $slc
/*83414*/         OPC_MoveParent,
/*83415*/         OPC_MoveChild, 10,
/*83417*/         OPC_RecordNode, // #9 = $tfe
/*83418*/         OPC_MoveParent,
/*83419*/         OPC_MoveChild, 11,
/*83421*/         OPC_RecordNode, // #10 = $lwe
/*83422*/         OPC_MoveParent,
/*83423*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83426*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83429*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83432*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83435*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83438*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83441*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83444*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83447*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83464*/       /*Scope*/ 65, /*->83530*/
/*83465*/         OPC_CheckChild1Type, MVT::v4i32,
/*83467*/         OPC_RecordChild2, // #1 = $rsrc
/*83468*/         OPC_RecordChild3, // #2 = $sampler
/*83469*/         OPC_RecordChild4, // #3 = $dmask
/*83470*/         OPC_RecordChild5, // #4 = $unorm
/*83471*/         OPC_RecordChild6, // #5 = $r128
/*83472*/         OPC_RecordChild7, // #6 = $da
/*83473*/         OPC_MoveChild, 8,
/*83475*/         OPC_RecordNode, // #7 = $glc
/*83476*/         OPC_MoveParent,
/*83477*/         OPC_MoveChild, 9,
/*83479*/         OPC_RecordNode, // #8 = $slc
/*83480*/         OPC_MoveParent,
/*83481*/         OPC_MoveChild, 10,
/*83483*/         OPC_RecordNode, // #9 = $tfe
/*83484*/         OPC_MoveParent,
/*83485*/         OPC_MoveChild, 11,
/*83487*/         OPC_RecordNode, // #10 = $lwe
/*83488*/         OPC_MoveParent,
/*83489*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83492*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83495*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83498*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83501*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83504*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83507*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83510*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83513*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83530*/       /*Scope*/ 65, /*->83596*/
/*83531*/         OPC_CheckChild1Type, MVT::v8i32,
/*83533*/         OPC_RecordChild2, // #1 = $rsrc
/*83534*/         OPC_RecordChild3, // #2 = $sampler
/*83535*/         OPC_RecordChild4, // #3 = $dmask
/*83536*/         OPC_RecordChild5, // #4 = $unorm
/*83537*/         OPC_RecordChild6, // #5 = $r128
/*83538*/         OPC_RecordChild7, // #6 = $da
/*83539*/         OPC_MoveChild, 8,
/*83541*/         OPC_RecordNode, // #7 = $glc
/*83542*/         OPC_MoveParent,
/*83543*/         OPC_MoveChild, 9,
/*83545*/         OPC_RecordNode, // #8 = $slc
/*83546*/         OPC_MoveParent,
/*83547*/         OPC_MoveChild, 10,
/*83549*/         OPC_RecordNode, // #9 = $tfe
/*83550*/         OPC_MoveParent,
/*83551*/         OPC_MoveChild, 11,
/*83553*/         OPC_RecordNode, // #10 = $lwe
/*83554*/         OPC_MoveParent,
/*83555*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83558*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83561*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83564*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83567*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83570*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83573*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83576*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83579*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83596*/       /*Scope*/ 65, /*->83662*/
/*83597*/         OPC_CheckChild1Type, MVT::v16i32,
/*83599*/         OPC_RecordChild2, // #1 = $rsrc
/*83600*/         OPC_RecordChild3, // #2 = $sampler
/*83601*/         OPC_RecordChild4, // #3 = $dmask
/*83602*/         OPC_RecordChild5, // #4 = $unorm
/*83603*/         OPC_RecordChild6, // #5 = $r128
/*83604*/         OPC_RecordChild7, // #6 = $da
/*83605*/         OPC_MoveChild, 8,
/*83607*/         OPC_RecordNode, // #7 = $glc
/*83608*/         OPC_MoveParent,
/*83609*/         OPC_MoveChild, 9,
/*83611*/         OPC_RecordNode, // #8 = $slc
/*83612*/         OPC_MoveParent,
/*83613*/         OPC_MoveChild, 10,
/*83615*/         OPC_RecordNode, // #9 = $tfe
/*83616*/         OPC_MoveParent,
/*83617*/         OPC_MoveChild, 11,
/*83619*/         OPC_RecordNode, // #10 = $lwe
/*83620*/         OPC_MoveParent,
/*83621*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83624*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83627*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83630*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83633*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83636*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83639*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83642*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83645*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83662*/       0, /*End of Scope*/
/*83663*/     /*Scope*/ 80|128,2/*336*/, /*->84001*/
/*83665*/       OPC_CheckChild0Integer, 80|128,47/*6096*/, 
/*83668*/       OPC_RecordChild1, // #0 = $addr
/*83669*/       OPC_Scope, 65, /*->83736*/ // 5 children in Scope
/*83671*/         OPC_CheckChild1Type, MVT::i32,
/*83673*/         OPC_RecordChild2, // #1 = $rsrc
/*83674*/         OPC_RecordChild3, // #2 = $sampler
/*83675*/         OPC_RecordChild4, // #3 = $dmask
/*83676*/         OPC_RecordChild5, // #4 = $unorm
/*83677*/         OPC_RecordChild6, // #5 = $r128
/*83678*/         OPC_RecordChild7, // #6 = $da
/*83679*/         OPC_MoveChild, 8,
/*83681*/         OPC_RecordNode, // #7 = $glc
/*83682*/         OPC_MoveParent,
/*83683*/         OPC_MoveChild, 9,
/*83685*/         OPC_RecordNode, // #8 = $slc
/*83686*/         OPC_MoveParent,
/*83687*/         OPC_MoveChild, 10,
/*83689*/         OPC_RecordNode, // #9 = $tfe
/*83690*/         OPC_MoveParent,
/*83691*/         OPC_MoveChild, 11,
/*83693*/         OPC_RecordNode, // #10 = $lwe
/*83694*/         OPC_MoveParent,
/*83695*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83698*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83701*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83704*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83707*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83710*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83713*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83716*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83719*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83736*/       /*Scope*/ 65, /*->83802*/
/*83737*/         OPC_CheckChild1Type, MVT::v2i32,
/*83739*/         OPC_RecordChild2, // #1 = $rsrc
/*83740*/         OPC_RecordChild3, // #2 = $sampler
/*83741*/         OPC_RecordChild4, // #3 = $dmask
/*83742*/         OPC_RecordChild5, // #4 = $unorm
/*83743*/         OPC_RecordChild6, // #5 = $r128
/*83744*/         OPC_RecordChild7, // #6 = $da
/*83745*/         OPC_MoveChild, 8,
/*83747*/         OPC_RecordNode, // #7 = $glc
/*83748*/         OPC_MoveParent,
/*83749*/         OPC_MoveChild, 9,
/*83751*/         OPC_RecordNode, // #8 = $slc
/*83752*/         OPC_MoveParent,
/*83753*/         OPC_MoveChild, 10,
/*83755*/         OPC_RecordNode, // #9 = $tfe
/*83756*/         OPC_MoveParent,
/*83757*/         OPC_MoveChild, 11,
/*83759*/         OPC_RecordNode, // #10 = $lwe
/*83760*/         OPC_MoveParent,
/*83761*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83764*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83767*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83770*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83773*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83776*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83779*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83782*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83785*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83802*/       /*Scope*/ 65, /*->83868*/
/*83803*/         OPC_CheckChild1Type, MVT::v4i32,
/*83805*/         OPC_RecordChild2, // #1 = $rsrc
/*83806*/         OPC_RecordChild3, // #2 = $sampler
/*83807*/         OPC_RecordChild4, // #3 = $dmask
/*83808*/         OPC_RecordChild5, // #4 = $unorm
/*83809*/         OPC_RecordChild6, // #5 = $r128
/*83810*/         OPC_RecordChild7, // #6 = $da
/*83811*/         OPC_MoveChild, 8,
/*83813*/         OPC_RecordNode, // #7 = $glc
/*83814*/         OPC_MoveParent,
/*83815*/         OPC_MoveChild, 9,
/*83817*/         OPC_RecordNode, // #8 = $slc
/*83818*/         OPC_MoveParent,
/*83819*/         OPC_MoveChild, 10,
/*83821*/         OPC_RecordNode, // #9 = $tfe
/*83822*/         OPC_MoveParent,
/*83823*/         OPC_MoveChild, 11,
/*83825*/         OPC_RecordNode, // #10 = $lwe
/*83826*/         OPC_MoveParent,
/*83827*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83830*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83833*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83836*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83839*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83842*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83845*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83848*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83851*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83868*/       /*Scope*/ 65, /*->83934*/
/*83869*/         OPC_CheckChild1Type, MVT::v8i32,
/*83871*/         OPC_RecordChild2, // #1 = $rsrc
/*83872*/         OPC_RecordChild3, // #2 = $sampler
/*83873*/         OPC_RecordChild4, // #3 = $dmask
/*83874*/         OPC_RecordChild5, // #4 = $unorm
/*83875*/         OPC_RecordChild6, // #5 = $r128
/*83876*/         OPC_RecordChild7, // #6 = $da
/*83877*/         OPC_MoveChild, 8,
/*83879*/         OPC_RecordNode, // #7 = $glc
/*83880*/         OPC_MoveParent,
/*83881*/         OPC_MoveChild, 9,
/*83883*/         OPC_RecordNode, // #8 = $slc
/*83884*/         OPC_MoveParent,
/*83885*/         OPC_MoveChild, 10,
/*83887*/         OPC_RecordNode, // #9 = $tfe
/*83888*/         OPC_MoveParent,
/*83889*/         OPC_MoveChild, 11,
/*83891*/         OPC_RecordNode, // #10 = $lwe
/*83892*/         OPC_MoveParent,
/*83893*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83896*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83899*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83902*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83905*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83908*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83911*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83914*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83917*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83934*/       /*Scope*/ 65, /*->84000*/
/*83935*/         OPC_CheckChild1Type, MVT::v16i32,
/*83937*/         OPC_RecordChild2, // #1 = $rsrc
/*83938*/         OPC_RecordChild3, // #2 = $sampler
/*83939*/         OPC_RecordChild4, // #3 = $dmask
/*83940*/         OPC_RecordChild5, // #4 = $unorm
/*83941*/         OPC_RecordChild6, // #5 = $r128
/*83942*/         OPC_RecordChild7, // #6 = $da
/*83943*/         OPC_MoveChild, 8,
/*83945*/         OPC_RecordNode, // #7 = $glc
/*83946*/         OPC_MoveParent,
/*83947*/         OPC_MoveChild, 9,
/*83949*/         OPC_RecordNode, // #8 = $slc
/*83950*/         OPC_MoveParent,
/*83951*/         OPC_MoveChild, 10,
/*83953*/         OPC_RecordNode, // #9 = $tfe
/*83954*/         OPC_MoveParent,
/*83955*/         OPC_MoveChild, 11,
/*83957*/         OPC_RecordNode, // #10 = $lwe
/*83958*/         OPC_MoveParent,
/*83959*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83962*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83965*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83968*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83971*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83974*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83977*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83980*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83983*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84000*/       0, /*End of Scope*/
/*84001*/     /*Scope*/ 80|128,2/*336*/, /*->84339*/
/*84003*/       OPC_CheckChild0Integer, 77|128,47/*6093*/, 
/*84006*/       OPC_RecordChild1, // #0 = $addr
/*84007*/       OPC_Scope, 65, /*->84074*/ // 5 children in Scope
/*84009*/         OPC_CheckChild1Type, MVT::i32,
/*84011*/         OPC_RecordChild2, // #1 = $rsrc
/*84012*/         OPC_RecordChild3, // #2 = $sampler
/*84013*/         OPC_RecordChild4, // #3 = $dmask
/*84014*/         OPC_RecordChild5, // #4 = $unorm
/*84015*/         OPC_RecordChild6, // #5 = $r128
/*84016*/         OPC_RecordChild7, // #6 = $da
/*84017*/         OPC_MoveChild, 8,
/*84019*/         OPC_RecordNode, // #7 = $glc
/*84020*/         OPC_MoveParent,
/*84021*/         OPC_MoveChild, 9,
/*84023*/         OPC_RecordNode, // #8 = $slc
/*84024*/         OPC_MoveParent,
/*84025*/         OPC_MoveChild, 10,
/*84027*/         OPC_RecordNode, // #9 = $tfe
/*84028*/         OPC_MoveParent,
/*84029*/         OPC_MoveChild, 11,
/*84031*/         OPC_RecordNode, // #10 = $lwe
/*84032*/         OPC_MoveParent,
/*84033*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84036*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84039*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84042*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84045*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84048*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84051*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84054*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84057*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84074*/       /*Scope*/ 65, /*->84140*/
/*84075*/         OPC_CheckChild1Type, MVT::v2i32,
/*84077*/         OPC_RecordChild2, // #1 = $rsrc
/*84078*/         OPC_RecordChild3, // #2 = $sampler
/*84079*/         OPC_RecordChild4, // #3 = $dmask
/*84080*/         OPC_RecordChild5, // #4 = $unorm
/*84081*/         OPC_RecordChild6, // #5 = $r128
/*84082*/         OPC_RecordChild7, // #6 = $da
/*84083*/         OPC_MoveChild, 8,
/*84085*/         OPC_RecordNode, // #7 = $glc
/*84086*/         OPC_MoveParent,
/*84087*/         OPC_MoveChild, 9,
/*84089*/         OPC_RecordNode, // #8 = $slc
/*84090*/         OPC_MoveParent,
/*84091*/         OPC_MoveChild, 10,
/*84093*/         OPC_RecordNode, // #9 = $tfe
/*84094*/         OPC_MoveParent,
/*84095*/         OPC_MoveChild, 11,
/*84097*/         OPC_RecordNode, // #10 = $lwe
/*84098*/         OPC_MoveParent,
/*84099*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84102*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84105*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84108*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84111*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84114*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84117*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84120*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84123*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84140*/       /*Scope*/ 65, /*->84206*/
/*84141*/         OPC_CheckChild1Type, MVT::v4i32,
/*84143*/         OPC_RecordChild2, // #1 = $rsrc
/*84144*/         OPC_RecordChild3, // #2 = $sampler
/*84145*/         OPC_RecordChild4, // #3 = $dmask
/*84146*/         OPC_RecordChild5, // #4 = $unorm
/*84147*/         OPC_RecordChild6, // #5 = $r128
/*84148*/         OPC_RecordChild7, // #6 = $da
/*84149*/         OPC_MoveChild, 8,
/*84151*/         OPC_RecordNode, // #7 = $glc
/*84152*/         OPC_MoveParent,
/*84153*/         OPC_MoveChild, 9,
/*84155*/         OPC_RecordNode, // #8 = $slc
/*84156*/         OPC_MoveParent,
/*84157*/         OPC_MoveChild, 10,
/*84159*/         OPC_RecordNode, // #9 = $tfe
/*84160*/         OPC_MoveParent,
/*84161*/         OPC_MoveChild, 11,
/*84163*/         OPC_RecordNode, // #10 = $lwe
/*84164*/         OPC_MoveParent,
/*84165*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84168*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84171*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84174*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84177*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84180*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84183*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84186*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84189*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84206*/       /*Scope*/ 65, /*->84272*/
/*84207*/         OPC_CheckChild1Type, MVT::v8i32,
/*84209*/         OPC_RecordChild2, // #1 = $rsrc
/*84210*/         OPC_RecordChild3, // #2 = $sampler
/*84211*/         OPC_RecordChild4, // #3 = $dmask
/*84212*/         OPC_RecordChild5, // #4 = $unorm
/*84213*/         OPC_RecordChild6, // #5 = $r128
/*84214*/         OPC_RecordChild7, // #6 = $da
/*84215*/         OPC_MoveChild, 8,
/*84217*/         OPC_RecordNode, // #7 = $glc
/*84218*/         OPC_MoveParent,
/*84219*/         OPC_MoveChild, 9,
/*84221*/         OPC_RecordNode, // #8 = $slc
/*84222*/         OPC_MoveParent,
/*84223*/         OPC_MoveChild, 10,
/*84225*/         OPC_RecordNode, // #9 = $tfe
/*84226*/         OPC_MoveParent,
/*84227*/         OPC_MoveChild, 11,
/*84229*/         OPC_RecordNode, // #10 = $lwe
/*84230*/         OPC_MoveParent,
/*84231*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84234*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84237*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84240*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84243*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84246*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84249*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84252*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84255*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84272*/       /*Scope*/ 65, /*->84338*/
/*84273*/         OPC_CheckChild1Type, MVT::v16i32,
/*84275*/         OPC_RecordChild2, // #1 = $rsrc
/*84276*/         OPC_RecordChild3, // #2 = $sampler
/*84277*/         OPC_RecordChild4, // #3 = $dmask
/*84278*/         OPC_RecordChild5, // #4 = $unorm
/*84279*/         OPC_RecordChild6, // #5 = $r128
/*84280*/         OPC_RecordChild7, // #6 = $da
/*84281*/         OPC_MoveChild, 8,
/*84283*/         OPC_RecordNode, // #7 = $glc
/*84284*/         OPC_MoveParent,
/*84285*/         OPC_MoveChild, 9,
/*84287*/         OPC_RecordNode, // #8 = $slc
/*84288*/         OPC_MoveParent,
/*84289*/         OPC_MoveChild, 10,
/*84291*/         OPC_RecordNode, // #9 = $tfe
/*84292*/         OPC_MoveParent,
/*84293*/         OPC_MoveChild, 11,
/*84295*/         OPC_RecordNode, // #10 = $lwe
/*84296*/         OPC_MoveParent,
/*84297*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84300*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84303*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84306*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84309*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84312*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84315*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84318*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84321*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84338*/       0, /*End of Scope*/
/*84339*/     /*Scope*/ 80|128,2/*336*/, /*->84677*/
/*84341*/       OPC_CheckChild0Integer, 68|128,47/*6084*/, 
/*84344*/       OPC_RecordChild1, // #0 = $addr
/*84345*/       OPC_Scope, 65, /*->84412*/ // 5 children in Scope
/*84347*/         OPC_CheckChild1Type, MVT::i32,
/*84349*/         OPC_RecordChild2, // #1 = $rsrc
/*84350*/         OPC_RecordChild3, // #2 = $sampler
/*84351*/         OPC_RecordChild4, // #3 = $dmask
/*84352*/         OPC_RecordChild5, // #4 = $unorm
/*84353*/         OPC_RecordChild6, // #5 = $r128
/*84354*/         OPC_RecordChild7, // #6 = $da
/*84355*/         OPC_MoveChild, 8,
/*84357*/         OPC_RecordNode, // #7 = $glc
/*84358*/         OPC_MoveParent,
/*84359*/         OPC_MoveChild, 9,
/*84361*/         OPC_RecordNode, // #8 = $slc
/*84362*/         OPC_MoveParent,
/*84363*/         OPC_MoveChild, 10,
/*84365*/         OPC_RecordNode, // #9 = $tfe
/*84366*/         OPC_MoveParent,
/*84367*/         OPC_MoveChild, 11,
/*84369*/         OPC_RecordNode, // #10 = $lwe
/*84370*/         OPC_MoveParent,
/*84371*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84374*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84377*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84380*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84383*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84386*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84389*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84392*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84395*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84412*/       /*Scope*/ 65, /*->84478*/
/*84413*/         OPC_CheckChild1Type, MVT::v2i32,
/*84415*/         OPC_RecordChild2, // #1 = $rsrc
/*84416*/         OPC_RecordChild3, // #2 = $sampler
/*84417*/         OPC_RecordChild4, // #3 = $dmask
/*84418*/         OPC_RecordChild5, // #4 = $unorm
/*84419*/         OPC_RecordChild6, // #5 = $r128
/*84420*/         OPC_RecordChild7, // #6 = $da
/*84421*/         OPC_MoveChild, 8,
/*84423*/         OPC_RecordNode, // #7 = $glc
/*84424*/         OPC_MoveParent,
/*84425*/         OPC_MoveChild, 9,
/*84427*/         OPC_RecordNode, // #8 = $slc
/*84428*/         OPC_MoveParent,
/*84429*/         OPC_MoveChild, 10,
/*84431*/         OPC_RecordNode, // #9 = $tfe
/*84432*/         OPC_MoveParent,
/*84433*/         OPC_MoveChild, 11,
/*84435*/         OPC_RecordNode, // #10 = $lwe
/*84436*/         OPC_MoveParent,
/*84437*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84440*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84443*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84446*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84449*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84452*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84455*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84458*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84461*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84478*/       /*Scope*/ 65, /*->84544*/
/*84479*/         OPC_CheckChild1Type, MVT::v4i32,
/*84481*/         OPC_RecordChild2, // #1 = $rsrc
/*84482*/         OPC_RecordChild3, // #2 = $sampler
/*84483*/         OPC_RecordChild4, // #3 = $dmask
/*84484*/         OPC_RecordChild5, // #4 = $unorm
/*84485*/         OPC_RecordChild6, // #5 = $r128
/*84486*/         OPC_RecordChild7, // #6 = $da
/*84487*/         OPC_MoveChild, 8,
/*84489*/         OPC_RecordNode, // #7 = $glc
/*84490*/         OPC_MoveParent,
/*84491*/         OPC_MoveChild, 9,
/*84493*/         OPC_RecordNode, // #8 = $slc
/*84494*/         OPC_MoveParent,
/*84495*/         OPC_MoveChild, 10,
/*84497*/         OPC_RecordNode, // #9 = $tfe
/*84498*/         OPC_MoveParent,
/*84499*/         OPC_MoveChild, 11,
/*84501*/         OPC_RecordNode, // #10 = $lwe
/*84502*/         OPC_MoveParent,
/*84503*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84506*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84509*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84512*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84515*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84518*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84521*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84524*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84527*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84544*/       /*Scope*/ 65, /*->84610*/
/*84545*/         OPC_CheckChild1Type, MVT::v8i32,
/*84547*/         OPC_RecordChild2, // #1 = $rsrc
/*84548*/         OPC_RecordChild3, // #2 = $sampler
/*84549*/         OPC_RecordChild4, // #3 = $dmask
/*84550*/         OPC_RecordChild5, // #4 = $unorm
/*84551*/         OPC_RecordChild6, // #5 = $r128
/*84552*/         OPC_RecordChild7, // #6 = $da
/*84553*/         OPC_MoveChild, 8,
/*84555*/         OPC_RecordNode, // #7 = $glc
/*84556*/         OPC_MoveParent,
/*84557*/         OPC_MoveChild, 9,
/*84559*/         OPC_RecordNode, // #8 = $slc
/*84560*/         OPC_MoveParent,
/*84561*/         OPC_MoveChild, 10,
/*84563*/         OPC_RecordNode, // #9 = $tfe
/*84564*/         OPC_MoveParent,
/*84565*/         OPC_MoveChild, 11,
/*84567*/         OPC_RecordNode, // #10 = $lwe
/*84568*/         OPC_MoveParent,
/*84569*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84572*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84575*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84578*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84581*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84584*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84587*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84590*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84593*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84610*/       /*Scope*/ 65, /*->84676*/
/*84611*/         OPC_CheckChild1Type, MVT::v16i32,
/*84613*/         OPC_RecordChild2, // #1 = $rsrc
/*84614*/         OPC_RecordChild3, // #2 = $sampler
/*84615*/         OPC_RecordChild4, // #3 = $dmask
/*84616*/         OPC_RecordChild5, // #4 = $unorm
/*84617*/         OPC_RecordChild6, // #5 = $r128
/*84618*/         OPC_RecordChild7, // #6 = $da
/*84619*/         OPC_MoveChild, 8,
/*84621*/         OPC_RecordNode, // #7 = $glc
/*84622*/         OPC_MoveParent,
/*84623*/         OPC_MoveChild, 9,
/*84625*/         OPC_RecordNode, // #8 = $slc
/*84626*/         OPC_MoveParent,
/*84627*/         OPC_MoveChild, 10,
/*84629*/         OPC_RecordNode, // #9 = $tfe
/*84630*/         OPC_MoveParent,
/*84631*/         OPC_MoveChild, 11,
/*84633*/         OPC_RecordNode, // #10 = $lwe
/*84634*/         OPC_MoveParent,
/*84635*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84638*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84641*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84644*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84647*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84650*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84653*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84656*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84659*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84676*/       0, /*End of Scope*/
/*84677*/     /*Scope*/ 80|128,2/*336*/, /*->85015*/
/*84679*/       OPC_CheckChild0Integer, 72|128,47/*6088*/, 
/*84682*/       OPC_RecordChild1, // #0 = $addr
/*84683*/       OPC_Scope, 65, /*->84750*/ // 5 children in Scope
/*84685*/         OPC_CheckChild1Type, MVT::i32,
/*84687*/         OPC_RecordChild2, // #1 = $rsrc
/*84688*/         OPC_RecordChild3, // #2 = $sampler
/*84689*/         OPC_RecordChild4, // #3 = $dmask
/*84690*/         OPC_RecordChild5, // #4 = $unorm
/*84691*/         OPC_RecordChild6, // #5 = $r128
/*84692*/         OPC_RecordChild7, // #6 = $da
/*84693*/         OPC_MoveChild, 8,
/*84695*/         OPC_RecordNode, // #7 = $glc
/*84696*/         OPC_MoveParent,
/*84697*/         OPC_MoveChild, 9,
/*84699*/         OPC_RecordNode, // #8 = $slc
/*84700*/         OPC_MoveParent,
/*84701*/         OPC_MoveChild, 10,
/*84703*/         OPC_RecordNode, // #9 = $tfe
/*84704*/         OPC_MoveParent,
/*84705*/         OPC_MoveChild, 11,
/*84707*/         OPC_RecordNode, // #10 = $lwe
/*84708*/         OPC_MoveParent,
/*84709*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84712*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84715*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84718*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84721*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84724*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84727*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84730*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84733*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84750*/       /*Scope*/ 65, /*->84816*/
/*84751*/         OPC_CheckChild1Type, MVT::v2i32,
/*84753*/         OPC_RecordChild2, // #1 = $rsrc
/*84754*/         OPC_RecordChild3, // #2 = $sampler
/*84755*/         OPC_RecordChild4, // #3 = $dmask
/*84756*/         OPC_RecordChild5, // #4 = $unorm
/*84757*/         OPC_RecordChild6, // #5 = $r128
/*84758*/         OPC_RecordChild7, // #6 = $da
/*84759*/         OPC_MoveChild, 8,
/*84761*/         OPC_RecordNode, // #7 = $glc
/*84762*/         OPC_MoveParent,
/*84763*/         OPC_MoveChild, 9,
/*84765*/         OPC_RecordNode, // #8 = $slc
/*84766*/         OPC_MoveParent,
/*84767*/         OPC_MoveChild, 10,
/*84769*/         OPC_RecordNode, // #9 = $tfe
/*84770*/         OPC_MoveParent,
/*84771*/         OPC_MoveChild, 11,
/*84773*/         OPC_RecordNode, // #10 = $lwe
/*84774*/         OPC_MoveParent,
/*84775*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84778*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84781*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84784*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84787*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84790*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84793*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84796*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84799*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84816*/       /*Scope*/ 65, /*->84882*/
/*84817*/         OPC_CheckChild1Type, MVT::v4i32,
/*84819*/         OPC_RecordChild2, // #1 = $rsrc
/*84820*/         OPC_RecordChild3, // #2 = $sampler
/*84821*/         OPC_RecordChild4, // #3 = $dmask
/*84822*/         OPC_RecordChild5, // #4 = $unorm
/*84823*/         OPC_RecordChild6, // #5 = $r128
/*84824*/         OPC_RecordChild7, // #6 = $da
/*84825*/         OPC_MoveChild, 8,
/*84827*/         OPC_RecordNode, // #7 = $glc
/*84828*/         OPC_MoveParent,
/*84829*/         OPC_MoveChild, 9,
/*84831*/         OPC_RecordNode, // #8 = $slc
/*84832*/         OPC_MoveParent,
/*84833*/         OPC_MoveChild, 10,
/*84835*/         OPC_RecordNode, // #9 = $tfe
/*84836*/         OPC_MoveParent,
/*84837*/         OPC_MoveChild, 11,
/*84839*/         OPC_RecordNode, // #10 = $lwe
/*84840*/         OPC_MoveParent,
/*84841*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84844*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84847*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84850*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84853*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84856*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84859*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84862*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84865*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84882*/       /*Scope*/ 65, /*->84948*/
/*84883*/         OPC_CheckChild1Type, MVT::v8i32,
/*84885*/         OPC_RecordChild2, // #1 = $rsrc
/*84886*/         OPC_RecordChild3, // #2 = $sampler
/*84887*/         OPC_RecordChild4, // #3 = $dmask
/*84888*/         OPC_RecordChild5, // #4 = $unorm
/*84889*/         OPC_RecordChild6, // #5 = $r128
/*84890*/         OPC_RecordChild7, // #6 = $da
/*84891*/         OPC_MoveChild, 8,
/*84893*/         OPC_RecordNode, // #7 = $glc
/*84894*/         OPC_MoveParent,
/*84895*/         OPC_MoveChild, 9,
/*84897*/         OPC_RecordNode, // #8 = $slc
/*84898*/         OPC_MoveParent,
/*84899*/         OPC_MoveChild, 10,
/*84901*/         OPC_RecordNode, // #9 = $tfe
/*84902*/         OPC_MoveParent,
/*84903*/         OPC_MoveChild, 11,
/*84905*/         OPC_RecordNode, // #10 = $lwe
/*84906*/         OPC_MoveParent,
/*84907*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84910*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84913*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84916*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84919*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84922*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84925*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84928*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84931*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84948*/       /*Scope*/ 65, /*->85014*/
/*84949*/         OPC_CheckChild1Type, MVT::v16i32,
/*84951*/         OPC_RecordChild2, // #1 = $rsrc
/*84952*/         OPC_RecordChild3, // #2 = $sampler
/*84953*/         OPC_RecordChild4, // #3 = $dmask
/*84954*/         OPC_RecordChild5, // #4 = $unorm
/*84955*/         OPC_RecordChild6, // #5 = $r128
/*84956*/         OPC_RecordChild7, // #6 = $da
/*84957*/         OPC_MoveChild, 8,
/*84959*/         OPC_RecordNode, // #7 = $glc
/*84960*/         OPC_MoveParent,
/*84961*/         OPC_MoveChild, 9,
/*84963*/         OPC_RecordNode, // #8 = $slc
/*84964*/         OPC_MoveParent,
/*84965*/         OPC_MoveChild, 10,
/*84967*/         OPC_RecordNode, // #9 = $tfe
/*84968*/         OPC_MoveParent,
/*84969*/         OPC_MoveChild, 11,
/*84971*/         OPC_RecordNode, // #10 = $lwe
/*84972*/         OPC_MoveParent,
/*84973*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84976*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84979*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84982*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84985*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84988*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84991*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84994*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84997*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85014*/       0, /*End of Scope*/
/*85015*/     /*Scope*/ 80|128,2/*336*/, /*->85353*/
/*85017*/       OPC_CheckChild0Integer, 71|128,47/*6087*/, 
/*85020*/       OPC_RecordChild1, // #0 = $addr
/*85021*/       OPC_Scope, 65, /*->85088*/ // 5 children in Scope
/*85023*/         OPC_CheckChild1Type, MVT::i32,
/*85025*/         OPC_RecordChild2, // #1 = $rsrc
/*85026*/         OPC_RecordChild3, // #2 = $sampler
/*85027*/         OPC_RecordChild4, // #3 = $dmask
/*85028*/         OPC_RecordChild5, // #4 = $unorm
/*85029*/         OPC_RecordChild6, // #5 = $r128
/*85030*/         OPC_RecordChild7, // #6 = $da
/*85031*/         OPC_MoveChild, 8,
/*85033*/         OPC_RecordNode, // #7 = $glc
/*85034*/         OPC_MoveParent,
/*85035*/         OPC_MoveChild, 9,
/*85037*/         OPC_RecordNode, // #8 = $slc
/*85038*/         OPC_MoveParent,
/*85039*/         OPC_MoveChild, 10,
/*85041*/         OPC_RecordNode, // #9 = $tfe
/*85042*/         OPC_MoveParent,
/*85043*/         OPC_MoveChild, 11,
/*85045*/         OPC_RecordNode, // #10 = $lwe
/*85046*/         OPC_MoveParent,
/*85047*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85050*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85053*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85056*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85059*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85062*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85065*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85068*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85071*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85088*/       /*Scope*/ 65, /*->85154*/
/*85089*/         OPC_CheckChild1Type, MVT::v2i32,
/*85091*/         OPC_RecordChild2, // #1 = $rsrc
/*85092*/         OPC_RecordChild3, // #2 = $sampler
/*85093*/         OPC_RecordChild4, // #3 = $dmask
/*85094*/         OPC_RecordChild5, // #4 = $unorm
/*85095*/         OPC_RecordChild6, // #5 = $r128
/*85096*/         OPC_RecordChild7, // #6 = $da
/*85097*/         OPC_MoveChild, 8,
/*85099*/         OPC_RecordNode, // #7 = $glc
/*85100*/         OPC_MoveParent,
/*85101*/         OPC_MoveChild, 9,
/*85103*/         OPC_RecordNode, // #8 = $slc
/*85104*/         OPC_MoveParent,
/*85105*/         OPC_MoveChild, 10,
/*85107*/         OPC_RecordNode, // #9 = $tfe
/*85108*/         OPC_MoveParent,
/*85109*/         OPC_MoveChild, 11,
/*85111*/         OPC_RecordNode, // #10 = $lwe
/*85112*/         OPC_MoveParent,
/*85113*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85116*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85119*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85122*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85125*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85128*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85131*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85134*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85137*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85154*/       /*Scope*/ 65, /*->85220*/
/*85155*/         OPC_CheckChild1Type, MVT::v4i32,
/*85157*/         OPC_RecordChild2, // #1 = $rsrc
/*85158*/         OPC_RecordChild3, // #2 = $sampler
/*85159*/         OPC_RecordChild4, // #3 = $dmask
/*85160*/         OPC_RecordChild5, // #4 = $unorm
/*85161*/         OPC_RecordChild6, // #5 = $r128
/*85162*/         OPC_RecordChild7, // #6 = $da
/*85163*/         OPC_MoveChild, 8,
/*85165*/         OPC_RecordNode, // #7 = $glc
/*85166*/         OPC_MoveParent,
/*85167*/         OPC_MoveChild, 9,
/*85169*/         OPC_RecordNode, // #8 = $slc
/*85170*/         OPC_MoveParent,
/*85171*/         OPC_MoveChild, 10,
/*85173*/         OPC_RecordNode, // #9 = $tfe
/*85174*/         OPC_MoveParent,
/*85175*/         OPC_MoveChild, 11,
/*85177*/         OPC_RecordNode, // #10 = $lwe
/*85178*/         OPC_MoveParent,
/*85179*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85182*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85185*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85188*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85191*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85194*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85197*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85200*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85203*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85220*/       /*Scope*/ 65, /*->85286*/
/*85221*/         OPC_CheckChild1Type, MVT::v8i32,
/*85223*/         OPC_RecordChild2, // #1 = $rsrc
/*85224*/         OPC_RecordChild3, // #2 = $sampler
/*85225*/         OPC_RecordChild4, // #3 = $dmask
/*85226*/         OPC_RecordChild5, // #4 = $unorm
/*85227*/         OPC_RecordChild6, // #5 = $r128
/*85228*/         OPC_RecordChild7, // #6 = $da
/*85229*/         OPC_MoveChild, 8,
/*85231*/         OPC_RecordNode, // #7 = $glc
/*85232*/         OPC_MoveParent,
/*85233*/         OPC_MoveChild, 9,
/*85235*/         OPC_RecordNode, // #8 = $slc
/*85236*/         OPC_MoveParent,
/*85237*/         OPC_MoveChild, 10,
/*85239*/         OPC_RecordNode, // #9 = $tfe
/*85240*/         OPC_MoveParent,
/*85241*/         OPC_MoveChild, 11,
/*85243*/         OPC_RecordNode, // #10 = $lwe
/*85244*/         OPC_MoveParent,
/*85245*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85248*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85251*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85254*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85257*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85260*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85263*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85266*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85269*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85286*/       /*Scope*/ 65, /*->85352*/
/*85287*/         OPC_CheckChild1Type, MVT::v16i32,
/*85289*/         OPC_RecordChild2, // #1 = $rsrc
/*85290*/         OPC_RecordChild3, // #2 = $sampler
/*85291*/         OPC_RecordChild4, // #3 = $dmask
/*85292*/         OPC_RecordChild5, // #4 = $unorm
/*85293*/         OPC_RecordChild6, // #5 = $r128
/*85294*/         OPC_RecordChild7, // #6 = $da
/*85295*/         OPC_MoveChild, 8,
/*85297*/         OPC_RecordNode, // #7 = $glc
/*85298*/         OPC_MoveParent,
/*85299*/         OPC_MoveChild, 9,
/*85301*/         OPC_RecordNode, // #8 = $slc
/*85302*/         OPC_MoveParent,
/*85303*/         OPC_MoveChild, 10,
/*85305*/         OPC_RecordNode, // #9 = $tfe
/*85306*/         OPC_MoveParent,
/*85307*/         OPC_MoveChild, 11,
/*85309*/         OPC_RecordNode, // #10 = $lwe
/*85310*/         OPC_MoveParent,
/*85311*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85314*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85317*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85320*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85323*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85326*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85329*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85332*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85335*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85352*/       0, /*End of Scope*/
/*85353*/     /*Scope*/ 80|128,2/*336*/, /*->85691*/
/*85355*/       OPC_CheckChild0Integer, 74|128,47/*6090*/, 
/*85358*/       OPC_RecordChild1, // #0 = $addr
/*85359*/       OPC_Scope, 65, /*->85426*/ // 5 children in Scope
/*85361*/         OPC_CheckChild1Type, MVT::i32,
/*85363*/         OPC_RecordChild2, // #1 = $rsrc
/*85364*/         OPC_RecordChild3, // #2 = $sampler
/*85365*/         OPC_RecordChild4, // #3 = $dmask
/*85366*/         OPC_RecordChild5, // #4 = $unorm
/*85367*/         OPC_RecordChild6, // #5 = $r128
/*85368*/         OPC_RecordChild7, // #6 = $da
/*85369*/         OPC_MoveChild, 8,
/*85371*/         OPC_RecordNode, // #7 = $glc
/*85372*/         OPC_MoveParent,
/*85373*/         OPC_MoveChild, 9,
/*85375*/         OPC_RecordNode, // #8 = $slc
/*85376*/         OPC_MoveParent,
/*85377*/         OPC_MoveChild, 10,
/*85379*/         OPC_RecordNode, // #9 = $tfe
/*85380*/         OPC_MoveParent,
/*85381*/         OPC_MoveChild, 11,
/*85383*/         OPC_RecordNode, // #10 = $lwe
/*85384*/         OPC_MoveParent,
/*85385*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85388*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85391*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85394*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85397*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85400*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85403*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85406*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85409*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85426*/       /*Scope*/ 65, /*->85492*/
/*85427*/         OPC_CheckChild1Type, MVT::v2i32,
/*85429*/         OPC_RecordChild2, // #1 = $rsrc
/*85430*/         OPC_RecordChild3, // #2 = $sampler
/*85431*/         OPC_RecordChild4, // #3 = $dmask
/*85432*/         OPC_RecordChild5, // #4 = $unorm
/*85433*/         OPC_RecordChild6, // #5 = $r128
/*85434*/         OPC_RecordChild7, // #6 = $da
/*85435*/         OPC_MoveChild, 8,
/*85437*/         OPC_RecordNode, // #7 = $glc
/*85438*/         OPC_MoveParent,
/*85439*/         OPC_MoveChild, 9,
/*85441*/         OPC_RecordNode, // #8 = $slc
/*85442*/         OPC_MoveParent,
/*85443*/         OPC_MoveChild, 10,
/*85445*/         OPC_RecordNode, // #9 = $tfe
/*85446*/         OPC_MoveParent,
/*85447*/         OPC_MoveChild, 11,
/*85449*/         OPC_RecordNode, // #10 = $lwe
/*85450*/         OPC_MoveParent,
/*85451*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85454*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85457*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85460*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85463*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85466*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85469*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85472*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85475*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85492*/       /*Scope*/ 65, /*->85558*/
/*85493*/         OPC_CheckChild1Type, MVT::v4i32,
/*85495*/         OPC_RecordChild2, // #1 = $rsrc
/*85496*/         OPC_RecordChild3, // #2 = $sampler
/*85497*/         OPC_RecordChild4, // #3 = $dmask
/*85498*/         OPC_RecordChild5, // #4 = $unorm
/*85499*/         OPC_RecordChild6, // #5 = $r128
/*85500*/         OPC_RecordChild7, // #6 = $da
/*85501*/         OPC_MoveChild, 8,
/*85503*/         OPC_RecordNode, // #7 = $glc
/*85504*/         OPC_MoveParent,
/*85505*/         OPC_MoveChild, 9,
/*85507*/         OPC_RecordNode, // #8 = $slc
/*85508*/         OPC_MoveParent,
/*85509*/         OPC_MoveChild, 10,
/*85511*/         OPC_RecordNode, // #9 = $tfe
/*85512*/         OPC_MoveParent,
/*85513*/         OPC_MoveChild, 11,
/*85515*/         OPC_RecordNode, // #10 = $lwe
/*85516*/         OPC_MoveParent,
/*85517*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85520*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85523*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85526*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85529*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85532*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85535*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85538*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85541*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85558*/       /*Scope*/ 65, /*->85624*/
/*85559*/         OPC_CheckChild1Type, MVT::v8i32,
/*85561*/         OPC_RecordChild2, // #1 = $rsrc
/*85562*/         OPC_RecordChild3, // #2 = $sampler
/*85563*/         OPC_RecordChild4, // #3 = $dmask
/*85564*/         OPC_RecordChild5, // #4 = $unorm
/*85565*/         OPC_RecordChild6, // #5 = $r128
/*85566*/         OPC_RecordChild7, // #6 = $da
/*85567*/         OPC_MoveChild, 8,
/*85569*/         OPC_RecordNode, // #7 = $glc
/*85570*/         OPC_MoveParent,
/*85571*/         OPC_MoveChild, 9,
/*85573*/         OPC_RecordNode, // #8 = $slc
/*85574*/         OPC_MoveParent,
/*85575*/         OPC_MoveChild, 10,
/*85577*/         OPC_RecordNode, // #9 = $tfe
/*85578*/         OPC_MoveParent,
/*85579*/         OPC_MoveChild, 11,
/*85581*/         OPC_RecordNode, // #10 = $lwe
/*85582*/         OPC_MoveParent,
/*85583*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85586*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85589*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85592*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85595*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85598*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85601*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85604*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85607*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85624*/       /*Scope*/ 65, /*->85690*/
/*85625*/         OPC_CheckChild1Type, MVT::v16i32,
/*85627*/         OPC_RecordChild2, // #1 = $rsrc
/*85628*/         OPC_RecordChild3, // #2 = $sampler
/*85629*/         OPC_RecordChild4, // #3 = $dmask
/*85630*/         OPC_RecordChild5, // #4 = $unorm
/*85631*/         OPC_RecordChild6, // #5 = $r128
/*85632*/         OPC_RecordChild7, // #6 = $da
/*85633*/         OPC_MoveChild, 8,
/*85635*/         OPC_RecordNode, // #7 = $glc
/*85636*/         OPC_MoveParent,
/*85637*/         OPC_MoveChild, 9,
/*85639*/         OPC_RecordNode, // #8 = $slc
/*85640*/         OPC_MoveParent,
/*85641*/         OPC_MoveChild, 10,
/*85643*/         OPC_RecordNode, // #9 = $tfe
/*85644*/         OPC_MoveParent,
/*85645*/         OPC_MoveChild, 11,
/*85647*/         OPC_RecordNode, // #10 = $lwe
/*85648*/         OPC_MoveParent,
/*85649*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85652*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85655*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85658*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85661*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85664*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85667*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85670*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85673*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85690*/       0, /*End of Scope*/
/*85691*/     /*Scope*/ 80|128,2/*336*/, /*->86029*/
/*85693*/       OPC_CheckChild0Integer, 62|128,47/*6078*/, 
/*85696*/       OPC_RecordChild1, // #0 = $addr
/*85697*/       OPC_Scope, 65, /*->85764*/ // 5 children in Scope
/*85699*/         OPC_CheckChild1Type, MVT::i32,
/*85701*/         OPC_RecordChild2, // #1 = $rsrc
/*85702*/         OPC_RecordChild3, // #2 = $sampler
/*85703*/         OPC_RecordChild4, // #3 = $dmask
/*85704*/         OPC_RecordChild5, // #4 = $unorm
/*85705*/         OPC_RecordChild6, // #5 = $r128
/*85706*/         OPC_RecordChild7, // #6 = $da
/*85707*/         OPC_MoveChild, 8,
/*85709*/         OPC_RecordNode, // #7 = $glc
/*85710*/         OPC_MoveParent,
/*85711*/         OPC_MoveChild, 9,
/*85713*/         OPC_RecordNode, // #8 = $slc
/*85714*/         OPC_MoveParent,
/*85715*/         OPC_MoveChild, 10,
/*85717*/         OPC_RecordNode, // #9 = $tfe
/*85718*/         OPC_MoveParent,
/*85719*/         OPC_MoveChild, 11,
/*85721*/         OPC_RecordNode, // #10 = $lwe
/*85722*/         OPC_MoveParent,
/*85723*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85726*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85729*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85732*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85735*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85738*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85741*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85744*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85747*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85764*/       /*Scope*/ 65, /*->85830*/
/*85765*/         OPC_CheckChild1Type, MVT::v2i32,
/*85767*/         OPC_RecordChild2, // #1 = $rsrc
/*85768*/         OPC_RecordChild3, // #2 = $sampler
/*85769*/         OPC_RecordChild4, // #3 = $dmask
/*85770*/         OPC_RecordChild5, // #4 = $unorm
/*85771*/         OPC_RecordChild6, // #5 = $r128
/*85772*/         OPC_RecordChild7, // #6 = $da
/*85773*/         OPC_MoveChild, 8,
/*85775*/         OPC_RecordNode, // #7 = $glc
/*85776*/         OPC_MoveParent,
/*85777*/         OPC_MoveChild, 9,
/*85779*/         OPC_RecordNode, // #8 = $slc
/*85780*/         OPC_MoveParent,
/*85781*/         OPC_MoveChild, 10,
/*85783*/         OPC_RecordNode, // #9 = $tfe
/*85784*/         OPC_MoveParent,
/*85785*/         OPC_MoveChild, 11,
/*85787*/         OPC_RecordNode, // #10 = $lwe
/*85788*/         OPC_MoveParent,
/*85789*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85792*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85795*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85798*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85801*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85804*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85807*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85810*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85813*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85830*/       /*Scope*/ 65, /*->85896*/
/*85831*/         OPC_CheckChild1Type, MVT::v4i32,
/*85833*/         OPC_RecordChild2, // #1 = $rsrc
/*85834*/         OPC_RecordChild3, // #2 = $sampler
/*85835*/         OPC_RecordChild4, // #3 = $dmask
/*85836*/         OPC_RecordChild5, // #4 = $unorm
/*85837*/         OPC_RecordChild6, // #5 = $r128
/*85838*/         OPC_RecordChild7, // #6 = $da
/*85839*/         OPC_MoveChild, 8,
/*85841*/         OPC_RecordNode, // #7 = $glc
/*85842*/         OPC_MoveParent,
/*85843*/         OPC_MoveChild, 9,
/*85845*/         OPC_RecordNode, // #8 = $slc
/*85846*/         OPC_MoveParent,
/*85847*/         OPC_MoveChild, 10,
/*85849*/         OPC_RecordNode, // #9 = $tfe
/*85850*/         OPC_MoveParent,
/*85851*/         OPC_MoveChild, 11,
/*85853*/         OPC_RecordNode, // #10 = $lwe
/*85854*/         OPC_MoveParent,
/*85855*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85858*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85861*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85864*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85867*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85870*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85873*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85876*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85879*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85896*/       /*Scope*/ 65, /*->85962*/
/*85897*/         OPC_CheckChild1Type, MVT::v8i32,
/*85899*/         OPC_RecordChild2, // #1 = $rsrc
/*85900*/         OPC_RecordChild3, // #2 = $sampler
/*85901*/         OPC_RecordChild4, // #3 = $dmask
/*85902*/         OPC_RecordChild5, // #4 = $unorm
/*85903*/         OPC_RecordChild6, // #5 = $r128
/*85904*/         OPC_RecordChild7, // #6 = $da
/*85905*/         OPC_MoveChild, 8,
/*85907*/         OPC_RecordNode, // #7 = $glc
/*85908*/         OPC_MoveParent,
/*85909*/         OPC_MoveChild, 9,
/*85911*/         OPC_RecordNode, // #8 = $slc
/*85912*/         OPC_MoveParent,
/*85913*/         OPC_MoveChild, 10,
/*85915*/         OPC_RecordNode, // #9 = $tfe
/*85916*/         OPC_MoveParent,
/*85917*/         OPC_MoveChild, 11,
/*85919*/         OPC_RecordNode, // #10 = $lwe
/*85920*/         OPC_MoveParent,
/*85921*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85924*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85927*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85930*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85933*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85936*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85939*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85942*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85945*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85962*/       /*Scope*/ 65, /*->86028*/
/*85963*/         OPC_CheckChild1Type, MVT::v16i32,
/*85965*/         OPC_RecordChild2, // #1 = $rsrc
/*85966*/         OPC_RecordChild3, // #2 = $sampler
/*85967*/         OPC_RecordChild4, // #3 = $dmask
/*85968*/         OPC_RecordChild5, // #4 = $unorm
/*85969*/         OPC_RecordChild6, // #5 = $r128
/*85970*/         OPC_RecordChild7, // #6 = $da
/*85971*/         OPC_MoveChild, 8,
/*85973*/         OPC_RecordNode, // #7 = $glc
/*85974*/         OPC_MoveParent,
/*85975*/         OPC_MoveChild, 9,
/*85977*/         OPC_RecordNode, // #8 = $slc
/*85978*/         OPC_MoveParent,
/*85979*/         OPC_MoveChild, 10,
/*85981*/         OPC_RecordNode, // #9 = $tfe
/*85982*/         OPC_MoveParent,
/*85983*/         OPC_MoveChild, 11,
/*85985*/         OPC_RecordNode, // #10 = $lwe
/*85986*/         OPC_MoveParent,
/*85987*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85990*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85993*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85996*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85999*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86002*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86005*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86008*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86011*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86028*/       0, /*End of Scope*/
/*86029*/     /*Scope*/ 80|128,2/*336*/, /*->86367*/
/*86031*/       OPC_CheckChild0Integer, 61|128,47/*6077*/, 
/*86034*/       OPC_RecordChild1, // #0 = $addr
/*86035*/       OPC_Scope, 65, /*->86102*/ // 5 children in Scope
/*86037*/         OPC_CheckChild1Type, MVT::i32,
/*86039*/         OPC_RecordChild2, // #1 = $rsrc
/*86040*/         OPC_RecordChild3, // #2 = $sampler
/*86041*/         OPC_RecordChild4, // #3 = $dmask
/*86042*/         OPC_RecordChild5, // #4 = $unorm
/*86043*/         OPC_RecordChild6, // #5 = $r128
/*86044*/         OPC_RecordChild7, // #6 = $da
/*86045*/         OPC_MoveChild, 8,
/*86047*/         OPC_RecordNode, // #7 = $glc
/*86048*/         OPC_MoveParent,
/*86049*/         OPC_MoveChild, 9,
/*86051*/         OPC_RecordNode, // #8 = $slc
/*86052*/         OPC_MoveParent,
/*86053*/         OPC_MoveChild, 10,
/*86055*/         OPC_RecordNode, // #9 = $tfe
/*86056*/         OPC_MoveParent,
/*86057*/         OPC_MoveChild, 11,
/*86059*/         OPC_RecordNode, // #10 = $lwe
/*86060*/         OPC_MoveParent,
/*86061*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86064*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86067*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86070*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86073*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86076*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86079*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86082*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86085*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86102*/       /*Scope*/ 65, /*->86168*/
/*86103*/         OPC_CheckChild1Type, MVT::v2i32,
/*86105*/         OPC_RecordChild2, // #1 = $rsrc
/*86106*/         OPC_RecordChild3, // #2 = $sampler
/*86107*/         OPC_RecordChild4, // #3 = $dmask
/*86108*/         OPC_RecordChild5, // #4 = $unorm
/*86109*/         OPC_RecordChild6, // #5 = $r128
/*86110*/         OPC_RecordChild7, // #6 = $da
/*86111*/         OPC_MoveChild, 8,
/*86113*/         OPC_RecordNode, // #7 = $glc
/*86114*/         OPC_MoveParent,
/*86115*/         OPC_MoveChild, 9,
/*86117*/         OPC_RecordNode, // #8 = $slc
/*86118*/         OPC_MoveParent,
/*86119*/         OPC_MoveChild, 10,
/*86121*/         OPC_RecordNode, // #9 = $tfe
/*86122*/         OPC_MoveParent,
/*86123*/         OPC_MoveChild, 11,
/*86125*/         OPC_RecordNode, // #10 = $lwe
/*86126*/         OPC_MoveParent,
/*86127*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86130*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86133*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86136*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86139*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86142*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86145*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86148*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86151*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86168*/       /*Scope*/ 65, /*->86234*/
/*86169*/         OPC_CheckChild1Type, MVT::v4i32,
/*86171*/         OPC_RecordChild2, // #1 = $rsrc
/*86172*/         OPC_RecordChild3, // #2 = $sampler
/*86173*/         OPC_RecordChild4, // #3 = $dmask
/*86174*/         OPC_RecordChild5, // #4 = $unorm
/*86175*/         OPC_RecordChild6, // #5 = $r128
/*86176*/         OPC_RecordChild7, // #6 = $da
/*86177*/         OPC_MoveChild, 8,
/*86179*/         OPC_RecordNode, // #7 = $glc
/*86180*/         OPC_MoveParent,
/*86181*/         OPC_MoveChild, 9,
/*86183*/         OPC_RecordNode, // #8 = $slc
/*86184*/         OPC_MoveParent,
/*86185*/         OPC_MoveChild, 10,
/*86187*/         OPC_RecordNode, // #9 = $tfe
/*86188*/         OPC_MoveParent,
/*86189*/         OPC_MoveChild, 11,
/*86191*/         OPC_RecordNode, // #10 = $lwe
/*86192*/         OPC_MoveParent,
/*86193*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86196*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86199*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86202*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86205*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86208*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86211*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86214*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86217*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86234*/       /*Scope*/ 65, /*->86300*/
/*86235*/         OPC_CheckChild1Type, MVT::v8i32,
/*86237*/         OPC_RecordChild2, // #1 = $rsrc
/*86238*/         OPC_RecordChild3, // #2 = $sampler
/*86239*/         OPC_RecordChild4, // #3 = $dmask
/*86240*/         OPC_RecordChild5, // #4 = $unorm
/*86241*/         OPC_RecordChild6, // #5 = $r128
/*86242*/         OPC_RecordChild7, // #6 = $da
/*86243*/         OPC_MoveChild, 8,
/*86245*/         OPC_RecordNode, // #7 = $glc
/*86246*/         OPC_MoveParent,
/*86247*/         OPC_MoveChild, 9,
/*86249*/         OPC_RecordNode, // #8 = $slc
/*86250*/         OPC_MoveParent,
/*86251*/         OPC_MoveChild, 10,
/*86253*/         OPC_RecordNode, // #9 = $tfe
/*86254*/         OPC_MoveParent,
/*86255*/         OPC_MoveChild, 11,
/*86257*/         OPC_RecordNode, // #10 = $lwe
/*86258*/         OPC_MoveParent,
/*86259*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86262*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86265*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86268*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86271*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86274*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86277*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86280*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86283*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86300*/       /*Scope*/ 65, /*->86366*/
/*86301*/         OPC_CheckChild1Type, MVT::v16i32,
/*86303*/         OPC_RecordChild2, // #1 = $rsrc
/*86304*/         OPC_RecordChild3, // #2 = $sampler
/*86305*/         OPC_RecordChild4, // #3 = $dmask
/*86306*/         OPC_RecordChild5, // #4 = $unorm
/*86307*/         OPC_RecordChild6, // #5 = $r128
/*86308*/         OPC_RecordChild7, // #6 = $da
/*86309*/         OPC_MoveChild, 8,
/*86311*/         OPC_RecordNode, // #7 = $glc
/*86312*/         OPC_MoveParent,
/*86313*/         OPC_MoveChild, 9,
/*86315*/         OPC_RecordNode, // #8 = $slc
/*86316*/         OPC_MoveParent,
/*86317*/         OPC_MoveChild, 10,
/*86319*/         OPC_RecordNode, // #9 = $tfe
/*86320*/         OPC_MoveParent,
/*86321*/         OPC_MoveChild, 11,
/*86323*/         OPC_RecordNode, // #10 = $lwe
/*86324*/         OPC_MoveParent,
/*86325*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86328*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86331*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86334*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86337*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86340*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86343*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86346*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86349*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86366*/       0, /*End of Scope*/
/*86367*/     /*Scope*/ 80|128,2/*336*/, /*->86705*/
/*86369*/       OPC_CheckChild0Integer, 76|128,47/*6092*/, 
/*86372*/       OPC_RecordChild1, // #0 = $addr
/*86373*/       OPC_Scope, 65, /*->86440*/ // 5 children in Scope
/*86375*/         OPC_CheckChild1Type, MVT::i32,
/*86377*/         OPC_RecordChild2, // #1 = $rsrc
/*86378*/         OPC_RecordChild3, // #2 = $sampler
/*86379*/         OPC_RecordChild4, // #3 = $dmask
/*86380*/         OPC_RecordChild5, // #4 = $unorm
/*86381*/         OPC_RecordChild6, // #5 = $r128
/*86382*/         OPC_RecordChild7, // #6 = $da
/*86383*/         OPC_MoveChild, 8,
/*86385*/         OPC_RecordNode, // #7 = $glc
/*86386*/         OPC_MoveParent,
/*86387*/         OPC_MoveChild, 9,
/*86389*/         OPC_RecordNode, // #8 = $slc
/*86390*/         OPC_MoveParent,
/*86391*/         OPC_MoveChild, 10,
/*86393*/         OPC_RecordNode, // #9 = $tfe
/*86394*/         OPC_MoveParent,
/*86395*/         OPC_MoveChild, 11,
/*86397*/         OPC_RecordNode, // #10 = $lwe
/*86398*/         OPC_MoveParent,
/*86399*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86402*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86405*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86408*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86411*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86414*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86417*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86420*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86423*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86440*/       /*Scope*/ 65, /*->86506*/
/*86441*/         OPC_CheckChild1Type, MVT::v2i32,
/*86443*/         OPC_RecordChild2, // #1 = $rsrc
/*86444*/         OPC_RecordChild3, // #2 = $sampler
/*86445*/         OPC_RecordChild4, // #3 = $dmask
/*86446*/         OPC_RecordChild5, // #4 = $unorm
/*86447*/         OPC_RecordChild6, // #5 = $r128
/*86448*/         OPC_RecordChild7, // #6 = $da
/*86449*/         OPC_MoveChild, 8,
/*86451*/         OPC_RecordNode, // #7 = $glc
/*86452*/         OPC_MoveParent,
/*86453*/         OPC_MoveChild, 9,
/*86455*/         OPC_RecordNode, // #8 = $slc
/*86456*/         OPC_MoveParent,
/*86457*/         OPC_MoveChild, 10,
/*86459*/         OPC_RecordNode, // #9 = $tfe
/*86460*/         OPC_MoveParent,
/*86461*/         OPC_MoveChild, 11,
/*86463*/         OPC_RecordNode, // #10 = $lwe
/*86464*/         OPC_MoveParent,
/*86465*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86468*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86471*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86474*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86477*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86480*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86483*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86486*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86489*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86506*/       /*Scope*/ 65, /*->86572*/
/*86507*/         OPC_CheckChild1Type, MVT::v4i32,
/*86509*/         OPC_RecordChild2, // #1 = $rsrc
/*86510*/         OPC_RecordChild3, // #2 = $sampler
/*86511*/         OPC_RecordChild4, // #3 = $dmask
/*86512*/         OPC_RecordChild5, // #4 = $unorm
/*86513*/         OPC_RecordChild6, // #5 = $r128
/*86514*/         OPC_RecordChild7, // #6 = $da
/*86515*/         OPC_MoveChild, 8,
/*86517*/         OPC_RecordNode, // #7 = $glc
/*86518*/         OPC_MoveParent,
/*86519*/         OPC_MoveChild, 9,
/*86521*/         OPC_RecordNode, // #8 = $slc
/*86522*/         OPC_MoveParent,
/*86523*/         OPC_MoveChild, 10,
/*86525*/         OPC_RecordNode, // #9 = $tfe
/*86526*/         OPC_MoveParent,
/*86527*/         OPC_MoveChild, 11,
/*86529*/         OPC_RecordNode, // #10 = $lwe
/*86530*/         OPC_MoveParent,
/*86531*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86534*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86537*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86540*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86543*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86546*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86549*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86552*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86555*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86572*/       /*Scope*/ 65, /*->86638*/
/*86573*/         OPC_CheckChild1Type, MVT::v8i32,
/*86575*/         OPC_RecordChild2, // #1 = $rsrc
/*86576*/         OPC_RecordChild3, // #2 = $sampler
/*86577*/         OPC_RecordChild4, // #3 = $dmask
/*86578*/         OPC_RecordChild5, // #4 = $unorm
/*86579*/         OPC_RecordChild6, // #5 = $r128
/*86580*/         OPC_RecordChild7, // #6 = $da
/*86581*/         OPC_MoveChild, 8,
/*86583*/         OPC_RecordNode, // #7 = $glc
/*86584*/         OPC_MoveParent,
/*86585*/         OPC_MoveChild, 9,
/*86587*/         OPC_RecordNode, // #8 = $slc
/*86588*/         OPC_MoveParent,
/*86589*/         OPC_MoveChild, 10,
/*86591*/         OPC_RecordNode, // #9 = $tfe
/*86592*/         OPC_MoveParent,
/*86593*/         OPC_MoveChild, 11,
/*86595*/         OPC_RecordNode, // #10 = $lwe
/*86596*/         OPC_MoveParent,
/*86597*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86600*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86603*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86606*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86609*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86612*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86615*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86618*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86621*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86638*/       /*Scope*/ 65, /*->86704*/
/*86639*/         OPC_CheckChild1Type, MVT::v16i32,
/*86641*/         OPC_RecordChild2, // #1 = $rsrc
/*86642*/         OPC_RecordChild3, // #2 = $sampler
/*86643*/         OPC_RecordChild4, // #3 = $dmask
/*86644*/         OPC_RecordChild5, // #4 = $unorm
/*86645*/         OPC_RecordChild6, // #5 = $r128
/*86646*/         OPC_RecordChild7, // #6 = $da
/*86647*/         OPC_MoveChild, 8,
/*86649*/         OPC_RecordNode, // #7 = $glc
/*86650*/         OPC_MoveParent,
/*86651*/         OPC_MoveChild, 9,
/*86653*/         OPC_RecordNode, // #8 = $slc
/*86654*/         OPC_MoveParent,
/*86655*/         OPC_MoveChild, 10,
/*86657*/         OPC_RecordNode, // #9 = $tfe
/*86658*/         OPC_MoveParent,
/*86659*/         OPC_MoveChild, 11,
/*86661*/         OPC_RecordNode, // #10 = $lwe
/*86662*/         OPC_MoveParent,
/*86663*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86666*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86669*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86672*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86675*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86678*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86681*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86684*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86687*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86704*/       0, /*End of Scope*/
/*86705*/     /*Scope*/ 80|128,2/*336*/, /*->87043*/
/*86707*/       OPC_CheckChild0Integer, 66|128,47/*6082*/, 
/*86710*/       OPC_RecordChild1, // #0 = $addr
/*86711*/       OPC_Scope, 65, /*->86778*/ // 5 children in Scope
/*86713*/         OPC_CheckChild1Type, MVT::i32,
/*86715*/         OPC_RecordChild2, // #1 = $rsrc
/*86716*/         OPC_RecordChild3, // #2 = $sampler
/*86717*/         OPC_RecordChild4, // #3 = $dmask
/*86718*/         OPC_RecordChild5, // #4 = $unorm
/*86719*/         OPC_RecordChild6, // #5 = $r128
/*86720*/         OPC_RecordChild7, // #6 = $da
/*86721*/         OPC_MoveChild, 8,
/*86723*/         OPC_RecordNode, // #7 = $glc
/*86724*/         OPC_MoveParent,
/*86725*/         OPC_MoveChild, 9,
/*86727*/         OPC_RecordNode, // #8 = $slc
/*86728*/         OPC_MoveParent,
/*86729*/         OPC_MoveChild, 10,
/*86731*/         OPC_RecordNode, // #9 = $tfe
/*86732*/         OPC_MoveParent,
/*86733*/         OPC_MoveChild, 11,
/*86735*/         OPC_RecordNode, // #10 = $lwe
/*86736*/         OPC_MoveParent,
/*86737*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86740*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86743*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86746*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86749*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86752*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86755*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86758*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86761*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86778*/       /*Scope*/ 65, /*->86844*/
/*86779*/         OPC_CheckChild1Type, MVT::v2i32,
/*86781*/         OPC_RecordChild2, // #1 = $rsrc
/*86782*/         OPC_RecordChild3, // #2 = $sampler
/*86783*/         OPC_RecordChild4, // #3 = $dmask
/*86784*/         OPC_RecordChild5, // #4 = $unorm
/*86785*/         OPC_RecordChild6, // #5 = $r128
/*86786*/         OPC_RecordChild7, // #6 = $da
/*86787*/         OPC_MoveChild, 8,
/*86789*/         OPC_RecordNode, // #7 = $glc
/*86790*/         OPC_MoveParent,
/*86791*/         OPC_MoveChild, 9,
/*86793*/         OPC_RecordNode, // #8 = $slc
/*86794*/         OPC_MoveParent,
/*86795*/         OPC_MoveChild, 10,
/*86797*/         OPC_RecordNode, // #9 = $tfe
/*86798*/         OPC_MoveParent,
/*86799*/         OPC_MoveChild, 11,
/*86801*/         OPC_RecordNode, // #10 = $lwe
/*86802*/         OPC_MoveParent,
/*86803*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86806*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86809*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86812*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86815*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86818*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86821*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86824*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86827*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86844*/       /*Scope*/ 65, /*->86910*/
/*86845*/         OPC_CheckChild1Type, MVT::v4i32,
/*86847*/         OPC_RecordChild2, // #1 = $rsrc
/*86848*/         OPC_RecordChild3, // #2 = $sampler
/*86849*/         OPC_RecordChild4, // #3 = $dmask
/*86850*/         OPC_RecordChild5, // #4 = $unorm
/*86851*/         OPC_RecordChild6, // #5 = $r128
/*86852*/         OPC_RecordChild7, // #6 = $da
/*86853*/         OPC_MoveChild, 8,
/*86855*/         OPC_RecordNode, // #7 = $glc
/*86856*/         OPC_MoveParent,
/*86857*/         OPC_MoveChild, 9,
/*86859*/         OPC_RecordNode, // #8 = $slc
/*86860*/         OPC_MoveParent,
/*86861*/         OPC_MoveChild, 10,
/*86863*/         OPC_RecordNode, // #9 = $tfe
/*86864*/         OPC_MoveParent,
/*86865*/         OPC_MoveChild, 11,
/*86867*/         OPC_RecordNode, // #10 = $lwe
/*86868*/         OPC_MoveParent,
/*86869*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86872*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86875*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86878*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86881*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86884*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86887*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86890*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86893*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86910*/       /*Scope*/ 65, /*->86976*/
/*86911*/         OPC_CheckChild1Type, MVT::v8i32,
/*86913*/         OPC_RecordChild2, // #1 = $rsrc
/*86914*/         OPC_RecordChild3, // #2 = $sampler
/*86915*/         OPC_RecordChild4, // #3 = $dmask
/*86916*/         OPC_RecordChild5, // #4 = $unorm
/*86917*/         OPC_RecordChild6, // #5 = $r128
/*86918*/         OPC_RecordChild7, // #6 = $da
/*86919*/         OPC_MoveChild, 8,
/*86921*/         OPC_RecordNode, // #7 = $glc
/*86922*/         OPC_MoveParent,
/*86923*/         OPC_MoveChild, 9,
/*86925*/         OPC_RecordNode, // #8 = $slc
/*86926*/         OPC_MoveParent,
/*86927*/         OPC_MoveChild, 10,
/*86929*/         OPC_RecordNode, // #9 = $tfe
/*86930*/         OPC_MoveParent,
/*86931*/         OPC_MoveChild, 11,
/*86933*/         OPC_RecordNode, // #10 = $lwe
/*86934*/         OPC_MoveParent,
/*86935*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86938*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86941*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86944*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86947*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86950*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86953*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86956*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86959*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86976*/       /*Scope*/ 65, /*->87042*/
/*86977*/         OPC_CheckChild1Type, MVT::v16i32,
/*86979*/         OPC_RecordChild2, // #1 = $rsrc
/*86980*/         OPC_RecordChild3, // #2 = $sampler
/*86981*/         OPC_RecordChild4, // #3 = $dmask
/*86982*/         OPC_RecordChild5, // #4 = $unorm
/*86983*/         OPC_RecordChild6, // #5 = $r128
/*86984*/         OPC_RecordChild7, // #6 = $da
/*86985*/         OPC_MoveChild, 8,
/*86987*/         OPC_RecordNode, // #7 = $glc
/*86988*/         OPC_MoveParent,
/*86989*/         OPC_MoveChild, 9,
/*86991*/         OPC_RecordNode, // #8 = $slc
/*86992*/         OPC_MoveParent,
/*86993*/         OPC_MoveChild, 10,
/*86995*/         OPC_RecordNode, // #9 = $tfe
/*86996*/         OPC_MoveParent,
/*86997*/         OPC_MoveChild, 11,
/*86999*/         OPC_RecordNode, // #10 = $lwe
/*87000*/         OPC_MoveParent,
/*87001*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87004*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87007*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87010*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87013*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87016*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87019*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87022*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87025*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87042*/       0, /*End of Scope*/
/*87043*/     /*Scope*/ 80|128,2/*336*/, /*->87381*/
/*87045*/       OPC_CheckChild0Integer, 65|128,47/*6081*/, 
/*87048*/       OPC_RecordChild1, // #0 = $addr
/*87049*/       OPC_Scope, 65, /*->87116*/ // 5 children in Scope
/*87051*/         OPC_CheckChild1Type, MVT::i32,
/*87053*/         OPC_RecordChild2, // #1 = $rsrc
/*87054*/         OPC_RecordChild3, // #2 = $sampler
/*87055*/         OPC_RecordChild4, // #3 = $dmask
/*87056*/         OPC_RecordChild5, // #4 = $unorm
/*87057*/         OPC_RecordChild6, // #5 = $r128
/*87058*/         OPC_RecordChild7, // #6 = $da
/*87059*/         OPC_MoveChild, 8,
/*87061*/         OPC_RecordNode, // #7 = $glc
/*87062*/         OPC_MoveParent,
/*87063*/         OPC_MoveChild, 9,
/*87065*/         OPC_RecordNode, // #8 = $slc
/*87066*/         OPC_MoveParent,
/*87067*/         OPC_MoveChild, 10,
/*87069*/         OPC_RecordNode, // #9 = $tfe
/*87070*/         OPC_MoveParent,
/*87071*/         OPC_MoveChild, 11,
/*87073*/         OPC_RecordNode, // #10 = $lwe
/*87074*/         OPC_MoveParent,
/*87075*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87078*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87081*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87084*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87087*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87090*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87093*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87096*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87099*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87116*/       /*Scope*/ 65, /*->87182*/
/*87117*/         OPC_CheckChild1Type, MVT::v2i32,
/*87119*/         OPC_RecordChild2, // #1 = $rsrc
/*87120*/         OPC_RecordChild3, // #2 = $sampler
/*87121*/         OPC_RecordChild4, // #3 = $dmask
/*87122*/         OPC_RecordChild5, // #4 = $unorm
/*87123*/         OPC_RecordChild6, // #5 = $r128
/*87124*/         OPC_RecordChild7, // #6 = $da
/*87125*/         OPC_MoveChild, 8,
/*87127*/         OPC_RecordNode, // #7 = $glc
/*87128*/         OPC_MoveParent,
/*87129*/         OPC_MoveChild, 9,
/*87131*/         OPC_RecordNode, // #8 = $slc
/*87132*/         OPC_MoveParent,
/*87133*/         OPC_MoveChild, 10,
/*87135*/         OPC_RecordNode, // #9 = $tfe
/*87136*/         OPC_MoveParent,
/*87137*/         OPC_MoveChild, 11,
/*87139*/         OPC_RecordNode, // #10 = $lwe
/*87140*/         OPC_MoveParent,
/*87141*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87144*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87147*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87150*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87153*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87156*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87159*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87162*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87165*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87182*/       /*Scope*/ 65, /*->87248*/
/*87183*/         OPC_CheckChild1Type, MVT::v4i32,
/*87185*/         OPC_RecordChild2, // #1 = $rsrc
/*87186*/         OPC_RecordChild3, // #2 = $sampler
/*87187*/         OPC_RecordChild4, // #3 = $dmask
/*87188*/         OPC_RecordChild5, // #4 = $unorm
/*87189*/         OPC_RecordChild6, // #5 = $r128
/*87190*/         OPC_RecordChild7, // #6 = $da
/*87191*/         OPC_MoveChild, 8,
/*87193*/         OPC_RecordNode, // #7 = $glc
/*87194*/         OPC_MoveParent,
/*87195*/         OPC_MoveChild, 9,
/*87197*/         OPC_RecordNode, // #8 = $slc
/*87198*/         OPC_MoveParent,
/*87199*/         OPC_MoveChild, 10,
/*87201*/         OPC_RecordNode, // #9 = $tfe
/*87202*/         OPC_MoveParent,
/*87203*/         OPC_MoveChild, 11,
/*87205*/         OPC_RecordNode, // #10 = $lwe
/*87206*/         OPC_MoveParent,
/*87207*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87210*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87213*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87216*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87219*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87222*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87225*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87228*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87231*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87248*/       /*Scope*/ 65, /*->87314*/
/*87249*/         OPC_CheckChild1Type, MVT::v8i32,
/*87251*/         OPC_RecordChild2, // #1 = $rsrc
/*87252*/         OPC_RecordChild3, // #2 = $sampler
/*87253*/         OPC_RecordChild4, // #3 = $dmask
/*87254*/         OPC_RecordChild5, // #4 = $unorm
/*87255*/         OPC_RecordChild6, // #5 = $r128
/*87256*/         OPC_RecordChild7, // #6 = $da
/*87257*/         OPC_MoveChild, 8,
/*87259*/         OPC_RecordNode, // #7 = $glc
/*87260*/         OPC_MoveParent,
/*87261*/         OPC_MoveChild, 9,
/*87263*/         OPC_RecordNode, // #8 = $slc
/*87264*/         OPC_MoveParent,
/*87265*/         OPC_MoveChild, 10,
/*87267*/         OPC_RecordNode, // #9 = $tfe
/*87268*/         OPC_MoveParent,
/*87269*/         OPC_MoveChild, 11,
/*87271*/         OPC_RecordNode, // #10 = $lwe
/*87272*/         OPC_MoveParent,
/*87273*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87276*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87279*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87282*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87285*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87288*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87291*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87294*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87297*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87314*/       /*Scope*/ 65, /*->87380*/
/*87315*/         OPC_CheckChild1Type, MVT::v16i32,
/*87317*/         OPC_RecordChild2, // #1 = $rsrc
/*87318*/         OPC_RecordChild3, // #2 = $sampler
/*87319*/         OPC_RecordChild4, // #3 = $dmask
/*87320*/         OPC_RecordChild5, // #4 = $unorm
/*87321*/         OPC_RecordChild6, // #5 = $r128
/*87322*/         OPC_RecordChild7, // #6 = $da
/*87323*/         OPC_MoveChild, 8,
/*87325*/         OPC_RecordNode, // #7 = $glc
/*87326*/         OPC_MoveParent,
/*87327*/         OPC_MoveChild, 9,
/*87329*/         OPC_RecordNode, // #8 = $slc
/*87330*/         OPC_MoveParent,
/*87331*/         OPC_MoveChild, 10,
/*87333*/         OPC_RecordNode, // #9 = $tfe
/*87334*/         OPC_MoveParent,
/*87335*/         OPC_MoveChild, 11,
/*87337*/         OPC_RecordNode, // #10 = $lwe
/*87338*/         OPC_MoveParent,
/*87339*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87342*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87345*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87348*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87351*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87354*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87357*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87360*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87363*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87380*/       0, /*End of Scope*/
/*87381*/     /*Scope*/ 10|128,1/*138*/, /*->87521*/
/*87383*/       OPC_CheckChild0Integer, 25|128,47/*6041*/, 
/*87386*/       OPC_RecordChild1, // #0 = $addr
/*87387*/       OPC_Scope, 65, /*->87454*/ // 2 children in Scope
/*87389*/         OPC_CheckChild1Type, MVT::v2i32,
/*87391*/         OPC_RecordChild2, // #1 = $rsrc
/*87392*/         OPC_RecordChild3, // #2 = $sampler
/*87393*/         OPC_RecordChild4, // #3 = $dmask
/*87394*/         OPC_RecordChild5, // #4 = $unorm
/*87395*/         OPC_RecordChild6, // #5 = $r128
/*87396*/         OPC_RecordChild7, // #6 = $da
/*87397*/         OPC_MoveChild, 8,
/*87399*/         OPC_RecordNode, // #7 = $glc
/*87400*/         OPC_MoveParent,
/*87401*/         OPC_MoveChild, 9,
/*87403*/         OPC_RecordNode, // #8 = $slc
/*87404*/         OPC_MoveParent,
/*87405*/         OPC_MoveChild, 10,
/*87407*/         OPC_RecordNode, // #9 = $tfe
/*87408*/         OPC_MoveParent,
/*87409*/         OPC_MoveChild, 11,
/*87411*/         OPC_RecordNode, // #10 = $lwe
/*87412*/         OPC_MoveParent,
/*87413*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87416*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87419*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87422*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87425*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87428*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87431*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87434*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87437*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87454*/       /*Scope*/ 65, /*->87520*/
/*87455*/         OPC_CheckChild1Type, MVT::v4i32,
/*87457*/         OPC_RecordChild2, // #1 = $rsrc
/*87458*/         OPC_RecordChild3, // #2 = $sampler
/*87459*/         OPC_RecordChild4, // #3 = $dmask
/*87460*/         OPC_RecordChild5, // #4 = $unorm
/*87461*/         OPC_RecordChild6, // #5 = $r128
/*87462*/         OPC_RecordChild7, // #6 = $da
/*87463*/         OPC_MoveChild, 8,
/*87465*/         OPC_RecordNode, // #7 = $glc
/*87466*/         OPC_MoveParent,
/*87467*/         OPC_MoveChild, 9,
/*87469*/         OPC_RecordNode, // #8 = $slc
/*87470*/         OPC_MoveParent,
/*87471*/         OPC_MoveChild, 10,
/*87473*/         OPC_RecordNode, // #9 = $tfe
/*87474*/         OPC_MoveParent,
/*87475*/         OPC_MoveChild, 11,
/*87477*/         OPC_RecordNode, // #10 = $lwe
/*87478*/         OPC_MoveParent,
/*87479*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87482*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87485*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87488*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87491*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87494*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87497*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87500*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87503*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87520*/       0, /*End of Scope*/
/*87521*/     /*Scope*/ 69, /*->87591*/
/*87522*/       OPC_CheckChild0Integer, 42|128,47/*6058*/, 
/*87525*/       OPC_RecordChild1, // #0 = $addr
/*87526*/       OPC_CheckChild1Type, MVT::v4i32,
/*87528*/       OPC_RecordChild2, // #1 = $rsrc
/*87529*/       OPC_RecordChild3, // #2 = $sampler
/*87530*/       OPC_RecordChild4, // #3 = $dmask
/*87531*/       OPC_RecordChild5, // #4 = $unorm
/*87532*/       OPC_RecordChild6, // #5 = $r128
/*87533*/       OPC_RecordChild7, // #6 = $da
/*87534*/       OPC_MoveChild, 8,
/*87536*/       OPC_RecordNode, // #7 = $glc
/*87537*/       OPC_MoveParent,
/*87538*/       OPC_MoveChild, 9,
/*87540*/       OPC_RecordNode, // #8 = $slc
/*87541*/       OPC_MoveParent,
/*87542*/       OPC_MoveChild, 10,
/*87544*/       OPC_RecordNode, // #9 = $tfe
/*87545*/       OPC_MoveParent,
/*87546*/       OPC_MoveChild, 11,
/*87548*/       OPC_RecordNode, // #10 = $lwe
/*87549*/       OPC_MoveParent,
/*87550*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87553*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87556*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87559*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87562*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87565*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87568*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87571*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87574*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6058:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87591*/     /*Scope*/ 69, /*->87661*/
/*87592*/       OPC_CheckChild0Integer, 44|128,47/*6060*/, 
/*87595*/       OPC_RecordChild1, // #0 = $addr
/*87596*/       OPC_CheckChild1Type, MVT::v4i32,
/*87598*/       OPC_RecordChild2, // #1 = $rsrc
/*87599*/       OPC_RecordChild3, // #2 = $sampler
/*87600*/       OPC_RecordChild4, // #3 = $dmask
/*87601*/       OPC_RecordChild5, // #4 = $unorm
/*87602*/       OPC_RecordChild6, // #5 = $r128
/*87603*/       OPC_RecordChild7, // #6 = $da
/*87604*/       OPC_MoveChild, 8,
/*87606*/       OPC_RecordNode, // #7 = $glc
/*87607*/       OPC_MoveParent,
/*87608*/       OPC_MoveChild, 9,
/*87610*/       OPC_RecordNode, // #8 = $slc
/*87611*/       OPC_MoveParent,
/*87612*/       OPC_MoveChild, 10,
/*87614*/       OPC_RecordNode, // #9 = $tfe
/*87615*/       OPC_MoveParent,
/*87616*/       OPC_MoveChild, 11,
/*87618*/       OPC_RecordNode, // #10 = $lwe
/*87619*/       OPC_MoveParent,
/*87620*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87623*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87626*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87629*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87632*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87635*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87638*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87641*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87644*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87661*/     /*Scope*/ 69, /*->87731*/
/*87662*/       OPC_CheckChild0Integer, 26|128,47/*6042*/, 
/*87665*/       OPC_RecordChild1, // #0 = $addr
/*87666*/       OPC_CheckChild1Type, MVT::v4i32,
/*87668*/       OPC_RecordChild2, // #1 = $rsrc
/*87669*/       OPC_RecordChild3, // #2 = $sampler
/*87670*/       OPC_RecordChild4, // #3 = $dmask
/*87671*/       OPC_RecordChild5, // #4 = $unorm
/*87672*/       OPC_RecordChild6, // #5 = $r128
/*87673*/       OPC_RecordChild7, // #6 = $da
/*87674*/       OPC_MoveChild, 8,
/*87676*/       OPC_RecordNode, // #7 = $glc
/*87677*/       OPC_MoveParent,
/*87678*/       OPC_MoveChild, 9,
/*87680*/       OPC_RecordNode, // #8 = $slc
/*87681*/       OPC_MoveParent,
/*87682*/       OPC_MoveChild, 10,
/*87684*/       OPC_RecordNode, // #9 = $tfe
/*87685*/       OPC_MoveParent,
/*87686*/       OPC_MoveChild, 11,
/*87688*/       OPC_RecordNode, // #10 = $lwe
/*87689*/       OPC_MoveParent,
/*87690*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87693*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87696*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87699*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87702*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87705*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87708*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87711*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87714*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6042:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87731*/     /*Scope*/ 10|128,1/*138*/, /*->87871*/
/*87733*/       OPC_CheckChild0Integer, 27|128,47/*6043*/, 
/*87736*/       OPC_RecordChild1, // #0 = $addr
/*87737*/       OPC_Scope, 65, /*->87804*/ // 2 children in Scope
/*87739*/         OPC_CheckChild1Type, MVT::v4i32,
/*87741*/         OPC_RecordChild2, // #1 = $rsrc
/*87742*/         OPC_RecordChild3, // #2 = $sampler
/*87743*/         OPC_RecordChild4, // #3 = $dmask
/*87744*/         OPC_RecordChild5, // #4 = $unorm
/*87745*/         OPC_RecordChild6, // #5 = $r128
/*87746*/         OPC_RecordChild7, // #6 = $da
/*87747*/         OPC_MoveChild, 8,
/*87749*/         OPC_RecordNode, // #7 = $glc
/*87750*/         OPC_MoveParent,
/*87751*/         OPC_MoveChild, 9,
/*87753*/         OPC_RecordNode, // #8 = $slc
/*87754*/         OPC_MoveParent,
/*87755*/         OPC_MoveChild, 10,
/*87757*/         OPC_RecordNode, // #9 = $tfe
/*87758*/         OPC_MoveParent,
/*87759*/         OPC_MoveChild, 11,
/*87761*/         OPC_RecordNode, // #10 = $lwe
/*87762*/         OPC_MoveParent,
/*87763*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87766*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87769*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87772*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87775*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87778*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87781*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87784*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87787*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87804*/       /*Scope*/ 65, /*->87870*/
/*87805*/         OPC_CheckChild1Type, MVT::v8i32,
/*87807*/         OPC_RecordChild2, // #1 = $rsrc
/*87808*/         OPC_RecordChild3, // #2 = $sampler
/*87809*/         OPC_RecordChild4, // #3 = $dmask
/*87810*/         OPC_RecordChild5, // #4 = $unorm
/*87811*/         OPC_RecordChild6, // #5 = $r128
/*87812*/         OPC_RecordChild7, // #6 = $da
/*87813*/         OPC_MoveChild, 8,
/*87815*/         OPC_RecordNode, // #7 = $glc
/*87816*/         OPC_MoveParent,
/*87817*/         OPC_MoveChild, 9,
/*87819*/         OPC_RecordNode, // #8 = $slc
/*87820*/         OPC_MoveParent,
/*87821*/         OPC_MoveChild, 10,
/*87823*/         OPC_RecordNode, // #9 = $tfe
/*87824*/         OPC_MoveParent,
/*87825*/         OPC_MoveChild, 11,
/*87827*/         OPC_RecordNode, // #10 = $lwe
/*87828*/         OPC_MoveParent,
/*87829*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87832*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87835*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87838*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87841*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87844*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87847*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87850*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87853*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87870*/       0, /*End of Scope*/
/*87871*/     /*Scope*/ 10|128,1/*138*/, /*->88011*/
/*87873*/       OPC_CheckChild0Integer, 46|128,47/*6062*/, 
/*87876*/       OPC_RecordChild1, // #0 = $addr
/*87877*/       OPC_Scope, 65, /*->87944*/ // 2 children in Scope
/*87879*/         OPC_CheckChild1Type, MVT::v2i32,
/*87881*/         OPC_RecordChild2, // #1 = $rsrc
/*87882*/         OPC_RecordChild3, // #2 = $sampler
/*87883*/         OPC_RecordChild4, // #3 = $dmask
/*87884*/         OPC_RecordChild5, // #4 = $unorm
/*87885*/         OPC_RecordChild6, // #5 = $r128
/*87886*/         OPC_RecordChild7, // #6 = $da
/*87887*/         OPC_MoveChild, 8,
/*87889*/         OPC_RecordNode, // #7 = $glc
/*87890*/         OPC_MoveParent,
/*87891*/         OPC_MoveChild, 9,
/*87893*/         OPC_RecordNode, // #8 = $slc
/*87894*/         OPC_MoveParent,
/*87895*/         OPC_MoveChild, 10,
/*87897*/         OPC_RecordNode, // #9 = $tfe
/*87898*/         OPC_MoveParent,
/*87899*/         OPC_MoveChild, 11,
/*87901*/         OPC_RecordNode, // #10 = $lwe
/*87902*/         OPC_MoveParent,
/*87903*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87906*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87909*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87912*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87915*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87918*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87921*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87924*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87927*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87944*/       /*Scope*/ 65, /*->88010*/
/*87945*/         OPC_CheckChild1Type, MVT::v4i32,
/*87947*/         OPC_RecordChild2, // #1 = $rsrc
/*87948*/         OPC_RecordChild3, // #2 = $sampler
/*87949*/         OPC_RecordChild4, // #3 = $dmask
/*87950*/         OPC_RecordChild5, // #4 = $unorm
/*87951*/         OPC_RecordChild6, // #5 = $r128
/*87952*/         OPC_RecordChild7, // #6 = $da
/*87953*/         OPC_MoveChild, 8,
/*87955*/         OPC_RecordNode, // #7 = $glc
/*87956*/         OPC_MoveParent,
/*87957*/         OPC_MoveChild, 9,
/*87959*/         OPC_RecordNode, // #8 = $slc
/*87960*/         OPC_MoveParent,
/*87961*/         OPC_MoveChild, 10,
/*87963*/         OPC_RecordNode, // #9 = $tfe
/*87964*/         OPC_MoveParent,
/*87965*/         OPC_MoveChild, 11,
/*87967*/         OPC_RecordNode, // #10 = $lwe
/*87968*/         OPC_MoveParent,
/*87969*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87972*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87975*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87978*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87981*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87984*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87987*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87990*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87993*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88010*/       0, /*End of Scope*/
/*88011*/     /*Scope*/ 69, /*->88081*/
/*88012*/       OPC_CheckChild0Integer, 30|128,47/*6046*/, 
/*88015*/       OPC_RecordChild1, // #0 = $addr
/*88016*/       OPC_CheckChild1Type, MVT::v4i32,
/*88018*/       OPC_RecordChild2, // #1 = $rsrc
/*88019*/       OPC_RecordChild3, // #2 = $sampler
/*88020*/       OPC_RecordChild4, // #3 = $dmask
/*88021*/       OPC_RecordChild5, // #4 = $unorm
/*88022*/       OPC_RecordChild6, // #5 = $r128
/*88023*/       OPC_RecordChild7, // #6 = $da
/*88024*/       OPC_MoveChild, 8,
/*88026*/       OPC_RecordNode, // #7 = $glc
/*88027*/       OPC_MoveParent,
/*88028*/       OPC_MoveChild, 9,
/*88030*/       OPC_RecordNode, // #8 = $slc
/*88031*/       OPC_MoveParent,
/*88032*/       OPC_MoveChild, 10,
/*88034*/       OPC_RecordNode, // #9 = $tfe
/*88035*/       OPC_MoveParent,
/*88036*/       OPC_MoveChild, 11,
/*88038*/       OPC_RecordNode, // #10 = $lwe
/*88039*/       OPC_MoveParent,
/*88040*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88043*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88046*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88049*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88052*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88055*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88058*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88061*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88064*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88081*/     /*Scope*/ 10|128,1/*138*/, /*->88221*/
/*88083*/       OPC_CheckChild0Integer, 35|128,47/*6051*/, 
/*88086*/       OPC_RecordChild1, // #0 = $addr
/*88087*/       OPC_Scope, 65, /*->88154*/ // 2 children in Scope
/*88089*/         OPC_CheckChild1Type, MVT::v4i32,
/*88091*/         OPC_RecordChild2, // #1 = $rsrc
/*88092*/         OPC_RecordChild3, // #2 = $sampler
/*88093*/         OPC_RecordChild4, // #3 = $dmask
/*88094*/         OPC_RecordChild5, // #4 = $unorm
/*88095*/         OPC_RecordChild6, // #5 = $r128
/*88096*/         OPC_RecordChild7, // #6 = $da
/*88097*/         OPC_MoveChild, 8,
/*88099*/         OPC_RecordNode, // #7 = $glc
/*88100*/         OPC_MoveParent,
/*88101*/         OPC_MoveChild, 9,
/*88103*/         OPC_RecordNode, // #8 = $slc
/*88104*/         OPC_MoveParent,
/*88105*/         OPC_MoveChild, 10,
/*88107*/         OPC_RecordNode, // #9 = $tfe
/*88108*/         OPC_MoveParent,
/*88109*/         OPC_MoveChild, 11,
/*88111*/         OPC_RecordNode, // #10 = $lwe
/*88112*/         OPC_MoveParent,
/*88113*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88116*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88119*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88122*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88125*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88128*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88131*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88134*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88137*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88154*/       /*Scope*/ 65, /*->88220*/
/*88155*/         OPC_CheckChild1Type, MVT::v8i32,
/*88157*/         OPC_RecordChild2, // #1 = $rsrc
/*88158*/         OPC_RecordChild3, // #2 = $sampler
/*88159*/         OPC_RecordChild4, // #3 = $dmask
/*88160*/         OPC_RecordChild5, // #4 = $unorm
/*88161*/         OPC_RecordChild6, // #5 = $r128
/*88162*/         OPC_RecordChild7, // #6 = $da
/*88163*/         OPC_MoveChild, 8,
/*88165*/         OPC_RecordNode, // #7 = $glc
/*88166*/         OPC_MoveParent,
/*88167*/         OPC_MoveChild, 9,
/*88169*/         OPC_RecordNode, // #8 = $slc
/*88170*/         OPC_MoveParent,
/*88171*/         OPC_MoveChild, 10,
/*88173*/         OPC_RecordNode, // #9 = $tfe
/*88174*/         OPC_MoveParent,
/*88175*/         OPC_MoveChild, 11,
/*88177*/         OPC_RecordNode, // #10 = $lwe
/*88178*/         OPC_MoveParent,
/*88179*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88182*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88185*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88188*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88191*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88194*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88197*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88200*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88203*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88220*/       0, /*End of Scope*/
/*88221*/     /*Scope*/ 10|128,1/*138*/, /*->88361*/
/*88223*/       OPC_CheckChild0Integer, 37|128,47/*6053*/, 
/*88226*/       OPC_RecordChild1, // #0 = $addr
/*88227*/       OPC_Scope, 65, /*->88294*/ // 2 children in Scope
/*88229*/         OPC_CheckChild1Type, MVT::v4i32,
/*88231*/         OPC_RecordChild2, // #1 = $rsrc
/*88232*/         OPC_RecordChild3, // #2 = $sampler
/*88233*/         OPC_RecordChild4, // #3 = $dmask
/*88234*/         OPC_RecordChild5, // #4 = $unorm
/*88235*/         OPC_RecordChild6, // #5 = $r128
/*88236*/         OPC_RecordChild7, // #6 = $da
/*88237*/         OPC_MoveChild, 8,
/*88239*/         OPC_RecordNode, // #7 = $glc
/*88240*/         OPC_MoveParent,
/*88241*/         OPC_MoveChild, 9,
/*88243*/         OPC_RecordNode, // #8 = $slc
/*88244*/         OPC_MoveParent,
/*88245*/         OPC_MoveChild, 10,
/*88247*/         OPC_RecordNode, // #9 = $tfe
/*88248*/         OPC_MoveParent,
/*88249*/         OPC_MoveChild, 11,
/*88251*/         OPC_RecordNode, // #10 = $lwe
/*88252*/         OPC_MoveParent,
/*88253*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88256*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88259*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88262*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88265*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88268*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88271*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88274*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88277*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88294*/       /*Scope*/ 65, /*->88360*/
/*88295*/         OPC_CheckChild1Type, MVT::v8i32,
/*88297*/         OPC_RecordChild2, // #1 = $rsrc
/*88298*/         OPC_RecordChild3, // #2 = $sampler
/*88299*/         OPC_RecordChild4, // #3 = $dmask
/*88300*/         OPC_RecordChild5, // #4 = $unorm
/*88301*/         OPC_RecordChild6, // #5 = $r128
/*88302*/         OPC_RecordChild7, // #6 = $da
/*88303*/         OPC_MoveChild, 8,
/*88305*/         OPC_RecordNode, // #7 = $glc
/*88306*/         OPC_MoveParent,
/*88307*/         OPC_MoveChild, 9,
/*88309*/         OPC_RecordNode, // #8 = $slc
/*88310*/         OPC_MoveParent,
/*88311*/         OPC_MoveChild, 10,
/*88313*/         OPC_RecordNode, // #9 = $tfe
/*88314*/         OPC_MoveParent,
/*88315*/         OPC_MoveChild, 11,
/*88317*/         OPC_RecordNode, // #10 = $lwe
/*88318*/         OPC_MoveParent,
/*88319*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88322*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88325*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88328*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88331*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88334*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88337*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88340*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88343*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88360*/       0, /*End of Scope*/
/*88361*/     /*Scope*/ 10|128,1/*138*/, /*->88501*/
/*88363*/       OPC_CheckChild0Integer, 31|128,47/*6047*/, 
/*88366*/       OPC_RecordChild1, // #0 = $addr
/*88367*/       OPC_Scope, 65, /*->88434*/ // 2 children in Scope
/*88369*/         OPC_CheckChild1Type, MVT::v4i32,
/*88371*/         OPC_RecordChild2, // #1 = $rsrc
/*88372*/         OPC_RecordChild3, // #2 = $sampler
/*88373*/         OPC_RecordChild4, // #3 = $dmask
/*88374*/         OPC_RecordChild5, // #4 = $unorm
/*88375*/         OPC_RecordChild6, // #5 = $r128
/*88376*/         OPC_RecordChild7, // #6 = $da
/*88377*/         OPC_MoveChild, 8,
/*88379*/         OPC_RecordNode, // #7 = $glc
/*88380*/         OPC_MoveParent,
/*88381*/         OPC_MoveChild, 9,
/*88383*/         OPC_RecordNode, // #8 = $slc
/*88384*/         OPC_MoveParent,
/*88385*/         OPC_MoveChild, 10,
/*88387*/         OPC_RecordNode, // #9 = $tfe
/*88388*/         OPC_MoveParent,
/*88389*/         OPC_MoveChild, 11,
/*88391*/         OPC_RecordNode, // #10 = $lwe
/*88392*/         OPC_MoveParent,
/*88393*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88396*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88399*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88402*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88405*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88408*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88411*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88414*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88417*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88434*/       /*Scope*/ 65, /*->88500*/
/*88435*/         OPC_CheckChild1Type, MVT::v8i32,
/*88437*/         OPC_RecordChild2, // #1 = $rsrc
/*88438*/         OPC_RecordChild3, // #2 = $sampler
/*88439*/         OPC_RecordChild4, // #3 = $dmask
/*88440*/         OPC_RecordChild5, // #4 = $unorm
/*88441*/         OPC_RecordChild6, // #5 = $r128
/*88442*/         OPC_RecordChild7, // #6 = $da
/*88443*/         OPC_MoveChild, 8,
/*88445*/         OPC_RecordNode, // #7 = $glc
/*88446*/         OPC_MoveParent,
/*88447*/         OPC_MoveChild, 9,
/*88449*/         OPC_RecordNode, // #8 = $slc
/*88450*/         OPC_MoveParent,
/*88451*/         OPC_MoveChild, 10,
/*88453*/         OPC_RecordNode, // #9 = $tfe
/*88454*/         OPC_MoveParent,
/*88455*/         OPC_MoveChild, 11,
/*88457*/         OPC_RecordNode, // #10 = $lwe
/*88458*/         OPC_MoveParent,
/*88459*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88462*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88465*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88468*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88471*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88474*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88477*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88480*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88483*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88500*/       0, /*End of Scope*/
/*88501*/     /*Scope*/ 69, /*->88571*/
/*88502*/       OPC_CheckChild0Integer, 32|128,47/*6048*/, 
/*88505*/       OPC_RecordChild1, // #0 = $addr
/*88506*/       OPC_CheckChild1Type, MVT::v8i32,
/*88508*/       OPC_RecordChild2, // #1 = $rsrc
/*88509*/       OPC_RecordChild3, // #2 = $sampler
/*88510*/       OPC_RecordChild4, // #3 = $dmask
/*88511*/       OPC_RecordChild5, // #4 = $unorm
/*88512*/       OPC_RecordChild6, // #5 = $r128
/*88513*/       OPC_RecordChild7, // #6 = $da
/*88514*/       OPC_MoveChild, 8,
/*88516*/       OPC_RecordNode, // #7 = $glc
/*88517*/       OPC_MoveParent,
/*88518*/       OPC_MoveChild, 9,
/*88520*/       OPC_RecordNode, // #8 = $slc
/*88521*/       OPC_MoveParent,
/*88522*/       OPC_MoveChild, 10,
/*88524*/       OPC_RecordNode, // #9 = $tfe
/*88525*/       OPC_MoveParent,
/*88526*/       OPC_MoveChild, 11,
/*88528*/       OPC_RecordNode, // #10 = $lwe
/*88529*/       OPC_MoveParent,
/*88530*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88533*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88536*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88539*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88542*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88545*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88548*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88551*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88554*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6048:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88571*/     /*Scope*/ 69, /*->88641*/
/*88572*/       OPC_CheckChild0Integer, 39|128,47/*6055*/, 
/*88575*/       OPC_RecordChild1, // #0 = $addr
/*88576*/       OPC_CheckChild1Type, MVT::v4i32,
/*88578*/       OPC_RecordChild2, // #1 = $rsrc
/*88579*/       OPC_RecordChild3, // #2 = $sampler
/*88580*/       OPC_RecordChild4, // #3 = $dmask
/*88581*/       OPC_RecordChild5, // #4 = $unorm
/*88582*/       OPC_RecordChild6, // #5 = $r128
/*88583*/       OPC_RecordChild7, // #6 = $da
/*88584*/       OPC_MoveChild, 8,
/*88586*/       OPC_RecordNode, // #7 = $glc
/*88587*/       OPC_MoveParent,
/*88588*/       OPC_MoveChild, 9,
/*88590*/       OPC_RecordNode, // #8 = $slc
/*88591*/       OPC_MoveParent,
/*88592*/       OPC_MoveChild, 10,
/*88594*/       OPC_RecordNode, // #9 = $tfe
/*88595*/       OPC_MoveParent,
/*88596*/       OPC_MoveChild, 11,
/*88598*/       OPC_RecordNode, // #10 = $lwe
/*88599*/       OPC_MoveParent,
/*88600*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88603*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88606*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88609*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88612*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88615*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88618*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88621*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88624*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88641*/     /*Scope*/ 69, /*->88711*/
/*88642*/       OPC_CheckChild0Integer, 48|128,47/*6064*/, 
/*88645*/       OPC_RecordChild1, // #0 = $addr
/*88646*/       OPC_CheckChild1Type, MVT::v4i32,
/*88648*/       OPC_RecordChild2, // #1 = $rsrc
/*88649*/       OPC_RecordChild3, // #2 = $sampler
/*88650*/       OPC_RecordChild4, // #3 = $dmask
/*88651*/       OPC_RecordChild5, // #4 = $unorm
/*88652*/       OPC_RecordChild6, // #5 = $r128
/*88653*/       OPC_RecordChild7, // #6 = $da
/*88654*/       OPC_MoveChild, 8,
/*88656*/       OPC_RecordNode, // #7 = $glc
/*88657*/       OPC_MoveParent,
/*88658*/       OPC_MoveChild, 9,
/*88660*/       OPC_RecordNode, // #8 = $slc
/*88661*/       OPC_MoveParent,
/*88662*/       OPC_MoveChild, 10,
/*88664*/       OPC_RecordNode, // #9 = $tfe
/*88665*/       OPC_MoveParent,
/*88666*/       OPC_MoveChild, 11,
/*88668*/       OPC_RecordNode, // #10 = $lwe
/*88669*/       OPC_MoveParent,
/*88670*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88673*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88676*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88679*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88682*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88685*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88688*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88691*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88694*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88711*/     /*Scope*/ 10|128,1/*138*/, /*->88851*/
/*88713*/       OPC_CheckChild0Integer, 43|128,47/*6059*/, 
/*88716*/       OPC_RecordChild1, // #0 = $addr
/*88717*/       OPC_Scope, 65, /*->88784*/ // 2 children in Scope
/*88719*/         OPC_CheckChild1Type, MVT::v4i32,
/*88721*/         OPC_RecordChild2, // #1 = $rsrc
/*88722*/         OPC_RecordChild3, // #2 = $sampler
/*88723*/         OPC_RecordChild4, // #3 = $dmask
/*88724*/         OPC_RecordChild5, // #4 = $unorm
/*88725*/         OPC_RecordChild6, // #5 = $r128
/*88726*/         OPC_RecordChild7, // #6 = $da
/*88727*/         OPC_MoveChild, 8,
/*88729*/         OPC_RecordNode, // #7 = $glc
/*88730*/         OPC_MoveParent,
/*88731*/         OPC_MoveChild, 9,
/*88733*/         OPC_RecordNode, // #8 = $slc
/*88734*/         OPC_MoveParent,
/*88735*/         OPC_MoveChild, 10,
/*88737*/         OPC_RecordNode, // #9 = $tfe
/*88738*/         OPC_MoveParent,
/*88739*/         OPC_MoveChild, 11,
/*88741*/         OPC_RecordNode, // #10 = $lwe
/*88742*/         OPC_MoveParent,
/*88743*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88746*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88749*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88752*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88755*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88758*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88761*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88764*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88767*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88784*/       /*Scope*/ 65, /*->88850*/
/*88785*/         OPC_CheckChild1Type, MVT::v8i32,
/*88787*/         OPC_RecordChild2, // #1 = $rsrc
/*88788*/         OPC_RecordChild3, // #2 = $sampler
/*88789*/         OPC_RecordChild4, // #3 = $dmask
/*88790*/         OPC_RecordChild5, // #4 = $unorm
/*88791*/         OPC_RecordChild6, // #5 = $r128
/*88792*/         OPC_RecordChild7, // #6 = $da
/*88793*/         OPC_MoveChild, 8,
/*88795*/         OPC_RecordNode, // #7 = $glc
/*88796*/         OPC_MoveParent,
/*88797*/         OPC_MoveChild, 9,
/*88799*/         OPC_RecordNode, // #8 = $slc
/*88800*/         OPC_MoveParent,
/*88801*/         OPC_MoveChild, 10,
/*88803*/         OPC_RecordNode, // #9 = $tfe
/*88804*/         OPC_MoveParent,
/*88805*/         OPC_MoveChild, 11,
/*88807*/         OPC_RecordNode, // #10 = $lwe
/*88808*/         OPC_MoveParent,
/*88809*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88812*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88815*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88818*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88821*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88824*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88827*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88830*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88833*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88850*/       0, /*End of Scope*/
/*88851*/     /*Scope*/ 10|128,1/*138*/, /*->88991*/
/*88853*/       OPC_CheckChild0Integer, 45|128,47/*6061*/, 
/*88856*/       OPC_RecordChild1, // #0 = $addr
/*88857*/       OPC_Scope, 65, /*->88924*/ // 2 children in Scope
/*88859*/         OPC_CheckChild1Type, MVT::v4i32,
/*88861*/         OPC_RecordChild2, // #1 = $rsrc
/*88862*/         OPC_RecordChild3, // #2 = $sampler
/*88863*/         OPC_RecordChild4, // #3 = $dmask
/*88864*/         OPC_RecordChild5, // #4 = $unorm
/*88865*/         OPC_RecordChild6, // #5 = $r128
/*88866*/         OPC_RecordChild7, // #6 = $da
/*88867*/         OPC_MoveChild, 8,
/*88869*/         OPC_RecordNode, // #7 = $glc
/*88870*/         OPC_MoveParent,
/*88871*/         OPC_MoveChild, 9,
/*88873*/         OPC_RecordNode, // #8 = $slc
/*88874*/         OPC_MoveParent,
/*88875*/         OPC_MoveChild, 10,
/*88877*/         OPC_RecordNode, // #9 = $tfe
/*88878*/         OPC_MoveParent,
/*88879*/         OPC_MoveChild, 11,
/*88881*/         OPC_RecordNode, // #10 = $lwe
/*88882*/         OPC_MoveParent,
/*88883*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88886*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88889*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88892*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88895*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88898*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88901*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88904*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88907*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88924*/       /*Scope*/ 65, /*->88990*/
/*88925*/         OPC_CheckChild1Type, MVT::v8i32,
/*88927*/         OPC_RecordChild2, // #1 = $rsrc
/*88928*/         OPC_RecordChild3, // #2 = $sampler
/*88929*/         OPC_RecordChild4, // #3 = $dmask
/*88930*/         OPC_RecordChild5, // #4 = $unorm
/*88931*/         OPC_RecordChild6, // #5 = $r128
/*88932*/         OPC_RecordChild7, // #6 = $da
/*88933*/         OPC_MoveChild, 8,
/*88935*/         OPC_RecordNode, // #7 = $glc
/*88936*/         OPC_MoveParent,
/*88937*/         OPC_MoveChild, 9,
/*88939*/         OPC_RecordNode, // #8 = $slc
/*88940*/         OPC_MoveParent,
/*88941*/         OPC_MoveChild, 10,
/*88943*/         OPC_RecordNode, // #9 = $tfe
/*88944*/         OPC_MoveParent,
/*88945*/         OPC_MoveChild, 11,
/*88947*/         OPC_RecordNode, // #10 = $lwe
/*88948*/         OPC_MoveParent,
/*88949*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88952*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88955*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88958*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88961*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88964*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88967*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88970*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88973*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88990*/       0, /*End of Scope*/
/*88991*/     /*Scope*/ 10|128,1/*138*/, /*->89131*/
/*88993*/       OPC_CheckChild0Integer, 29|128,47/*6045*/, 
/*88996*/       OPC_RecordChild1, // #0 = $addr
/*88997*/       OPC_Scope, 65, /*->89064*/ // 2 children in Scope
/*88999*/         OPC_CheckChild1Type, MVT::v4i32,
/*89001*/         OPC_RecordChild2, // #1 = $rsrc
/*89002*/         OPC_RecordChild3, // #2 = $sampler
/*89003*/         OPC_RecordChild4, // #3 = $dmask
/*89004*/         OPC_RecordChild5, // #4 = $unorm
/*89005*/         OPC_RecordChild6, // #5 = $r128
/*89006*/         OPC_RecordChild7, // #6 = $da
/*89007*/         OPC_MoveChild, 8,
/*89009*/         OPC_RecordNode, // #7 = $glc
/*89010*/         OPC_MoveParent,
/*89011*/         OPC_MoveChild, 9,
/*89013*/         OPC_RecordNode, // #8 = $slc
/*89014*/         OPC_MoveParent,
/*89015*/         OPC_MoveChild, 10,
/*89017*/         OPC_RecordNode, // #9 = $tfe
/*89018*/         OPC_MoveParent,
/*89019*/         OPC_MoveChild, 11,
/*89021*/         OPC_RecordNode, // #10 = $lwe
/*89022*/         OPC_MoveParent,
/*89023*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89026*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89029*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89032*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89035*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89038*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89041*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89044*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89047*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89064*/       /*Scope*/ 65, /*->89130*/
/*89065*/         OPC_CheckChild1Type, MVT::v8i32,
/*89067*/         OPC_RecordChild2, // #1 = $rsrc
/*89068*/         OPC_RecordChild3, // #2 = $sampler
/*89069*/         OPC_RecordChild4, // #3 = $dmask
/*89070*/         OPC_RecordChild5, // #4 = $unorm
/*89071*/         OPC_RecordChild6, // #5 = $r128
/*89072*/         OPC_RecordChild7, // #6 = $da
/*89073*/         OPC_MoveChild, 8,
/*89075*/         OPC_RecordNode, // #7 = $glc
/*89076*/         OPC_MoveParent,
/*89077*/         OPC_MoveChild, 9,
/*89079*/         OPC_RecordNode, // #8 = $slc
/*89080*/         OPC_MoveParent,
/*89081*/         OPC_MoveChild, 10,
/*89083*/         OPC_RecordNode, // #9 = $tfe
/*89084*/         OPC_MoveParent,
/*89085*/         OPC_MoveChild, 11,
/*89087*/         OPC_RecordNode, // #10 = $lwe
/*89088*/         OPC_MoveParent,
/*89089*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89092*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89095*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89098*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89101*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89104*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89107*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89110*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89113*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89130*/       0, /*End of Scope*/
/*89131*/     /*Scope*/ 69, /*->89201*/
/*89132*/       OPC_CheckChild0Integer, 28|128,47/*6044*/, 
/*89135*/       OPC_RecordChild1, // #0 = $addr
/*89136*/       OPC_CheckChild1Type, MVT::v8i32,
/*89138*/       OPC_RecordChild2, // #1 = $rsrc
/*89139*/       OPC_RecordChild3, // #2 = $sampler
/*89140*/       OPC_RecordChild4, // #3 = $dmask
/*89141*/       OPC_RecordChild5, // #4 = $unorm
/*89142*/       OPC_RecordChild6, // #5 = $r128
/*89143*/       OPC_RecordChild7, // #6 = $da
/*89144*/       OPC_MoveChild, 8,
/*89146*/       OPC_RecordNode, // #7 = $glc
/*89147*/       OPC_MoveParent,
/*89148*/       OPC_MoveChild, 9,
/*89150*/       OPC_RecordNode, // #8 = $slc
/*89151*/       OPC_MoveParent,
/*89152*/       OPC_MoveChild, 10,
/*89154*/       OPC_RecordNode, // #9 = $tfe
/*89155*/       OPC_MoveParent,
/*89156*/       OPC_MoveChild, 11,
/*89158*/       OPC_RecordNode, // #10 = $lwe
/*89159*/       OPC_MoveParent,
/*89160*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89163*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89166*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89169*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89172*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89175*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89178*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89181*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89184*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6044:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89201*/     /*Scope*/ 69, /*->89271*/
/*89202*/       OPC_CheckChild0Integer, 47|128,47/*6063*/, 
/*89205*/       OPC_RecordChild1, // #0 = $addr
/*89206*/       OPC_CheckChild1Type, MVT::v4i32,
/*89208*/       OPC_RecordChild2, // #1 = $rsrc
/*89209*/       OPC_RecordChild3, // #2 = $sampler
/*89210*/       OPC_RecordChild4, // #3 = $dmask
/*89211*/       OPC_RecordChild5, // #4 = $unorm
/*89212*/       OPC_RecordChild6, // #5 = $r128
/*89213*/       OPC_RecordChild7, // #6 = $da
/*89214*/       OPC_MoveChild, 8,
/*89216*/       OPC_RecordNode, // #7 = $glc
/*89217*/       OPC_MoveParent,
/*89218*/       OPC_MoveChild, 9,
/*89220*/       OPC_RecordNode, // #8 = $slc
/*89221*/       OPC_MoveParent,
/*89222*/       OPC_MoveChild, 10,
/*89224*/       OPC_RecordNode, // #9 = $tfe
/*89225*/       OPC_MoveParent,
/*89226*/       OPC_MoveChild, 11,
/*89228*/       OPC_RecordNode, // #10 = $lwe
/*89229*/       OPC_MoveParent,
/*89230*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89233*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89236*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89239*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89242*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89245*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89248*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89251*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89254*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89271*/     /*Scope*/ 10|128,1/*138*/, /*->89411*/
/*89273*/       OPC_CheckChild0Integer, 41|128,47/*6057*/, 
/*89276*/       OPC_RecordChild1, // #0 = $addr
/*89277*/       OPC_Scope, 65, /*->89344*/ // 2 children in Scope
/*89279*/         OPC_CheckChild1Type, MVT::v4i32,
/*89281*/         OPC_RecordChild2, // #1 = $rsrc
/*89282*/         OPC_RecordChild3, // #2 = $sampler
/*89283*/         OPC_RecordChild4, // #3 = $dmask
/*89284*/         OPC_RecordChild5, // #4 = $unorm
/*89285*/         OPC_RecordChild6, // #5 = $r128
/*89286*/         OPC_RecordChild7, // #6 = $da
/*89287*/         OPC_MoveChild, 8,
/*89289*/         OPC_RecordNode, // #7 = $glc
/*89290*/         OPC_MoveParent,
/*89291*/         OPC_MoveChild, 9,
/*89293*/         OPC_RecordNode, // #8 = $slc
/*89294*/         OPC_MoveParent,
/*89295*/         OPC_MoveChild, 10,
/*89297*/         OPC_RecordNode, // #9 = $tfe
/*89298*/         OPC_MoveParent,
/*89299*/         OPC_MoveChild, 11,
/*89301*/         OPC_RecordNode, // #10 = $lwe
/*89302*/         OPC_MoveParent,
/*89303*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89306*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89309*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89312*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89315*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89318*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89321*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89324*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89327*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6057:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89344*/       /*Scope*/ 65, /*->89410*/
/*89345*/         OPC_CheckChild1Type, MVT::v8i32,
/*89347*/         OPC_RecordChild2, // #1 = $rsrc
/*89348*/         OPC_RecordChild3, // #2 = $sampler
/*89349*/         OPC_RecordChild4, // #3 = $dmask
/*89350*/         OPC_RecordChild5, // #4 = $unorm
/*89351*/         OPC_RecordChild6, // #5 = $r128
/*89352*/         OPC_RecordChild7, // #6 = $da
/*89353*/         OPC_MoveChild, 8,
/*89355*/         OPC_RecordNode, // #7 = $glc
/*89356*/         OPC_MoveParent,
/*89357*/         OPC_MoveChild, 9,
/*89359*/         OPC_RecordNode, // #8 = $slc
/*89360*/         OPC_MoveParent,
/*89361*/         OPC_MoveChild, 10,
/*89363*/         OPC_RecordNode, // #9 = $tfe
/*89364*/         OPC_MoveParent,
/*89365*/         OPC_MoveChild, 11,
/*89367*/         OPC_RecordNode, // #10 = $lwe
/*89368*/         OPC_MoveParent,
/*89369*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89372*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89375*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89378*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89381*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89384*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89387*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89390*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89393*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6057:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89410*/       0, /*End of Scope*/
/*89411*/     /*Scope*/ 69, /*->89481*/
/*89412*/       OPC_CheckChild0Integer, 36|128,47/*6052*/, 
/*89415*/       OPC_RecordChild1, // #0 = $addr
/*89416*/       OPC_CheckChild1Type, MVT::v8i32,
/*89418*/       OPC_RecordChild2, // #1 = $rsrc
/*89419*/       OPC_RecordChild3, // #2 = $sampler
/*89420*/       OPC_RecordChild4, // #3 = $dmask
/*89421*/       OPC_RecordChild5, // #4 = $unorm
/*89422*/       OPC_RecordChild6, // #5 = $r128
/*89423*/       OPC_RecordChild7, // #6 = $da
/*89424*/       OPC_MoveChild, 8,
/*89426*/       OPC_RecordNode, // #7 = $glc
/*89427*/       OPC_MoveParent,
/*89428*/       OPC_MoveChild, 9,
/*89430*/       OPC_RecordNode, // #8 = $slc
/*89431*/       OPC_MoveParent,
/*89432*/       OPC_MoveChild, 10,
/*89434*/       OPC_RecordNode, // #9 = $tfe
/*89435*/       OPC_MoveParent,
/*89436*/       OPC_MoveChild, 11,
/*89438*/       OPC_RecordNode, // #10 = $lwe
/*89439*/       OPC_MoveParent,
/*89440*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89443*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89446*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89449*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89452*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89455*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89458*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89461*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89464*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89481*/     /*Scope*/ 69, /*->89551*/
/*89482*/       OPC_CheckChild0Integer, 38|128,47/*6054*/, 
/*89485*/       OPC_RecordChild1, // #0 = $addr
/*89486*/       OPC_CheckChild1Type, MVT::v8i32,
/*89488*/       OPC_RecordChild2, // #1 = $rsrc
/*89489*/       OPC_RecordChild3, // #2 = $sampler
/*89490*/       OPC_RecordChild4, // #3 = $dmask
/*89491*/       OPC_RecordChild5, // #4 = $unorm
/*89492*/       OPC_RecordChild6, // #5 = $r128
/*89493*/       OPC_RecordChild7, // #6 = $da
/*89494*/       OPC_MoveChild, 8,
/*89496*/       OPC_RecordNode, // #7 = $glc
/*89497*/       OPC_MoveParent,
/*89498*/       OPC_MoveChild, 9,
/*89500*/       OPC_RecordNode, // #8 = $slc
/*89501*/       OPC_MoveParent,
/*89502*/       OPC_MoveChild, 10,
/*89504*/       OPC_RecordNode, // #9 = $tfe
/*89505*/       OPC_MoveParent,
/*89506*/       OPC_MoveChild, 11,
/*89508*/       OPC_RecordNode, // #10 = $lwe
/*89509*/       OPC_MoveParent,
/*89510*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89513*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89516*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89519*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89522*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89525*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89528*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89531*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89534*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6054:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89551*/     /*Scope*/ 69, /*->89621*/
/*89552*/       OPC_CheckChild0Integer, 34|128,47/*6050*/, 
/*89555*/       OPC_RecordChild1, // #0 = $addr
/*89556*/       OPC_CheckChild1Type, MVT::v8i32,
/*89558*/       OPC_RecordChild2, // #1 = $rsrc
/*89559*/       OPC_RecordChild3, // #2 = $sampler
/*89560*/       OPC_RecordChild4, // #3 = $dmask
/*89561*/       OPC_RecordChild5, // #4 = $unorm
/*89562*/       OPC_RecordChild6, // #5 = $r128
/*89563*/       OPC_RecordChild7, // #6 = $da
/*89564*/       OPC_MoveChild, 8,
/*89566*/       OPC_RecordNode, // #7 = $glc
/*89567*/       OPC_MoveParent,
/*89568*/       OPC_MoveChild, 9,
/*89570*/       OPC_RecordNode, // #8 = $slc
/*89571*/       OPC_MoveParent,
/*89572*/       OPC_MoveChild, 10,
/*89574*/       OPC_RecordNode, // #9 = $tfe
/*89575*/       OPC_MoveParent,
/*89576*/       OPC_MoveChild, 11,
/*89578*/       OPC_RecordNode, // #10 = $lwe
/*89579*/       OPC_MoveParent,
/*89580*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89583*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89586*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89589*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89592*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89595*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89598*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89601*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89604*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6050:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89621*/     /*Scope*/ 69, /*->89691*/
/*89622*/       OPC_CheckChild0Integer, 33|128,47/*6049*/, 
/*89625*/       OPC_RecordChild1, // #0 = $addr
/*89626*/       OPC_CheckChild1Type, MVT::v8i32,
/*89628*/       OPC_RecordChild2, // #1 = $rsrc
/*89629*/       OPC_RecordChild3, // #2 = $sampler
/*89630*/       OPC_RecordChild4, // #3 = $dmask
/*89631*/       OPC_RecordChild5, // #4 = $unorm
/*89632*/       OPC_RecordChild6, // #5 = $r128
/*89633*/       OPC_RecordChild7, // #6 = $da
/*89634*/       OPC_MoveChild, 8,
/*89636*/       OPC_RecordNode, // #7 = $glc
/*89637*/       OPC_MoveParent,
/*89638*/       OPC_MoveChild, 9,
/*89640*/       OPC_RecordNode, // #8 = $slc
/*89641*/       OPC_MoveParent,
/*89642*/       OPC_MoveChild, 10,
/*89644*/       OPC_RecordNode, // #9 = $tfe
/*89645*/       OPC_MoveParent,
/*89646*/       OPC_MoveChild, 11,
/*89648*/       OPC_RecordNode, // #10 = $lwe
/*89649*/       OPC_MoveParent,
/*89650*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89653*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89656*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89659*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89662*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89665*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89668*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89671*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89674*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89691*/     /*Scope*/ 10|128,1/*138*/, /*->89831*/
/*89693*/       OPC_CheckChild0Integer, 40|128,47/*6056*/, 
/*89696*/       OPC_RecordChild1, // #0 = $addr
/*89697*/       OPC_Scope, 65, /*->89764*/ // 2 children in Scope
/*89699*/         OPC_CheckChild1Type, MVT::v4i32,
/*89701*/         OPC_RecordChild2, // #1 = $rsrc
/*89702*/         OPC_RecordChild3, // #2 = $sampler
/*89703*/         OPC_RecordChild4, // #3 = $dmask
/*89704*/         OPC_RecordChild5, // #4 = $unorm
/*89705*/         OPC_RecordChild6, // #5 = $r128
/*89706*/         OPC_RecordChild7, // #6 = $da
/*89707*/         OPC_MoveChild, 8,
/*89709*/         OPC_RecordNode, // #7 = $glc
/*89710*/         OPC_MoveParent,
/*89711*/         OPC_MoveChild, 9,
/*89713*/         OPC_RecordNode, // #8 = $slc
/*89714*/         OPC_MoveParent,
/*89715*/         OPC_MoveChild, 10,
/*89717*/         OPC_RecordNode, // #9 = $tfe
/*89718*/         OPC_MoveParent,
/*89719*/         OPC_MoveChild, 11,
/*89721*/         OPC_RecordNode, // #10 = $lwe
/*89722*/         OPC_MoveParent,
/*89723*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89726*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89729*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89732*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89735*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89738*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89741*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89744*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89747*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89764*/       /*Scope*/ 65, /*->89830*/
/*89765*/         OPC_CheckChild1Type, MVT::v8i32,
/*89767*/         OPC_RecordChild2, // #1 = $rsrc
/*89768*/         OPC_RecordChild3, // #2 = $sampler
/*89769*/         OPC_RecordChild4, // #3 = $dmask
/*89770*/         OPC_RecordChild5, // #4 = $unorm
/*89771*/         OPC_RecordChild6, // #5 = $r128
/*89772*/         OPC_RecordChild7, // #6 = $da
/*89773*/         OPC_MoveChild, 8,
/*89775*/         OPC_RecordNode, // #7 = $glc
/*89776*/         OPC_MoveParent,
/*89777*/         OPC_MoveChild, 9,
/*89779*/         OPC_RecordNode, // #8 = $slc
/*89780*/         OPC_MoveParent,
/*89781*/         OPC_MoveChild, 10,
/*89783*/         OPC_RecordNode, // #9 = $tfe
/*89784*/         OPC_MoveParent,
/*89785*/         OPC_MoveChild, 11,
/*89787*/         OPC_RecordNode, // #10 = $lwe
/*89788*/         OPC_MoveParent,
/*89789*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89792*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89795*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89798*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89801*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89804*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89807*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89810*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89813*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89830*/       0, /*End of Scope*/
/*89831*/     /*Scope*/ 76|128,1/*204*/, /*->90037*/
/*89833*/       OPC_CheckChild0Integer, 49|128,47/*6065*/, 
/*89836*/       OPC_RecordChild1, // #0 = $addr
/*89837*/       OPC_Scope, 65, /*->89904*/ // 3 children in Scope
/*89839*/         OPC_CheckChild1Type, MVT::i32,
/*89841*/         OPC_RecordChild2, // #1 = $rsrc
/*89842*/         OPC_RecordChild3, // #2 = $sampler
/*89843*/         OPC_RecordChild4, // #3 = $dmask
/*89844*/         OPC_RecordChild5, // #4 = $unorm
/*89845*/         OPC_RecordChild6, // #5 = $r128
/*89846*/         OPC_RecordChild7, // #6 = $da
/*89847*/         OPC_MoveChild, 8,
/*89849*/         OPC_RecordNode, // #7 = $glc
/*89850*/         OPC_MoveParent,
/*89851*/         OPC_MoveChild, 9,
/*89853*/         OPC_RecordNode, // #8 = $slc
/*89854*/         OPC_MoveParent,
/*89855*/         OPC_MoveChild, 10,
/*89857*/         OPC_RecordNode, // #9 = $tfe
/*89858*/         OPC_MoveParent,
/*89859*/         OPC_MoveChild, 11,
/*89861*/         OPC_RecordNode, // #10 = $lwe
/*89862*/         OPC_MoveParent,
/*89863*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89866*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89869*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89872*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89875*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89878*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89881*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89884*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89887*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89904*/       /*Scope*/ 65, /*->89970*/
/*89905*/         OPC_CheckChild1Type, MVT::v2i32,
/*89907*/         OPC_RecordChild2, // #1 = $rsrc
/*89908*/         OPC_RecordChild3, // #2 = $sampler
/*89909*/         OPC_RecordChild4, // #3 = $dmask
/*89910*/         OPC_RecordChild5, // #4 = $unorm
/*89911*/         OPC_RecordChild6, // #5 = $r128
/*89912*/         OPC_RecordChild7, // #6 = $da
/*89913*/         OPC_MoveChild, 8,
/*89915*/         OPC_RecordNode, // #7 = $glc
/*89916*/         OPC_MoveParent,
/*89917*/         OPC_MoveChild, 9,
/*89919*/         OPC_RecordNode, // #8 = $slc
/*89920*/         OPC_MoveParent,
/*89921*/         OPC_MoveChild, 10,
/*89923*/         OPC_RecordNode, // #9 = $tfe
/*89924*/         OPC_MoveParent,
/*89925*/         OPC_MoveChild, 11,
/*89927*/         OPC_RecordNode, // #10 = $lwe
/*89928*/         OPC_MoveParent,
/*89929*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89932*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89935*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89941*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89944*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89947*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89950*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89953*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89970*/       /*Scope*/ 65, /*->90036*/
/*89971*/         OPC_CheckChild1Type, MVT::v4i32,
/*89973*/         OPC_RecordChild2, // #1 = $rsrc
/*89974*/         OPC_RecordChild3, // #2 = $sampler
/*89975*/         OPC_RecordChild4, // #3 = $dmask
/*89976*/         OPC_RecordChild5, // #4 = $unorm
/*89977*/         OPC_RecordChild6, // #5 = $r128
/*89978*/         OPC_RecordChild7, // #6 = $da
/*89979*/         OPC_MoveChild, 8,
/*89981*/         OPC_RecordNode, // #7 = $glc
/*89982*/         OPC_MoveParent,
/*89983*/         OPC_MoveChild, 9,
/*89985*/         OPC_RecordNode, // #8 = $slc
/*89986*/         OPC_MoveParent,
/*89987*/         OPC_MoveChild, 10,
/*89989*/         OPC_RecordNode, // #9 = $tfe
/*89990*/         OPC_MoveParent,
/*89991*/         OPC_MoveChild, 11,
/*89993*/         OPC_RecordNode, // #10 = $lwe
/*89994*/         OPC_MoveParent,
/*89995*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89998*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*90001*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*90004*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*90007*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*90010*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*90013*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*90016*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*90019*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*90036*/       0, /*End of Scope*/
/*90037*/     0, /*End of Scope*/
/*90038*/   /*SwitchOpcode*/ 40|128,2/*296*/, TARGET_VAL(ISD::SHL),// ->90338
/*90042*/     OPC_Scope, 41, /*->90085*/ // 2 children in Scope
/*90044*/       OPC_MoveChild0,
/*90045*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*90048*/       OPC_MoveChild0,
/*90049*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*90052*/       OPC_CheckChild0Integer, 1, 
/*90054*/       OPC_RecordChild1, // #0 = $a
/*90055*/       OPC_CheckChild1Type, MVT::i32,
/*90057*/       OPC_MoveParent,
/*90058*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90069*/       OPC_MoveParent,
/*90070*/       OPC_RecordChild1, // #1 = $b
/*90071*/       OPC_CheckChild1Type, MVT::i32,
/*90073*/       OPC_CheckType, MVT::i32,
/*90075*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90077*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*90085*/     /*Scope*/ 122|128,1/*250*/, /*->90337*/
/*90087*/       OPC_RecordChild0, // #0 = $src0
/*90088*/       OPC_RecordChild1, // #1 = $src1
/*90089*/       OPC_CheckChild1Type, MVT::i32,
/*90091*/       OPC_SwitchType /*3 cases */, 88|128,1/*216*/, MVT::i32,// ->90311
/*90095*/         OPC_Scope, 11, /*->90108*/ // 3 children in Scope
/*90097*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90099*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*90108*/         /*Scope*/ 100, /*->90209*/
/*90109*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*90111*/           OPC_EmitInteger, MVT::i32, 0, 
/*90114*/           OPC_EmitInteger, MVT::i32, 0, 
/*90117*/           OPC_EmitInteger, MVT::i32, 1, 
/*90120*/           OPC_EmitInteger, MVT::i32, 0, 
/*90123*/           OPC_EmitInteger, MVT::i32, 0, 
/*90126*/           OPC_EmitInteger, MVT::i32, 0, 
/*90129*/           OPC_EmitInteger, MVT::i32, 0, 
/*90132*/           OPC_EmitInteger, MVT::i32, 0, 
/*90135*/           OPC_EmitInteger, MVT::i32, 0, 
/*90138*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90150*/           OPC_EmitInteger, MVT::i32, 0, 
/*90153*/           OPC_EmitInteger, MVT::i32, 0, 
/*90156*/           OPC_EmitInteger, MVT::i32, 0, 
/*90159*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90171*/           OPC_EmitInteger, MVT::i32, 1, 
/*90174*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90177*/           OPC_EmitInteger, MVT::i32, 0, 
/*90180*/           OPC_EmitInteger, MVT::i32, 0, 
/*90183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*90209*/         /*Scope*/ 100, /*->90310*/
/*90210*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90212*/           OPC_EmitInteger, MVT::i32, 0, 
/*90215*/           OPC_EmitInteger, MVT::i32, 0, 
/*90218*/           OPC_EmitInteger, MVT::i32, 1, 
/*90221*/           OPC_EmitInteger, MVT::i32, 0, 
/*90224*/           OPC_EmitInteger, MVT::i32, 0, 
/*90227*/           OPC_EmitInteger, MVT::i32, 0, 
/*90230*/           OPC_EmitInteger, MVT::i32, 0, 
/*90233*/           OPC_EmitInteger, MVT::i32, 0, 
/*90236*/           OPC_EmitInteger, MVT::i32, 0, 
/*90239*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90251*/           OPC_EmitInteger, MVT::i32, 0, 
/*90254*/           OPC_EmitInteger, MVT::i32, 0, 
/*90257*/           OPC_EmitInteger, MVT::i32, 0, 
/*90260*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90272*/           OPC_EmitInteger, MVT::i32, 1, 
/*90275*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90278*/           OPC_EmitInteger, MVT::i32, 0, 
/*90281*/           OPC_EmitInteger, MVT::i32, 0, 
/*90284*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*90310*/         0, /*End of Scope*/
/*90311*/       /*SwitchType*/ 11, MVT::i64,// ->90324
/*90313*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90315*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*90324*/       /*SwitchType*/ 10, MVT::i16,// ->90336
/*90326*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90328*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e32), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (shl:i16 i16:i16:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_LSHLREV_B16_e32:i16 ?:i32:$src1, ?:i16:$src0)
/*90336*/       0, // EndSwitchType
/*90337*/     0, /*End of Scope*/
/*90338*/   /*SwitchOpcode*/ 112|128,39/*5104*/, TARGET_VAL(ISD::OR),// ->95446
/*90342*/     OPC_Scope, 75|128,38/*4939*/, /*->95284*/ // 2 children in Scope
/*90345*/       OPC_MoveChild0,
/*90346*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90349*/       OPC_Scope, 57|128,2/*313*/, /*->90665*/ // 8 children in Scope
/*90352*/         OPC_RecordChild0, // #0 = $y
/*90353*/         OPC_Scope, 119|128,1/*247*/, /*->90603*/ // 2 children in Scope
/*90356*/           OPC_RecordChild1, // #1 = $x
/*90357*/           OPC_MoveParent,
/*90358*/           OPC_MoveChild1,
/*90359*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90362*/           OPC_Scope, 7|128,1/*135*/, /*->90500*/ // 4 children in Scope
/*90365*/             OPC_RecordChild0, // #2 = $z
/*90366*/             OPC_MoveChild1,
/*90367*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90370*/             OPC_CheckChild0Same, 1,
/*90372*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90383*/             OPC_MoveParent,
/*90384*/             OPC_MoveParent,
/*90385*/             OPC_CheckType, MVT::i32,
/*90387*/             OPC_Scope, 98, /*->90487*/ // 2 children in Scope
/*90389*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90391*/               OPC_EmitInteger, MVT::i32, 0, 
/*90394*/               OPC_EmitInteger, MVT::i32, 0, 
/*90397*/               OPC_EmitInteger, MVT::i32, 0, 
/*90400*/               OPC_EmitInteger, MVT::i32, 0, 
/*90403*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90415*/               OPC_EmitInteger, MVT::i32, 0, 
/*90418*/               OPC_EmitInteger, MVT::i32, 0, 
/*90421*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90433*/               OPC_EmitInteger, MVT::i32, 0, 
/*90436*/               OPC_EmitInteger, MVT::i32, 0, 
/*90439*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90451*/               OPC_EmitInteger, MVT::i32, 1, 
/*90454*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90457*/               OPC_EmitInteger, MVT::i32, 0, 
/*90460*/               OPC_EmitInteger, MVT::i32, 0, 
/*90463*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90487*/             /*Scope*/ 11, /*->90499*/
/*90488*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90490*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90499*/             0, /*End of Scope*/
/*90500*/           /*Scope*/ 33, /*->90534*/
/*90501*/             OPC_MoveChild0,
/*90502*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90505*/             OPC_CheckChild0Same, 1,
/*90507*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90518*/             OPC_MoveParent,
/*90519*/             OPC_RecordChild1, // #2 = $z
/*90520*/             OPC_MoveParent,
/*90521*/             OPC_CheckType, MVT::i32,
/*90523*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90525*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90534*/           /*Scope*/ 33, /*->90568*/
/*90535*/             OPC_RecordChild0, // #2 = $z
/*90536*/             OPC_MoveChild1,
/*90537*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90540*/             OPC_CheckChild0Same, 0,
/*90542*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90553*/             OPC_MoveParent,
/*90554*/             OPC_MoveParent,
/*90555*/             OPC_CheckType, MVT::i32,
/*90557*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90559*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90568*/           /*Scope*/ 33, /*->90602*/
/*90569*/             OPC_MoveChild0,
/*90570*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90573*/             OPC_CheckChild0Same, 0,
/*90575*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90586*/             OPC_MoveParent,
/*90587*/             OPC_RecordChild1, // #2 = $z
/*90588*/             OPC_MoveParent,
/*90589*/             OPC_CheckType, MVT::i32,
/*90591*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90593*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90602*/           0, /*End of Scope*/
/*90603*/         /*Scope*/ 60, /*->90664*/
/*90604*/           OPC_MoveChild1,
/*90605*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90608*/           OPC_RecordChild0, // #1 = $x
/*90609*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90620*/           OPC_MoveParent,
/*90621*/           OPC_MoveParent,
/*90622*/           OPC_MoveChild1,
/*90623*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90626*/           OPC_Scope, 17, /*->90645*/ // 2 children in Scope
/*90628*/             OPC_RecordChild0, // #2 = $y
/*90629*/             OPC_CheckChild1Same, 1,
/*90631*/             OPC_MoveParent,
/*90632*/             OPC_CheckType, MVT::i32,
/*90634*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90636*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90645*/           /*Scope*/ 17, /*->90663*/
/*90646*/             OPC_CheckChild0Same, 1,
/*90648*/             OPC_RecordChild1, // #2 = $y
/*90649*/             OPC_MoveParent,
/*90650*/             OPC_CheckType, MVT::i32,
/*90652*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90654*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90663*/           0, /*End of Scope*/
/*90664*/         0, /*End of Scope*/
/*90665*/       /*Scope*/ 61, /*->90727*/
/*90666*/         OPC_MoveChild0,
/*90667*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90670*/         OPC_RecordChild0, // #0 = $x
/*90671*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90682*/         OPC_MoveParent,
/*90683*/         OPC_RecordChild1, // #1 = $z
/*90684*/         OPC_MoveParent,
/*90685*/         OPC_MoveChild1,
/*90686*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90689*/         OPC_Scope, 17, /*->90708*/ // 2 children in Scope
/*90691*/           OPC_RecordChild0, // #2 = $y
/*90692*/           OPC_CheckChild1Same, 0,
/*90694*/           OPC_MoveParent,
/*90695*/           OPC_CheckType, MVT::i32,
/*90697*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90708*/         /*Scope*/ 17, /*->90726*/
/*90709*/           OPC_CheckChild0Same, 0,
/*90711*/           OPC_RecordChild1, // #2 = $y
/*90712*/           OPC_MoveParent,
/*90713*/           OPC_CheckType, MVT::i32,
/*90715*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90726*/         0, /*End of Scope*/
/*90727*/       /*Scope*/ 100|128,4/*612*/, /*->91341*/
/*90729*/         OPC_RecordChild0, // #0 = $y
/*90730*/         OPC_Scope, 115|128,2/*371*/, /*->91104*/ // 2 children in Scope
/*90733*/           OPC_RecordChild1, // #1 = $x
/*90734*/           OPC_MoveParent,
/*90735*/           OPC_MoveChild1,
/*90736*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90739*/           OPC_Scope, 120, /*->90861*/ // 3 children in Scope
/*90741*/             OPC_MoveChild0,
/*90742*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90745*/             OPC_CheckChild0Same, 1,
/*90747*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90758*/             OPC_MoveParent,
/*90759*/             OPC_RecordChild1, // #2 = $z
/*90760*/             OPC_MoveParent,
/*90761*/             OPC_CheckType, MVT::i32,
/*90763*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90765*/             OPC_EmitInteger, MVT::i32, 0, 
/*90768*/             OPC_EmitInteger, MVT::i32, 0, 
/*90771*/             OPC_EmitInteger, MVT::i32, 0, 
/*90774*/             OPC_EmitInteger, MVT::i32, 0, 
/*90777*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90789*/             OPC_EmitInteger, MVT::i32, 0, 
/*90792*/             OPC_EmitInteger, MVT::i32, 0, 
/*90795*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90807*/             OPC_EmitInteger, MVT::i32, 0, 
/*90810*/             OPC_EmitInteger, MVT::i32, 0, 
/*90813*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90825*/             OPC_EmitInteger, MVT::i32, 1, 
/*90828*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90831*/             OPC_EmitInteger, MVT::i32, 0, 
/*90834*/             OPC_EmitInteger, MVT::i32, 0, 
/*90837*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90861*/           /*Scope*/ 120, /*->90982*/
/*90862*/             OPC_RecordChild0, // #2 = $z
/*90863*/             OPC_MoveChild1,
/*90864*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90867*/             OPC_CheckChild0Same, 0,
/*90869*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90880*/             OPC_MoveParent,
/*90881*/             OPC_MoveParent,
/*90882*/             OPC_CheckType, MVT::i32,
/*90884*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90886*/             OPC_EmitInteger, MVT::i32, 0, 
/*90889*/             OPC_EmitInteger, MVT::i32, 0, 
/*90892*/             OPC_EmitInteger, MVT::i32, 0, 
/*90895*/             OPC_EmitInteger, MVT::i32, 0, 
/*90898*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90910*/             OPC_EmitInteger, MVT::i32, 0, 
/*90913*/             OPC_EmitInteger, MVT::i32, 0, 
/*90916*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90928*/             OPC_EmitInteger, MVT::i32, 0, 
/*90931*/             OPC_EmitInteger, MVT::i32, 0, 
/*90934*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90946*/             OPC_EmitInteger, MVT::i32, 1, 
/*90949*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90952*/             OPC_EmitInteger, MVT::i32, 0, 
/*90955*/             OPC_EmitInteger, MVT::i32, 0, 
/*90958*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90982*/           /*Scope*/ 120, /*->91103*/
/*90983*/             OPC_MoveChild0,
/*90984*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90987*/             OPC_CheckChild0Same, 0,
/*90989*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91000*/             OPC_MoveParent,
/*91001*/             OPC_RecordChild1, // #2 = $z
/*91002*/             OPC_MoveParent,
/*91003*/             OPC_CheckType, MVT::i32,
/*91005*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91007*/             OPC_EmitInteger, MVT::i32, 0, 
/*91010*/             OPC_EmitInteger, MVT::i32, 0, 
/*91013*/             OPC_EmitInteger, MVT::i32, 0, 
/*91016*/             OPC_EmitInteger, MVT::i32, 0, 
/*91019*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91031*/             OPC_EmitInteger, MVT::i32, 0, 
/*91034*/             OPC_EmitInteger, MVT::i32, 0, 
/*91037*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91049*/             OPC_EmitInteger, MVT::i32, 0, 
/*91052*/             OPC_EmitInteger, MVT::i32, 0, 
/*91055*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91067*/             OPC_EmitInteger, MVT::i32, 1, 
/*91070*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91073*/             OPC_EmitInteger, MVT::i32, 0, 
/*91076*/             OPC_EmitInteger, MVT::i32, 0, 
/*91079*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91103*/           0, /*End of Scope*/
/*91104*/         /*Scope*/ 106|128,1/*234*/, /*->91340*/
/*91106*/           OPC_MoveChild1,
/*91107*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91110*/           OPC_RecordChild0, // #1 = $x
/*91111*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91122*/           OPC_MoveParent,
/*91123*/           OPC_MoveParent,
/*91124*/           OPC_MoveChild1,
/*91125*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91128*/           OPC_Scope, 104, /*->91234*/ // 2 children in Scope
/*91130*/             OPC_RecordChild0, // #2 = $y
/*91131*/             OPC_CheckChild1Same, 1,
/*91133*/             OPC_MoveParent,
/*91134*/             OPC_CheckType, MVT::i32,
/*91136*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91138*/             OPC_EmitInteger, MVT::i32, 0, 
/*91141*/             OPC_EmitInteger, MVT::i32, 0, 
/*91144*/             OPC_EmitInteger, MVT::i32, 0, 
/*91147*/             OPC_EmitInteger, MVT::i32, 0, 
/*91150*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91162*/             OPC_EmitInteger, MVT::i32, 0, 
/*91165*/             OPC_EmitInteger, MVT::i32, 0, 
/*91168*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91180*/             OPC_EmitInteger, MVT::i32, 0, 
/*91183*/             OPC_EmitInteger, MVT::i32, 0, 
/*91186*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91198*/             OPC_EmitInteger, MVT::i32, 1, 
/*91201*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91204*/             OPC_EmitInteger, MVT::i32, 0, 
/*91207*/             OPC_EmitInteger, MVT::i32, 0, 
/*91210*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91234*/           /*Scope*/ 104, /*->91339*/
/*91235*/             OPC_CheckChild0Same, 1,
/*91237*/             OPC_RecordChild1, // #2 = $y
/*91238*/             OPC_MoveParent,
/*91239*/             OPC_CheckType, MVT::i32,
/*91241*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91243*/             OPC_EmitInteger, MVT::i32, 0, 
/*91246*/             OPC_EmitInteger, MVT::i32, 0, 
/*91249*/             OPC_EmitInteger, MVT::i32, 0, 
/*91252*/             OPC_EmitInteger, MVT::i32, 0, 
/*91255*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91267*/             OPC_EmitInteger, MVT::i32, 0, 
/*91270*/             OPC_EmitInteger, MVT::i32, 0, 
/*91273*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91285*/             OPC_EmitInteger, MVT::i32, 0, 
/*91288*/             OPC_EmitInteger, MVT::i32, 0, 
/*91291*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91303*/             OPC_EmitInteger, MVT::i32, 1, 
/*91306*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91309*/             OPC_EmitInteger, MVT::i32, 0, 
/*91312*/             OPC_EmitInteger, MVT::i32, 0, 
/*91315*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91339*/           0, /*End of Scope*/
/*91340*/         0, /*End of Scope*/
/*91341*/       /*Scope*/ 107|128,1/*235*/, /*->91578*/
/*91343*/         OPC_MoveChild0,
/*91344*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91347*/         OPC_RecordChild0, // #0 = $x
/*91348*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91359*/         OPC_MoveParent,
/*91360*/         OPC_RecordChild1, // #1 = $z
/*91361*/         OPC_MoveParent,
/*91362*/         OPC_MoveChild1,
/*91363*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91366*/         OPC_Scope, 104, /*->91472*/ // 2 children in Scope
/*91368*/           OPC_RecordChild0, // #2 = $y
/*91369*/           OPC_CheckChild1Same, 0,
/*91371*/           OPC_MoveParent,
/*91372*/           OPC_CheckType, MVT::i32,
/*91374*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91376*/           OPC_EmitInteger, MVT::i32, 0, 
/*91379*/           OPC_EmitInteger, MVT::i32, 0, 
/*91382*/           OPC_EmitInteger, MVT::i32, 0, 
/*91385*/           OPC_EmitInteger, MVT::i32, 0, 
/*91388*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91400*/           OPC_EmitInteger, MVT::i32, 0, 
/*91403*/           OPC_EmitInteger, MVT::i32, 0, 
/*91406*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91418*/           OPC_EmitInteger, MVT::i32, 0, 
/*91421*/           OPC_EmitInteger, MVT::i32, 0, 
/*91424*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91436*/           OPC_EmitInteger, MVT::i32, 1, 
/*91439*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91442*/           OPC_EmitInteger, MVT::i32, 0, 
/*91445*/           OPC_EmitInteger, MVT::i32, 0, 
/*91448*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91472*/         /*Scope*/ 104, /*->91577*/
/*91473*/           OPC_CheckChild0Same, 0,
/*91475*/           OPC_RecordChild1, // #2 = $y
/*91476*/           OPC_MoveParent,
/*91477*/           OPC_CheckType, MVT::i32,
/*91479*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91481*/           OPC_EmitInteger, MVT::i32, 0, 
/*91484*/           OPC_EmitInteger, MVT::i32, 0, 
/*91487*/           OPC_EmitInteger, MVT::i32, 0, 
/*91490*/           OPC_EmitInteger, MVT::i32, 0, 
/*91493*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91505*/           OPC_EmitInteger, MVT::i32, 0, 
/*91508*/           OPC_EmitInteger, MVT::i32, 0, 
/*91511*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91523*/           OPC_EmitInteger, MVT::i32, 0, 
/*91526*/           OPC_EmitInteger, MVT::i32, 0, 
/*91529*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91541*/           OPC_EmitInteger, MVT::i32, 1, 
/*91544*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91547*/           OPC_EmitInteger, MVT::i32, 0, 
/*91550*/           OPC_EmitInteger, MVT::i32, 0, 
/*91553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91577*/         0, /*End of Scope*/
/*91578*/       /*Scope*/ 79|128,4/*591*/, /*->92171*/
/*91580*/         OPC_RecordChild0, // #0 = $x
/*91581*/         OPC_Scope, 85|128,3/*469*/, /*->92053*/ // 2 children in Scope
/*91584*/           OPC_RecordChild1, // #1 = $z
/*91585*/           OPC_MoveParent,
/*91586*/           OPC_MoveChild1,
/*91587*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91590*/           OPC_Scope, 9|128,2/*265*/, /*->91858*/ // 4 children in Scope
/*91593*/             OPC_RecordChild0, // #2 = $y
/*91594*/             OPC_MoveChild1,
/*91595*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91598*/             OPC_Scope, 100|128,1/*228*/, /*->91829*/ // 2 children in Scope
/*91601*/               OPC_CheckChild0Same, 0,
/*91603*/               OPC_CheckChild1Same, 1,
/*91605*/               OPC_MoveParent,
/*91606*/               OPC_MoveParent,
/*91607*/               OPC_CheckType, MVT::i32,
/*91609*/               OPC_Scope, 68|128,1/*196*/, /*->91808*/ // 2 children in Scope
/*91612*/                 OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91614*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91617*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91620*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91623*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91626*/                 OPC_EmitInteger, MVT::i32, 1, 
/*91629*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91632*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91635*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91638*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91641*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91644*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91647*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91659*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91662*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91665*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91668*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91680*/                 OPC_EmitInteger, MVT::i32, 1, 
/*91683*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91686*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91689*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91692*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*91718*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91721*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91724*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91736*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91739*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91742*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91754*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91757*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91760*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91772*/                 OPC_EmitInteger, MVT::i32, 1, 
/*91775*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91778*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91781*/                 OPC_EmitInteger, MVT::i32, 0, 
/*91784*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91808*/               /*Scope*/ 19, /*->91828*/
/*91809*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91811*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*91819*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91828*/               0, /*End of Scope*/
/*91829*/             /*Scope*/ 27, /*->91857*/
/*91830*/               OPC_CheckChild0Same, 1,
/*91832*/               OPC_CheckChild1Same, 0,
/*91834*/               OPC_MoveParent,
/*91835*/               OPC_MoveParent,
/*91836*/               OPC_CheckType, MVT::i32,
/*91838*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91840*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*91848*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91857*/             0, /*End of Scope*/
/*91858*/           /*Scope*/ 64, /*->91923*/
/*91859*/             OPC_MoveChild0,
/*91860*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91863*/             OPC_Scope, 28, /*->91893*/ // 2 children in Scope
/*91865*/               OPC_CheckChild0Same, 0,
/*91867*/               OPC_CheckChild1Same, 1,
/*91869*/               OPC_MoveParent,
/*91870*/               OPC_RecordChild1, // #2 = $y
/*91871*/               OPC_MoveParent,
/*91872*/               OPC_CheckType, MVT::i32,
/*91874*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91876*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*91884*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91893*/             /*Scope*/ 28, /*->91922*/
/*91894*/               OPC_CheckChild0Same, 1,
/*91896*/               OPC_CheckChild1Same, 0,
/*91898*/               OPC_MoveParent,
/*91899*/               OPC_RecordChild1, // #2 = $y
/*91900*/               OPC_MoveParent,
/*91901*/               OPC_CheckType, MVT::i32,
/*91903*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91905*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*91913*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91922*/             0, /*End of Scope*/
/*91923*/           /*Scope*/ 63, /*->91987*/
/*91924*/             OPC_RecordChild0, // #2 = $y
/*91925*/             OPC_MoveChild1,
/*91926*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91929*/             OPC_Scope, 27, /*->91958*/ // 2 children in Scope
/*91931*/               OPC_CheckChild0Same, 1,
/*91933*/               OPC_CheckChild1Same, 0,
/*91935*/               OPC_MoveParent,
/*91936*/               OPC_MoveParent,
/*91937*/               OPC_CheckType, MVT::i32,
/*91939*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91941*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*91949*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91958*/             /*Scope*/ 27, /*->91986*/
/*91959*/               OPC_CheckChild0Same, 0,
/*91961*/               OPC_CheckChild1Same, 1,
/*91963*/               OPC_MoveParent,
/*91964*/               OPC_MoveParent,
/*91965*/               OPC_CheckType, MVT::i32,
/*91967*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91969*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*91977*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91986*/             0, /*End of Scope*/
/*91987*/           /*Scope*/ 64, /*->92052*/
/*91988*/             OPC_MoveChild0,
/*91989*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91992*/             OPC_Scope, 28, /*->92022*/ // 2 children in Scope
/*91994*/               OPC_CheckChild0Same, 1,
/*91996*/               OPC_CheckChild1Same, 0,
/*91998*/               OPC_MoveParent,
/*91999*/               OPC_RecordChild1, // #2 = $y
/*92000*/               OPC_MoveParent,
/*92001*/               OPC_CheckType, MVT::i32,
/*92003*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92005*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92013*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92022*/             /*Scope*/ 28, /*->92051*/
/*92023*/               OPC_CheckChild0Same, 0,
/*92025*/               OPC_CheckChild1Same, 1,
/*92027*/               OPC_MoveParent,
/*92028*/               OPC_RecordChild1, // #2 = $y
/*92029*/               OPC_MoveParent,
/*92030*/               OPC_CheckType, MVT::i32,
/*92032*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92034*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92042*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92051*/             0, /*End of Scope*/
/*92052*/           0, /*End of Scope*/
/*92053*/         /*Scope*/ 116, /*->92170*/
/*92054*/           OPC_MoveChild1,
/*92055*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92058*/           OPC_RecordChild0, // #1 = $x
/*92059*/           OPC_RecordChild1, // #2 = $z
/*92060*/           OPC_MoveParent,
/*92061*/           OPC_MoveParent,
/*92062*/           OPC_MoveChild1,
/*92063*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92066*/           OPC_Scope, 26, /*->92094*/ // 3 children in Scope
/*92068*/             OPC_CheckChild0Same, 1,
/*92070*/             OPC_CheckChild1Same, 2,
/*92072*/             OPC_MoveParent,
/*92073*/             OPC_CheckType, MVT::i32,
/*92075*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92077*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*92085*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92094*/           /*Scope*/ 47, /*->92142*/
/*92095*/             OPC_CheckChild0Same, 2,
/*92097*/             OPC_CheckChild1Same, 1,
/*92099*/             OPC_MoveParent,
/*92100*/             OPC_CheckType, MVT::i32,
/*92102*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92104*/             OPC_Scope, 17, /*->92123*/ // 2 children in Scope
/*92106*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*92114*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92123*/             /*Scope*/ 17, /*->92141*/
/*92124*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*92132*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92141*/             0, /*End of Scope*/
/*92142*/           /*Scope*/ 26, /*->92169*/
/*92143*/             OPC_CheckChild0Same, 1,
/*92145*/             OPC_CheckChild1Same, 2,
/*92147*/             OPC_MoveParent,
/*92148*/             OPC_CheckType, MVT::i32,
/*92150*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92152*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*92160*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92169*/           0, /*End of Scope*/
/*92170*/         0, /*End of Scope*/
/*92171*/       /*Scope*/ 117, /*->92289*/
/*92172*/         OPC_MoveChild0,
/*92173*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92176*/         OPC_RecordChild0, // #0 = $x
/*92177*/         OPC_RecordChild1, // #1 = $z
/*92178*/         OPC_MoveParent,
/*92179*/         OPC_RecordChild1, // #2 = $y
/*92180*/         OPC_MoveParent,
/*92181*/         OPC_MoveChild1,
/*92182*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92185*/         OPC_Scope, 26, /*->92213*/ // 3 children in Scope
/*92187*/           OPC_CheckChild0Same, 0,
/*92189*/           OPC_CheckChild1Same, 1,
/*92191*/           OPC_MoveParent,
/*92192*/           OPC_CheckType, MVT::i32,
/*92194*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92196*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92213*/         /*Scope*/ 47, /*->92261*/
/*92214*/           OPC_CheckChild0Same, 1,
/*92216*/           OPC_CheckChild1Same, 0,
/*92218*/           OPC_MoveParent,
/*92219*/           OPC_CheckType, MVT::i32,
/*92221*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92223*/           OPC_Scope, 17, /*->92242*/ // 2 children in Scope
/*92225*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92233*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92242*/           /*Scope*/ 17, /*->92260*/
/*92243*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92251*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92260*/           0, /*End of Scope*/
/*92261*/         /*Scope*/ 26, /*->92288*/
/*92262*/           OPC_CheckChild0Same, 0,
/*92264*/           OPC_CheckChild1Same, 1,
/*92266*/           OPC_MoveParent,
/*92267*/           OPC_CheckType, MVT::i32,
/*92269*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92271*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92279*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92288*/         0, /*End of Scope*/
/*92289*/       /*Scope*/ 64|128,17/*2240*/, /*->94531*/
/*92291*/         OPC_RecordChild0, // #0 = $x
/*92292*/         OPC_Scope, 76|128,11/*1484*/, /*->93779*/ // 2 children in Scope
/*92295*/           OPC_RecordChild1, // #1 = $z
/*92296*/           OPC_MoveParent,
/*92297*/           OPC_MoveChild1,
/*92298*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92301*/           OPC_Scope, 81|128,1/*209*/, /*->92513*/ // 4 children in Scope
/*92304*/             OPC_RecordChild0, // #2 = $y
/*92305*/             OPC_MoveChild1,
/*92306*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92309*/             OPC_CheckChild0Same, 1,
/*92311*/             OPC_CheckChild1Same, 0,
/*92313*/             OPC_MoveParent,
/*92314*/             OPC_MoveParent,
/*92315*/             OPC_CheckType, MVT::i32,
/*92317*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92319*/             OPC_EmitInteger, MVT::i32, 0, 
/*92322*/             OPC_EmitInteger, MVT::i32, 0, 
/*92325*/             OPC_EmitInteger, MVT::i32, 0, 
/*92328*/             OPC_EmitInteger, MVT::i32, 0, 
/*92331*/             OPC_EmitInteger, MVT::i32, 1, 
/*92334*/             OPC_EmitInteger, MVT::i32, 0, 
/*92337*/             OPC_EmitInteger, MVT::i32, 0, 
/*92340*/             OPC_EmitInteger, MVT::i32, 0, 
/*92343*/             OPC_EmitInteger, MVT::i32, 0, 
/*92346*/             OPC_EmitInteger, MVT::i32, 0, 
/*92349*/             OPC_EmitInteger, MVT::i32, 0, 
/*92352*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92364*/             OPC_EmitInteger, MVT::i32, 0, 
/*92367*/             OPC_EmitInteger, MVT::i32, 0, 
/*92370*/             OPC_EmitInteger, MVT::i32, 0, 
/*92373*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92385*/             OPC_EmitInteger, MVT::i32, 1, 
/*92388*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92391*/             OPC_EmitInteger, MVT::i32, 0, 
/*92394*/             OPC_EmitInteger, MVT::i32, 0, 
/*92397*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92423*/             OPC_EmitInteger, MVT::i32, 0, 
/*92426*/             OPC_EmitInteger, MVT::i32, 0, 
/*92429*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92441*/             OPC_EmitInteger, MVT::i32, 0, 
/*92444*/             OPC_EmitInteger, MVT::i32, 0, 
/*92447*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92459*/             OPC_EmitInteger, MVT::i32, 0, 
/*92462*/             OPC_EmitInteger, MVT::i32, 0, 
/*92465*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92477*/             OPC_EmitInteger, MVT::i32, 1, 
/*92480*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92483*/             OPC_EmitInteger, MVT::i32, 0, 
/*92486*/             OPC_EmitInteger, MVT::i32, 0, 
/*92489*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92513*/           /*Scope*/ 36|128,3/*420*/, /*->92935*/
/*92515*/             OPC_MoveChild0,
/*92516*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92519*/             OPC_Scope, 77|128,1/*205*/, /*->92727*/ // 2 children in Scope
/*92522*/               OPC_CheckChild0Same, 0,
/*92524*/               OPC_CheckChild1Same, 1,
/*92526*/               OPC_MoveParent,
/*92527*/               OPC_RecordChild1, // #2 = $y
/*92528*/               OPC_MoveParent,
/*92529*/               OPC_CheckType, MVT::i32,
/*92531*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92533*/               OPC_EmitInteger, MVT::i32, 0, 
/*92536*/               OPC_EmitInteger, MVT::i32, 0, 
/*92539*/               OPC_EmitInteger, MVT::i32, 0, 
/*92542*/               OPC_EmitInteger, MVT::i32, 0, 
/*92545*/               OPC_EmitInteger, MVT::i32, 1, 
/*92548*/               OPC_EmitInteger, MVT::i32, 0, 
/*92551*/               OPC_EmitInteger, MVT::i32, 0, 
/*92554*/               OPC_EmitInteger, MVT::i32, 0, 
/*92557*/               OPC_EmitInteger, MVT::i32, 0, 
/*92560*/               OPC_EmitInteger, MVT::i32, 0, 
/*92563*/               OPC_EmitInteger, MVT::i32, 0, 
/*92566*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92578*/               OPC_EmitInteger, MVT::i32, 0, 
/*92581*/               OPC_EmitInteger, MVT::i32, 0, 
/*92584*/               OPC_EmitInteger, MVT::i32, 0, 
/*92587*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92599*/               OPC_EmitInteger, MVT::i32, 1, 
/*92602*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92605*/               OPC_EmitInteger, MVT::i32, 0, 
/*92608*/               OPC_EmitInteger, MVT::i32, 0, 
/*92611*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92637*/               OPC_EmitInteger, MVT::i32, 0, 
/*92640*/               OPC_EmitInteger, MVT::i32, 0, 
/*92643*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92655*/               OPC_EmitInteger, MVT::i32, 0, 
/*92658*/               OPC_EmitInteger, MVT::i32, 0, 
/*92661*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92673*/               OPC_EmitInteger, MVT::i32, 0, 
/*92676*/               OPC_EmitInteger, MVT::i32, 0, 
/*92679*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92691*/               OPC_EmitInteger, MVT::i32, 1, 
/*92694*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92697*/               OPC_EmitInteger, MVT::i32, 0, 
/*92700*/               OPC_EmitInteger, MVT::i32, 0, 
/*92703*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92727*/             /*Scope*/ 77|128,1/*205*/, /*->92934*/
/*92729*/               OPC_CheckChild0Same, 1,
/*92731*/               OPC_CheckChild1Same, 0,
/*92733*/               OPC_MoveParent,
/*92734*/               OPC_RecordChild1, // #2 = $y
/*92735*/               OPC_MoveParent,
/*92736*/               OPC_CheckType, MVT::i32,
/*92738*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92740*/               OPC_EmitInteger, MVT::i32, 0, 
/*92743*/               OPC_EmitInteger, MVT::i32, 0, 
/*92746*/               OPC_EmitInteger, MVT::i32, 0, 
/*92749*/               OPC_EmitInteger, MVT::i32, 0, 
/*92752*/               OPC_EmitInteger, MVT::i32, 1, 
/*92755*/               OPC_EmitInteger, MVT::i32, 0, 
/*92758*/               OPC_EmitInteger, MVT::i32, 0, 
/*92761*/               OPC_EmitInteger, MVT::i32, 0, 
/*92764*/               OPC_EmitInteger, MVT::i32, 0, 
/*92767*/               OPC_EmitInteger, MVT::i32, 0, 
/*92770*/               OPC_EmitInteger, MVT::i32, 0, 
/*92773*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92785*/               OPC_EmitInteger, MVT::i32, 0, 
/*92788*/               OPC_EmitInteger, MVT::i32, 0, 
/*92791*/               OPC_EmitInteger, MVT::i32, 0, 
/*92794*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92806*/               OPC_EmitInteger, MVT::i32, 1, 
/*92809*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92812*/               OPC_EmitInteger, MVT::i32, 0, 
/*92815*/               OPC_EmitInteger, MVT::i32, 0, 
/*92818*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92844*/               OPC_EmitInteger, MVT::i32, 0, 
/*92847*/               OPC_EmitInteger, MVT::i32, 0, 
/*92850*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92862*/               OPC_EmitInteger, MVT::i32, 0, 
/*92865*/               OPC_EmitInteger, MVT::i32, 0, 
/*92868*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92880*/               OPC_EmitInteger, MVT::i32, 0, 
/*92883*/               OPC_EmitInteger, MVT::i32, 0, 
/*92886*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92898*/               OPC_EmitInteger, MVT::i32, 1, 
/*92901*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92904*/               OPC_EmitInteger, MVT::i32, 0, 
/*92907*/               OPC_EmitInteger, MVT::i32, 0, 
/*92910*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92934*/             0, /*End of Scope*/
/*92935*/           /*Scope*/ 35|128,3/*419*/, /*->93356*/
/*92937*/             OPC_RecordChild0, // #2 = $y
/*92938*/             OPC_MoveChild1,
/*92939*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92942*/             OPC_Scope, 76|128,1/*204*/, /*->93149*/ // 2 children in Scope
/*92945*/               OPC_CheckChild0Same, 1,
/*92947*/               OPC_CheckChild1Same, 0,
/*92949*/               OPC_MoveParent,
/*92950*/               OPC_MoveParent,
/*92951*/               OPC_CheckType, MVT::i32,
/*92953*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92955*/               OPC_EmitInteger, MVT::i32, 0, 
/*92958*/               OPC_EmitInteger, MVT::i32, 0, 
/*92961*/               OPC_EmitInteger, MVT::i32, 0, 
/*92964*/               OPC_EmitInteger, MVT::i32, 0, 
/*92967*/               OPC_EmitInteger, MVT::i32, 1, 
/*92970*/               OPC_EmitInteger, MVT::i32, 0, 
/*92973*/               OPC_EmitInteger, MVT::i32, 0, 
/*92976*/               OPC_EmitInteger, MVT::i32, 0, 
/*92979*/               OPC_EmitInteger, MVT::i32, 0, 
/*92982*/               OPC_EmitInteger, MVT::i32, 0, 
/*92985*/               OPC_EmitInteger, MVT::i32, 0, 
/*92988*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93000*/               OPC_EmitInteger, MVT::i32, 0, 
/*93003*/               OPC_EmitInteger, MVT::i32, 0, 
/*93006*/               OPC_EmitInteger, MVT::i32, 0, 
/*93009*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93021*/               OPC_EmitInteger, MVT::i32, 1, 
/*93024*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93027*/               OPC_EmitInteger, MVT::i32, 0, 
/*93030*/               OPC_EmitInteger, MVT::i32, 0, 
/*93033*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93059*/               OPC_EmitInteger, MVT::i32, 0, 
/*93062*/               OPC_EmitInteger, MVT::i32, 0, 
/*93065*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93077*/               OPC_EmitInteger, MVT::i32, 0, 
/*93080*/               OPC_EmitInteger, MVT::i32, 0, 
/*93083*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93095*/               OPC_EmitInteger, MVT::i32, 0, 
/*93098*/               OPC_EmitInteger, MVT::i32, 0, 
/*93101*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93113*/               OPC_EmitInteger, MVT::i32, 1, 
/*93116*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93119*/               OPC_EmitInteger, MVT::i32, 0, 
/*93122*/               OPC_EmitInteger, MVT::i32, 0, 
/*93125*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93149*/             /*Scope*/ 76|128,1/*204*/, /*->93355*/
/*93151*/               OPC_CheckChild0Same, 0,
/*93153*/               OPC_CheckChild1Same, 1,
/*93155*/               OPC_MoveParent,
/*93156*/               OPC_MoveParent,
/*93157*/               OPC_CheckType, MVT::i32,
/*93159*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93161*/               OPC_EmitInteger, MVT::i32, 0, 
/*93164*/               OPC_EmitInteger, MVT::i32, 0, 
/*93167*/               OPC_EmitInteger, MVT::i32, 0, 
/*93170*/               OPC_EmitInteger, MVT::i32, 0, 
/*93173*/               OPC_EmitInteger, MVT::i32, 1, 
/*93176*/               OPC_EmitInteger, MVT::i32, 0, 
/*93179*/               OPC_EmitInteger, MVT::i32, 0, 
/*93182*/               OPC_EmitInteger, MVT::i32, 0, 
/*93185*/               OPC_EmitInteger, MVT::i32, 0, 
/*93188*/               OPC_EmitInteger, MVT::i32, 0, 
/*93191*/               OPC_EmitInteger, MVT::i32, 0, 
/*93194*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93206*/               OPC_EmitInteger, MVT::i32, 0, 
/*93209*/               OPC_EmitInteger, MVT::i32, 0, 
/*93212*/               OPC_EmitInteger, MVT::i32, 0, 
/*93215*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93227*/               OPC_EmitInteger, MVT::i32, 1, 
/*93230*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93233*/               OPC_EmitInteger, MVT::i32, 0, 
/*93236*/               OPC_EmitInteger, MVT::i32, 0, 
/*93239*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93265*/               OPC_EmitInteger, MVT::i32, 0, 
/*93268*/               OPC_EmitInteger, MVT::i32, 0, 
/*93271*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93283*/               OPC_EmitInteger, MVT::i32, 0, 
/*93286*/               OPC_EmitInteger, MVT::i32, 0, 
/*93289*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93301*/               OPC_EmitInteger, MVT::i32, 0, 
/*93304*/               OPC_EmitInteger, MVT::i32, 0, 
/*93307*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93319*/               OPC_EmitInteger, MVT::i32, 1, 
/*93322*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93325*/               OPC_EmitInteger, MVT::i32, 0, 
/*93328*/               OPC_EmitInteger, MVT::i32, 0, 
/*93331*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93355*/             0, /*End of Scope*/
/*93356*/           /*Scope*/ 36|128,3/*420*/, /*->93778*/
/*93358*/             OPC_MoveChild0,
/*93359*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*93362*/             OPC_Scope, 77|128,1/*205*/, /*->93570*/ // 2 children in Scope
/*93365*/               OPC_CheckChild0Same, 1,
/*93367*/               OPC_CheckChild1Same, 0,
/*93369*/               OPC_MoveParent,
/*93370*/               OPC_RecordChild1, // #2 = $y
/*93371*/               OPC_MoveParent,
/*93372*/               OPC_CheckType, MVT::i32,
/*93374*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93376*/               OPC_EmitInteger, MVT::i32, 0, 
/*93379*/               OPC_EmitInteger, MVT::i32, 0, 
/*93382*/               OPC_EmitInteger, MVT::i32, 0, 
/*93385*/               OPC_EmitInteger, MVT::i32, 0, 
/*93388*/               OPC_EmitInteger, MVT::i32, 1, 
/*93391*/               OPC_EmitInteger, MVT::i32, 0, 
/*93394*/               OPC_EmitInteger, MVT::i32, 0, 
/*93397*/               OPC_EmitInteger, MVT::i32, 0, 
/*93400*/               OPC_EmitInteger, MVT::i32, 0, 
/*93403*/               OPC_EmitInteger, MVT::i32, 0, 
/*93406*/               OPC_EmitInteger, MVT::i32, 0, 
/*93409*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93421*/               OPC_EmitInteger, MVT::i32, 0, 
/*93424*/               OPC_EmitInteger, MVT::i32, 0, 
/*93427*/               OPC_EmitInteger, MVT::i32, 0, 
/*93430*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93442*/               OPC_EmitInteger, MVT::i32, 1, 
/*93445*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93448*/               OPC_EmitInteger, MVT::i32, 0, 
/*93451*/               OPC_EmitInteger, MVT::i32, 0, 
/*93454*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93480*/               OPC_EmitInteger, MVT::i32, 0, 
/*93483*/               OPC_EmitInteger, MVT::i32, 0, 
/*93486*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93498*/               OPC_EmitInteger, MVT::i32, 0, 
/*93501*/               OPC_EmitInteger, MVT::i32, 0, 
/*93504*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93516*/               OPC_EmitInteger, MVT::i32, 0, 
/*93519*/               OPC_EmitInteger, MVT::i32, 0, 
/*93522*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93534*/               OPC_EmitInteger, MVT::i32, 1, 
/*93537*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93540*/               OPC_EmitInteger, MVT::i32, 0, 
/*93543*/               OPC_EmitInteger, MVT::i32, 0, 
/*93546*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93570*/             /*Scope*/ 77|128,1/*205*/, /*->93777*/
/*93572*/               OPC_CheckChild0Same, 0,
/*93574*/               OPC_CheckChild1Same, 1,
/*93576*/               OPC_MoveParent,
/*93577*/               OPC_RecordChild1, // #2 = $y
/*93578*/               OPC_MoveParent,
/*93579*/               OPC_CheckType, MVT::i32,
/*93581*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93583*/               OPC_EmitInteger, MVT::i32, 0, 
/*93586*/               OPC_EmitInteger, MVT::i32, 0, 
/*93589*/               OPC_EmitInteger, MVT::i32, 0, 
/*93592*/               OPC_EmitInteger, MVT::i32, 0, 
/*93595*/               OPC_EmitInteger, MVT::i32, 1, 
/*93598*/               OPC_EmitInteger, MVT::i32, 0, 
/*93601*/               OPC_EmitInteger, MVT::i32, 0, 
/*93604*/               OPC_EmitInteger, MVT::i32, 0, 
/*93607*/               OPC_EmitInteger, MVT::i32, 0, 
/*93610*/               OPC_EmitInteger, MVT::i32, 0, 
/*93613*/               OPC_EmitInteger, MVT::i32, 0, 
/*93616*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93628*/               OPC_EmitInteger, MVT::i32, 0, 
/*93631*/               OPC_EmitInteger, MVT::i32, 0, 
/*93634*/               OPC_EmitInteger, MVT::i32, 0, 
/*93637*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93649*/               OPC_EmitInteger, MVT::i32, 1, 
/*93652*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93655*/               OPC_EmitInteger, MVT::i32, 0, 
/*93658*/               OPC_EmitInteger, MVT::i32, 0, 
/*93661*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93687*/               OPC_EmitInteger, MVT::i32, 0, 
/*93690*/               OPC_EmitInteger, MVT::i32, 0, 
/*93693*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93705*/               OPC_EmitInteger, MVT::i32, 0, 
/*93708*/               OPC_EmitInteger, MVT::i32, 0, 
/*93711*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93723*/               OPC_EmitInteger, MVT::i32, 0, 
/*93726*/               OPC_EmitInteger, MVT::i32, 0, 
/*93729*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93741*/               OPC_EmitInteger, MVT::i32, 1, 
/*93744*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93747*/               OPC_EmitInteger, MVT::i32, 0, 
/*93750*/               OPC_EmitInteger, MVT::i32, 0, 
/*93753*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93777*/             0, /*End of Scope*/
/*93778*/           0, /*End of Scope*/
/*93779*/         /*Scope*/ 109|128,5/*749*/, /*->94530*/
/*93781*/           OPC_MoveChild1,
/*93782*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*93785*/           OPC_RecordChild0, // #1 = $x
/*93786*/           OPC_RecordChild1, // #2 = $z
/*93787*/           OPC_MoveParent,
/*93788*/           OPC_MoveParent,
/*93789*/           OPC_MoveChild1,
/*93790*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*93793*/           OPC_Scope, 75|128,1/*203*/, /*->93999*/ // 3 children in Scope
/*93796*/             OPC_CheckChild0Same, 1,
/*93798*/             OPC_CheckChild1Same, 2,
/*93800*/             OPC_MoveParent,
/*93801*/             OPC_CheckType, MVT::i32,
/*93803*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93805*/             OPC_EmitInteger, MVT::i32, 0, 
/*93808*/             OPC_EmitInteger, MVT::i32, 0, 
/*93811*/             OPC_EmitInteger, MVT::i32, 0, 
/*93814*/             OPC_EmitInteger, MVT::i32, 0, 
/*93817*/             OPC_EmitInteger, MVT::i32, 1, 
/*93820*/             OPC_EmitInteger, MVT::i32, 0, 
/*93823*/             OPC_EmitInteger, MVT::i32, 0, 
/*93826*/             OPC_EmitInteger, MVT::i32, 0, 
/*93829*/             OPC_EmitInteger, MVT::i32, 0, 
/*93832*/             OPC_EmitInteger, MVT::i32, 0, 
/*93835*/             OPC_EmitInteger, MVT::i32, 0, 
/*93838*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93850*/             OPC_EmitInteger, MVT::i32, 0, 
/*93853*/             OPC_EmitInteger, MVT::i32, 0, 
/*93856*/             OPC_EmitInteger, MVT::i32, 0, 
/*93859*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93871*/             OPC_EmitInteger, MVT::i32, 1, 
/*93874*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93877*/             OPC_EmitInteger, MVT::i32, 0, 
/*93880*/             OPC_EmitInteger, MVT::i32, 0, 
/*93883*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93909*/             OPC_EmitInteger, MVT::i32, 0, 
/*93912*/             OPC_EmitInteger, MVT::i32, 0, 
/*93915*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93927*/             OPC_EmitInteger, MVT::i32, 0, 
/*93930*/             OPC_EmitInteger, MVT::i32, 0, 
/*93933*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93945*/             OPC_EmitInteger, MVT::i32, 0, 
/*93948*/             OPC_EmitInteger, MVT::i32, 0, 
/*93951*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93963*/             OPC_EmitInteger, MVT::i32, 1, 
/*93966*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93969*/             OPC_EmitInteger, MVT::i32, 0, 
/*93972*/             OPC_EmitInteger, MVT::i32, 0, 
/*93975*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93999*/           /*Scope*/ 67|128,2/*323*/, /*->94324*/
/*94001*/             OPC_CheckChild0Same, 2,
/*94003*/             OPC_CheckChild1Same, 1,
/*94005*/             OPC_MoveParent,
/*94006*/             OPC_CheckType, MVT::i32,
/*94008*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94010*/             OPC_EmitInteger, MVT::i32, 0, 
/*94013*/             OPC_EmitInteger, MVT::i32, 0, 
/*94016*/             OPC_EmitInteger, MVT::i32, 0, 
/*94019*/             OPC_EmitInteger, MVT::i32, 0, 
/*94022*/             OPC_EmitInteger, MVT::i32, 1, 
/*94025*/             OPC_EmitInteger, MVT::i32, 0, 
/*94028*/             OPC_EmitInteger, MVT::i32, 0, 
/*94031*/             OPC_EmitInteger, MVT::i32, 0, 
/*94034*/             OPC_EmitInteger, MVT::i32, 0, 
/*94037*/             OPC_EmitInteger, MVT::i32, 0, 
/*94040*/             OPC_EmitInteger, MVT::i32, 0, 
/*94043*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94055*/             OPC_EmitInteger, MVT::i32, 0, 
/*94058*/             OPC_EmitInteger, MVT::i32, 0, 
/*94061*/             OPC_EmitInteger, MVT::i32, 0, 
/*94064*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94076*/             OPC_EmitInteger, MVT::i32, 1, 
/*94079*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94082*/             OPC_EmitInteger, MVT::i32, 0, 
/*94085*/             OPC_EmitInteger, MVT::i32, 0, 
/*94088*/             OPC_Scope, 116, /*->94206*/ // 2 children in Scope
/*94090*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94116*/               OPC_EmitInteger, MVT::i32, 0, 
/*94119*/               OPC_EmitInteger, MVT::i32, 0, 
/*94122*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94134*/               OPC_EmitInteger, MVT::i32, 0, 
/*94137*/               OPC_EmitInteger, MVT::i32, 0, 
/*94140*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94152*/               OPC_EmitInteger, MVT::i32, 0, 
/*94155*/               OPC_EmitInteger, MVT::i32, 0, 
/*94158*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94170*/               OPC_EmitInteger, MVT::i32, 1, 
/*94173*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94176*/               OPC_EmitInteger, MVT::i32, 0, 
/*94179*/               OPC_EmitInteger, MVT::i32, 0, 
/*94182*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94206*/             /*Scope*/ 116, /*->94323*/
/*94207*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94233*/               OPC_EmitInteger, MVT::i32, 0, 
/*94236*/               OPC_EmitInteger, MVT::i32, 0, 
/*94239*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94251*/               OPC_EmitInteger, MVT::i32, 0, 
/*94254*/               OPC_EmitInteger, MVT::i32, 0, 
/*94257*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94269*/               OPC_EmitInteger, MVT::i32, 0, 
/*94272*/               OPC_EmitInteger, MVT::i32, 0, 
/*94275*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94287*/               OPC_EmitInteger, MVT::i32, 1, 
/*94290*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94293*/               OPC_EmitInteger, MVT::i32, 0, 
/*94296*/               OPC_EmitInteger, MVT::i32, 0, 
/*94299*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94323*/             0, /*End of Scope*/
/*94324*/           /*Scope*/ 75|128,1/*203*/, /*->94529*/
/*94326*/             OPC_CheckChild0Same, 1,
/*94328*/             OPC_CheckChild1Same, 2,
/*94330*/             OPC_MoveParent,
/*94331*/             OPC_CheckType, MVT::i32,
/*94333*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94335*/             OPC_EmitInteger, MVT::i32, 0, 
/*94338*/             OPC_EmitInteger, MVT::i32, 0, 
/*94341*/             OPC_EmitInteger, MVT::i32, 0, 
/*94344*/             OPC_EmitInteger, MVT::i32, 0, 
/*94347*/             OPC_EmitInteger, MVT::i32, 1, 
/*94350*/             OPC_EmitInteger, MVT::i32, 0, 
/*94353*/             OPC_EmitInteger, MVT::i32, 0, 
/*94356*/             OPC_EmitInteger, MVT::i32, 0, 
/*94359*/             OPC_EmitInteger, MVT::i32, 0, 
/*94362*/             OPC_EmitInteger, MVT::i32, 0, 
/*94365*/             OPC_EmitInteger, MVT::i32, 0, 
/*94368*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94380*/             OPC_EmitInteger, MVT::i32, 0, 
/*94383*/             OPC_EmitInteger, MVT::i32, 0, 
/*94386*/             OPC_EmitInteger, MVT::i32, 0, 
/*94389*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94401*/             OPC_EmitInteger, MVT::i32, 1, 
/*94404*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94407*/             OPC_EmitInteger, MVT::i32, 0, 
/*94410*/             OPC_EmitInteger, MVT::i32, 0, 
/*94413*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94439*/             OPC_EmitInteger, MVT::i32, 0, 
/*94442*/             OPC_EmitInteger, MVT::i32, 0, 
/*94445*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94457*/             OPC_EmitInteger, MVT::i32, 0, 
/*94460*/             OPC_EmitInteger, MVT::i32, 0, 
/*94463*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94475*/             OPC_EmitInteger, MVT::i32, 0, 
/*94478*/             OPC_EmitInteger, MVT::i32, 0, 
/*94481*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94493*/             OPC_EmitInteger, MVT::i32, 1, 
/*94496*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94499*/             OPC_EmitInteger, MVT::i32, 0, 
/*94502*/             OPC_EmitInteger, MVT::i32, 0, 
/*94505*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94529*/           0, /*End of Scope*/
/*94530*/         0, /*End of Scope*/
/*94531*/       /*Scope*/ 110|128,5/*750*/, /*->95283*/
/*94533*/         OPC_MoveChild0,
/*94534*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*94537*/         OPC_RecordChild0, // #0 = $x
/*94538*/         OPC_RecordChild1, // #1 = $z
/*94539*/         OPC_MoveParent,
/*94540*/         OPC_RecordChild1, // #2 = $y
/*94541*/         OPC_MoveParent,
/*94542*/         OPC_MoveChild1,
/*94543*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*94546*/         OPC_Scope, 75|128,1/*203*/, /*->94752*/ // 3 children in Scope
/*94549*/           OPC_CheckChild0Same, 0,
/*94551*/           OPC_CheckChild1Same, 1,
/*94553*/           OPC_MoveParent,
/*94554*/           OPC_CheckType, MVT::i32,
/*94556*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94558*/           OPC_EmitInteger, MVT::i32, 0, 
/*94561*/           OPC_EmitInteger, MVT::i32, 0, 
/*94564*/           OPC_EmitInteger, MVT::i32, 0, 
/*94567*/           OPC_EmitInteger, MVT::i32, 0, 
/*94570*/           OPC_EmitInteger, MVT::i32, 1, 
/*94573*/           OPC_EmitInteger, MVT::i32, 0, 
/*94576*/           OPC_EmitInteger, MVT::i32, 0, 
/*94579*/           OPC_EmitInteger, MVT::i32, 0, 
/*94582*/           OPC_EmitInteger, MVT::i32, 0, 
/*94585*/           OPC_EmitInteger, MVT::i32, 0, 
/*94588*/           OPC_EmitInteger, MVT::i32, 0, 
/*94591*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94603*/           OPC_EmitInteger, MVT::i32, 0, 
/*94606*/           OPC_EmitInteger, MVT::i32, 0, 
/*94609*/           OPC_EmitInteger, MVT::i32, 0, 
/*94612*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94624*/           OPC_EmitInteger, MVT::i32, 1, 
/*94627*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94630*/           OPC_EmitInteger, MVT::i32, 0, 
/*94633*/           OPC_EmitInteger, MVT::i32, 0, 
/*94636*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94662*/           OPC_EmitInteger, MVT::i32, 0, 
/*94665*/           OPC_EmitInteger, MVT::i32, 0, 
/*94668*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94680*/           OPC_EmitInteger, MVT::i32, 0, 
/*94683*/           OPC_EmitInteger, MVT::i32, 0, 
/*94686*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94698*/           OPC_EmitInteger, MVT::i32, 0, 
/*94701*/           OPC_EmitInteger, MVT::i32, 0, 
/*94704*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94716*/           OPC_EmitInteger, MVT::i32, 1, 
/*94719*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94722*/           OPC_EmitInteger, MVT::i32, 0, 
/*94725*/           OPC_EmitInteger, MVT::i32, 0, 
/*94728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94752*/         /*Scope*/ 67|128,2/*323*/, /*->95077*/
/*94754*/           OPC_CheckChild0Same, 1,
/*94756*/           OPC_CheckChild1Same, 0,
/*94758*/           OPC_MoveParent,
/*94759*/           OPC_CheckType, MVT::i32,
/*94761*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94763*/           OPC_EmitInteger, MVT::i32, 0, 
/*94766*/           OPC_EmitInteger, MVT::i32, 0, 
/*94769*/           OPC_EmitInteger, MVT::i32, 0, 
/*94772*/           OPC_EmitInteger, MVT::i32, 0, 
/*94775*/           OPC_EmitInteger, MVT::i32, 1, 
/*94778*/           OPC_EmitInteger, MVT::i32, 0, 
/*94781*/           OPC_EmitInteger, MVT::i32, 0, 
/*94784*/           OPC_EmitInteger, MVT::i32, 0, 
/*94787*/           OPC_EmitInteger, MVT::i32, 0, 
/*94790*/           OPC_EmitInteger, MVT::i32, 0, 
/*94793*/           OPC_EmitInteger, MVT::i32, 0, 
/*94796*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94808*/           OPC_EmitInteger, MVT::i32, 0, 
/*94811*/           OPC_EmitInteger, MVT::i32, 0, 
/*94814*/           OPC_EmitInteger, MVT::i32, 0, 
/*94817*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94829*/           OPC_EmitInteger, MVT::i32, 1, 
/*94832*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94835*/           OPC_EmitInteger, MVT::i32, 0, 
/*94838*/           OPC_EmitInteger, MVT::i32, 0, 
/*94841*/           OPC_Scope, 116, /*->94959*/ // 2 children in Scope
/*94843*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94869*/             OPC_EmitInteger, MVT::i32, 0, 
/*94872*/             OPC_EmitInteger, MVT::i32, 0, 
/*94875*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94887*/             OPC_EmitInteger, MVT::i32, 0, 
/*94890*/             OPC_EmitInteger, MVT::i32, 0, 
/*94893*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94905*/             OPC_EmitInteger, MVT::i32, 0, 
/*94908*/             OPC_EmitInteger, MVT::i32, 0, 
/*94911*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94923*/             OPC_EmitInteger, MVT::i32, 1, 
/*94926*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94929*/             OPC_EmitInteger, MVT::i32, 0, 
/*94932*/             OPC_EmitInteger, MVT::i32, 0, 
/*94935*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94959*/           /*Scope*/ 116, /*->95076*/
/*94960*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94986*/             OPC_EmitInteger, MVT::i32, 0, 
/*94989*/             OPC_EmitInteger, MVT::i32, 0, 
/*94992*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95004*/             OPC_EmitInteger, MVT::i32, 0, 
/*95007*/             OPC_EmitInteger, MVT::i32, 0, 
/*95010*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95022*/             OPC_EmitInteger, MVT::i32, 0, 
/*95025*/             OPC_EmitInteger, MVT::i32, 0, 
/*95028*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95040*/             OPC_EmitInteger, MVT::i32, 1, 
/*95043*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95046*/             OPC_EmitInteger, MVT::i32, 0, 
/*95049*/             OPC_EmitInteger, MVT::i32, 0, 
/*95052*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*95076*/           0, /*End of Scope*/
/*95077*/         /*Scope*/ 75|128,1/*203*/, /*->95282*/
/*95079*/           OPC_CheckChild0Same, 0,
/*95081*/           OPC_CheckChild1Same, 1,
/*95083*/           OPC_MoveParent,
/*95084*/           OPC_CheckType, MVT::i32,
/*95086*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95088*/           OPC_EmitInteger, MVT::i32, 0, 
/*95091*/           OPC_EmitInteger, MVT::i32, 0, 
/*95094*/           OPC_EmitInteger, MVT::i32, 0, 
/*95097*/           OPC_EmitInteger, MVT::i32, 0, 
/*95100*/           OPC_EmitInteger, MVT::i32, 1, 
/*95103*/           OPC_EmitInteger, MVT::i32, 0, 
/*95106*/           OPC_EmitInteger, MVT::i32, 0, 
/*95109*/           OPC_EmitInteger, MVT::i32, 0, 
/*95112*/           OPC_EmitInteger, MVT::i32, 0, 
/*95115*/           OPC_EmitInteger, MVT::i32, 0, 
/*95118*/           OPC_EmitInteger, MVT::i32, 0, 
/*95121*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95133*/           OPC_EmitInteger, MVT::i32, 0, 
/*95136*/           OPC_EmitInteger, MVT::i32, 0, 
/*95139*/           OPC_EmitInteger, MVT::i32, 0, 
/*95142*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95154*/           OPC_EmitInteger, MVT::i32, 1, 
/*95157*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95160*/           OPC_EmitInteger, MVT::i32, 0, 
/*95163*/           OPC_EmitInteger, MVT::i32, 0, 
/*95166*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*95192*/           OPC_EmitInteger, MVT::i32, 0, 
/*95195*/           OPC_EmitInteger, MVT::i32, 0, 
/*95198*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95210*/           OPC_EmitInteger, MVT::i32, 0, 
/*95213*/           OPC_EmitInteger, MVT::i32, 0, 
/*95216*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95228*/           OPC_EmitInteger, MVT::i32, 0, 
/*95231*/           OPC_EmitInteger, MVT::i32, 0, 
/*95234*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95246*/           OPC_EmitInteger, MVT::i32, 1, 
/*95249*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95252*/           OPC_EmitInteger, MVT::i32, 0, 
/*95255*/           OPC_EmitInteger, MVT::i32, 0, 
/*95258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*95282*/         0, /*End of Scope*/
/*95283*/       0, /*End of Scope*/
/*95284*/     /*Scope*/ 31|128,1/*159*/, /*->95445*/
/*95286*/       OPC_RecordChild0, // #0 = $src0
/*95287*/       OPC_RecordChild1, // #1 = $src1
/*95288*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->95406
/*95291*/         OPC_Scope, 100, /*->95393*/ // 2 children in Scope
/*95293*/           OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95295*/           OPC_EmitInteger, MVT::i32, 0, 
/*95298*/           OPC_EmitInteger, MVT::i32, 0, 
/*95301*/           OPC_EmitInteger, MVT::i32, 1, 
/*95304*/           OPC_EmitInteger, MVT::i32, 0, 
/*95307*/           OPC_EmitInteger, MVT::i32, 0, 
/*95310*/           OPC_EmitInteger, MVT::i32, 0, 
/*95313*/           OPC_EmitInteger, MVT::i32, 0, 
/*95316*/           OPC_EmitInteger, MVT::i32, 0, 
/*95319*/           OPC_EmitInteger, MVT::i32, 0, 
/*95322*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95334*/           OPC_EmitInteger, MVT::i32, 0, 
/*95337*/           OPC_EmitInteger, MVT::i32, 0, 
/*95340*/           OPC_EmitInteger, MVT::i32, 0, 
/*95343*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95355*/           OPC_EmitInteger, MVT::i32, 1, 
/*95358*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95361*/           OPC_EmitInteger, MVT::i32, 0, 
/*95364*/           OPC_EmitInteger, MVT::i32, 0, 
/*95367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*95393*/         /*Scope*/ 11, /*->95405*/
/*95394*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95396*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*95405*/         0, /*End of Scope*/
/*95406*/       /*SwitchType*/ 10, MVT::i16,// ->95418
/*95408*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95410*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_OR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*95418*/       /*SwitchType*/ 11, MVT::i64,// ->95431
/*95420*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95422*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*95431*/       /*SwitchType*/ 11, MVT::i1,// ->95444
/*95433*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95435*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*95444*/       0, // EndSwitchType
/*95445*/     0, /*End of Scope*/
/*95446*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->95558
/*95449*/     OPC_RecordMemRef,
/*95450*/     OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*95451*/     OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:slc:tfe
/*95452*/     OPC_Scope, 47, /*->95501*/ // 2 children in Scope
/*95454*/       OPC_RecordChild2, // #2 = $vdata
/*95455*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->95478
/*95458*/         OPC_CheckChild2Type, MVT::v2i32,
/*95460*/         OPC_CheckPredicate, 31, // Predicate_atomic_cmp_swap_flat
/*95462*/         OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95464*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*95467*/         OPC_EmitMergeInputChains1_0,
/*95468*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i32:v2i32:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*95478*/       /*SwitchType*/ 20, MVT::i64,// ->95500
/*95480*/         OPC_CheckChild2Type, MVT::v2i64,
/*95482*/         OPC_CheckPredicate, 31, // Predicate_atomic_cmp_swap_flat
/*95484*/         OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95486*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*95489*/         OPC_EmitMergeInputChains1_0,
/*95490*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i64:v2i64:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*95500*/       0, // EndSwitchType
/*95501*/     /*Scope*/ 55, /*->95557*/
/*95502*/       OPC_CheckChild1Type, MVT::i64,
/*95504*/       OPC_RecordChild2, // #2 = $data
/*95505*/       OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->95531
/*95508*/         OPC_CheckChild2Type, MVT::v2i32,
/*95510*/         OPC_CheckPredicate, 30, // Predicate_atomic_cmp_swap_global
/*95512*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95514*/         OPC_EmitMergeInputChains1_0,
/*95515*/         OPC_EmitInteger, MVT::i1, 0, 
/*95518*/         OPC_EmitInteger, MVT::i1, 0, 
/*95521*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 i64:i64:$addr, v2i32:v2i32:$data)<<P:Predicate_atomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1)
/*95531*/       /*SwitchType*/ 23, MVT::i64,// ->95556
/*95533*/         OPC_CheckChild2Type, MVT::v2i64,
/*95535*/         OPC_CheckPredicate, 30, // Predicate_atomic_cmp_swap_global
/*95537*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95539*/         OPC_EmitMergeInputChains1_0,
/*95540*/         OPC_EmitInteger, MVT::i1, 0, 
/*95543*/         OPC_EmitInteger, MVT::i1, 0, 
/*95546*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 i64:i64:$addr, v2i64:v2i64:$data)<<P:Predicate_atomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$addr, ?:v2i64:$data, 0:i1, 0:i1)
/*95556*/       0, // EndSwitchType
/*95557*/     0, /*End of Scope*/
/*95558*/   /*SwitchOpcode*/ 53|128,8/*1077*/, TARGET_VAL(ISD::ADD),// ->96639
/*95562*/     OPC_Scope, 54, /*->95618*/ // 6 children in Scope
/*95564*/       OPC_MoveChild0,
/*95565*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*95568*/       OPC_MoveChild0,
/*95569*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*95572*/       OPC_RecordChild0, // #0 = $src0
/*95573*/       OPC_CheckChild0Type, MVT::i32,
/*95575*/       OPC_RecordChild1, // #1 = $src1
/*95576*/       OPC_MoveChild2,
/*95577*/       OPC_CheckCondCode, ISD::SETUGT,
/*95579*/       OPC_MoveParent,
/*95580*/       OPC_CheckType, MVT::i1,
/*95582*/       OPC_MoveParent,
/*95583*/       OPC_MoveChild1,
/*95584*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*95587*/       OPC_CheckChild0Same, 0,
/*95589*/       OPC_CheckChild1Same, 1,
/*95591*/       OPC_MoveParent,
/*95592*/       OPC_MoveChild2,
/*95593*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*95596*/       OPC_CheckChild0Same, 1,
/*95598*/       OPC_CheckChild1Same, 0,
/*95600*/       OPC_MoveParent,
/*95601*/       OPC_CheckPredicate, 50, // Predicate_select_oneuse
/*95603*/       OPC_MoveParent,
/*95604*/       OPC_RecordChild1, // #2 = $src2
/*95605*/       OPC_CheckType, MVT::i32,
/*95607*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95609*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (add:i32 (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>, i32:i32:$src2) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95618*/     /*Scope*/ 54, /*->95673*/
/*95619*/       OPC_RecordChild0, // #0 = $src2
/*95620*/       OPC_MoveChild1,
/*95621*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*95624*/       OPC_MoveChild0,
/*95625*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*95628*/       OPC_RecordChild0, // #1 = $src0
/*95629*/       OPC_CheckChild0Type, MVT::i32,
/*95631*/       OPC_RecordChild1, // #2 = $src1
/*95632*/       OPC_MoveChild2,
/*95633*/       OPC_CheckCondCode, ISD::SETUGT,
/*95635*/       OPC_MoveParent,
/*95636*/       OPC_CheckType, MVT::i1,
/*95638*/       OPC_MoveParent,
/*95639*/       OPC_MoveChild1,
/*95640*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*95643*/       OPC_CheckChild0Same, 1,
/*95645*/       OPC_CheckChild1Same, 2,
/*95647*/       OPC_MoveParent,
/*95648*/       OPC_MoveChild2,
/*95649*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*95652*/       OPC_CheckChild0Same, 2,
/*95654*/       OPC_CheckChild1Same, 1,
/*95656*/       OPC_MoveParent,
/*95657*/       OPC_CheckPredicate, 50, // Predicate_select_oneuse
/*95659*/       OPC_MoveParent,
/*95660*/       OPC_CheckType, MVT::i32,
/*95662*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95664*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 i32:i32:$src2, (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95673*/     /*Scope*/ 15|128,1/*143*/, /*->95818*/
/*95675*/       OPC_MoveChild0,
/*95676*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::SHL),// ->95719
/*95680*/         OPC_CheckChild0Integer, 1, 
/*95682*/         OPC_RecordChild1, // #0 = $a
/*95683*/         OPC_CheckChild1Type, MVT::i32,
/*95685*/         OPC_MoveParent,
/*95686*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95697*/         OPC_CheckType, MVT::i32,
/*95699*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95701*/         OPC_EmitInteger, MVT::i32, 0, 
/*95704*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*95711*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i16 0:i32))
/*95719*/       /*SwitchOpcode*/ 95, TARGET_VAL(ISD::SUB),// ->95817
/*95722*/         OPC_MoveChild0,
/*95723*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*95726*/         OPC_RecordChild0, // #0 = $src0
/*95727*/         OPC_RecordChild1, // #1 = $src1
/*95728*/         OPC_MoveParent,
/*95729*/         OPC_MoveChild1,
/*95730*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*95733*/         OPC_Scope, 22, /*->95757*/ // 3 children in Scope
/*95735*/           OPC_CheckChild0Same, 0,
/*95737*/           OPC_CheckChild1Same, 1,
/*95739*/           OPC_MoveParent,
/*95740*/           OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*95742*/           OPC_MoveParent,
/*95743*/           OPC_RecordChild1, // #2 = $src2
/*95744*/           OPC_CheckType, MVT::i32,
/*95746*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95748*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95757*/         /*Scope*/ 35, /*->95793*/
/*95758*/           OPC_CheckChild0Same, 1,
/*95760*/           OPC_CheckChild1Same, 0,
/*95762*/           OPC_MoveParent,
/*95763*/           OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*95765*/           OPC_MoveParent,
/*95766*/           OPC_RecordChild1, // #2 = $src2
/*95767*/           OPC_CheckType, MVT::i32,
/*95769*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95771*/           OPC_Scope, 9, /*->95782*/ // 2 children in Scope
/*95773*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95782*/           /*Scope*/ 9, /*->95792*/
/*95783*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95792*/           0, /*End of Scope*/
/*95793*/         /*Scope*/ 22, /*->95816*/
/*95794*/           OPC_CheckChild0Same, 0,
/*95796*/           OPC_CheckChild1Same, 1,
/*95798*/           OPC_MoveParent,
/*95799*/           OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*95801*/           OPC_MoveParent,
/*95802*/           OPC_RecordChild1, // #2 = $src2
/*95803*/           OPC_CheckType, MVT::i32,
/*95805*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95816*/         0, /*End of Scope*/
/*95817*/       0, // EndSwitchOpcode
/*95818*/     /*Scope*/ 97, /*->95916*/
/*95819*/       OPC_RecordChild0, // #0 = $src2
/*95820*/       OPC_MoveChild1,
/*95821*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*95824*/       OPC_MoveChild0,
/*95825*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*95828*/       OPC_RecordChild0, // #1 = $src0
/*95829*/       OPC_RecordChild1, // #2 = $src1
/*95830*/       OPC_MoveParent,
/*95831*/       OPC_MoveChild1,
/*95832*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*95835*/       OPC_Scope, 21, /*->95858*/ // 3 children in Scope
/*95837*/         OPC_CheckChild0Same, 1,
/*95839*/         OPC_CheckChild1Same, 2,
/*95841*/         OPC_MoveParent,
/*95842*/         OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*95844*/         OPC_MoveParent,
/*95845*/         OPC_CheckType, MVT::i32,
/*95847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95849*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                  // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95858*/       /*Scope*/ 34, /*->95893*/
/*95859*/         OPC_CheckChild0Same, 2,
/*95861*/         OPC_CheckChild1Same, 1,
/*95863*/         OPC_MoveParent,
/*95864*/         OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*95866*/         OPC_MoveParent,
/*95867*/         OPC_CheckType, MVT::i32,
/*95869*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95871*/         OPC_Scope, 9, /*->95882*/ // 2 children in Scope
/*95873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95882*/         /*Scope*/ 9, /*->95892*/
/*95883*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95892*/         0, /*End of Scope*/
/*95893*/       /*Scope*/ 21, /*->95915*/
/*95894*/         OPC_CheckChild0Same, 1,
/*95896*/         OPC_CheckChild1Same, 2,
/*95898*/         OPC_MoveParent,
/*95899*/         OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*95901*/         OPC_MoveParent,
/*95902*/         OPC_CheckType, MVT::i32,
/*95904*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95906*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                      MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                  // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95915*/       0, /*End of Scope*/
/*95916*/     /*Scope*/ 42|128,2/*298*/, /*->96216*/
/*95918*/       OPC_MoveChild0,
/*95919*/       OPC_SwitchOpcode /*4 cases */, 119, TARGET_VAL(AMDGPUISD::MUL_U24),// ->96042
/*95923*/         OPC_RecordChild0, // #0 = $src0
/*95924*/         OPC_RecordChild1, // #1 = $src1
/*95925*/         OPC_MoveParent,
/*95926*/         OPC_RecordChild1, // #2 = $src2
/*95927*/         OPC_CheckType, MVT::i32,
/*95929*/         OPC_Scope, 98, /*->96029*/ // 2 children in Scope
/*95931*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95933*/           OPC_EmitInteger, MVT::i32, 0, 
/*95936*/           OPC_EmitInteger, MVT::i32, 0, 
/*95939*/           OPC_EmitInteger, MVT::i32, 0, 
/*95942*/           OPC_EmitInteger, MVT::i32, 0, 
/*95945*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95957*/           OPC_EmitInteger, MVT::i32, 0, 
/*95960*/           OPC_EmitInteger, MVT::i32, 0, 
/*95963*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95975*/           OPC_EmitInteger, MVT::i32, 0, 
/*95978*/           OPC_EmitInteger, MVT::i32, 0, 
/*95981*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95993*/           OPC_EmitInteger, MVT::i32, 1, 
/*95996*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95999*/           OPC_EmitInteger, MVT::i32, 0, 
/*96002*/           OPC_EmitInteger, MVT::i32, 0, 
/*96005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96029*/         /*Scope*/ 11, /*->96041*/
/*96030*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96041*/         0, /*End of Scope*/
/*96042*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_I24),// ->96164
/*96045*/         OPC_RecordChild0, // #0 = $src0
/*96046*/         OPC_RecordChild1, // #1 = $src1
/*96047*/         OPC_MoveParent,
/*96048*/         OPC_RecordChild1, // #2 = $src2
/*96049*/         OPC_CheckType, MVT::i32,
/*96051*/         OPC_Scope, 98, /*->96151*/ // 2 children in Scope
/*96053*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*96055*/           OPC_EmitInteger, MVT::i32, 0, 
/*96058*/           OPC_EmitInteger, MVT::i32, 0, 
/*96061*/           OPC_EmitInteger, MVT::i32, 0, 
/*96064*/           OPC_EmitInteger, MVT::i32, 0, 
/*96067*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96079*/           OPC_EmitInteger, MVT::i32, 0, 
/*96082*/           OPC_EmitInteger, MVT::i32, 0, 
/*96085*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96097*/           OPC_EmitInteger, MVT::i32, 0, 
/*96100*/           OPC_EmitInteger, MVT::i32, 0, 
/*96103*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96115*/           OPC_EmitInteger, MVT::i32, 1, 
/*96118*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96121*/           OPC_EmitInteger, MVT::i32, 0, 
/*96124*/           OPC_EmitInteger, MVT::i32, 0, 
/*96127*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96151*/         /*Scope*/ 11, /*->96163*/
/*96152*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96163*/         0, /*End of Scope*/
/*96164*/       /*SwitchOpcode*/ 30, TARGET_VAL(ISD::MUL),// ->96197
/*96167*/         OPC_RecordChild0, // #0 = $src0
/*96168*/         OPC_RecordChild1, // #1 = $src1
/*96169*/         OPC_MoveParent,
/*96170*/         OPC_RecordChild1, // #2 = $src2
/*96171*/         OPC_CheckType, MVT::i16,
/*96173*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96175*/         OPC_Scope, 9, /*->96186*/ // 2 children in Scope
/*96177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*96186*/         /*Scope*/ 9, /*->96196*/
/*96187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*96196*/         0, /*End of Scope*/
/*96197*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->96215
/*96200*/         OPC_RecordChild0, // #0 = $popcnt
/*96201*/         OPC_MoveParent,
/*96202*/         OPC_RecordChild1, // #1 = $val
/*96203*/         OPC_CheckType, MVT::i32,
/*96205*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96207*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*96215*/       0, // EndSwitchOpcode
/*96216*/     /*Scope*/ 36|128,3/*420*/, /*->96638*/
/*96218*/       OPC_RecordChild0, // #0 = $src2
/*96219*/       OPC_Scope, 25|128,2/*281*/, /*->96503*/ // 2 children in Scope
/*96222*/         OPC_MoveChild1,
/*96223*/         OPC_SwitchOpcode /*4 cases */, 16, TARGET_VAL(ISD::MUL),// ->96243
/*96227*/           OPC_RecordChild0, // #1 = $src0
/*96228*/           OPC_RecordChild1, // #2 = $src1
/*96229*/           OPC_MoveParent,
/*96230*/           OPC_CheckType, MVT::i16,
/*96232*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96234*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*96243*/         /*SwitchOpcode*/ 14, TARGET_VAL(ISD::CTPOP),// ->96260
/*96246*/           OPC_RecordChild0, // #1 = $popcnt
/*96247*/           OPC_MoveParent,
/*96248*/           OPC_CheckType, MVT::i32,
/*96250*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*96260*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_I24),// ->96381
/*96263*/           OPC_RecordChild0, // #1 = $src0
/*96264*/           OPC_RecordChild1, // #2 = $src1
/*96265*/           OPC_MoveParent,
/*96266*/           OPC_CheckType, MVT::i32,
/*96268*/           OPC_Scope, 11, /*->96281*/ // 2 children in Scope
/*96270*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96272*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96281*/           /*Scope*/ 98, /*->96380*/
/*96282*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*96284*/             OPC_EmitInteger, MVT::i32, 0, 
/*96287*/             OPC_EmitInteger, MVT::i32, 0, 
/*96290*/             OPC_EmitInteger, MVT::i32, 0, 
/*96293*/             OPC_EmitInteger, MVT::i32, 0, 
/*96296*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96308*/             OPC_EmitInteger, MVT::i32, 0, 
/*96311*/             OPC_EmitInteger, MVT::i32, 0, 
/*96314*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96326*/             OPC_EmitInteger, MVT::i32, 0, 
/*96329*/             OPC_EmitInteger, MVT::i32, 0, 
/*96332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96344*/             OPC_EmitInteger, MVT::i32, 1, 
/*96347*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96350*/             OPC_EmitInteger, MVT::i32, 0, 
/*96353*/             OPC_EmitInteger, MVT::i32, 0, 
/*96356*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96380*/           0, /*End of Scope*/
/*96381*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_U24),// ->96502
/*96384*/           OPC_RecordChild0, // #1 = $src0
/*96385*/           OPC_RecordChild1, // #2 = $src1
/*96386*/           OPC_MoveParent,
/*96387*/           OPC_CheckType, MVT::i32,
/*96389*/           OPC_Scope, 11, /*->96402*/ // 2 children in Scope
/*96391*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96393*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96402*/           /*Scope*/ 98, /*->96501*/
/*96403*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*96405*/             OPC_EmitInteger, MVT::i32, 0, 
/*96408*/             OPC_EmitInteger, MVT::i32, 0, 
/*96411*/             OPC_EmitInteger, MVT::i32, 0, 
/*96414*/             OPC_EmitInteger, MVT::i32, 0, 
/*96417*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96429*/             OPC_EmitInteger, MVT::i32, 0, 
/*96432*/             OPC_EmitInteger, MVT::i32, 0, 
/*96435*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96447*/             OPC_EmitInteger, MVT::i32, 0, 
/*96450*/             OPC_EmitInteger, MVT::i32, 0, 
/*96453*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96465*/             OPC_EmitInteger, MVT::i32, 1, 
/*96468*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96471*/             OPC_EmitInteger, MVT::i32, 0, 
/*96474*/             OPC_EmitInteger, MVT::i32, 0, 
/*96477*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96501*/           0, /*End of Scope*/
/*96502*/         0, // EndSwitchOpcode
/*96503*/       /*Scope*/ 4|128,1/*132*/, /*->96637*/
/*96505*/         OPC_RecordChild1, // #1 = $src1
/*96506*/         OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->96624
/*96509*/           OPC_Scope, 100, /*->96611*/ // 2 children in Scope
/*96511*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96513*/             OPC_EmitInteger, MVT::i32, 0, 
/*96516*/             OPC_EmitInteger, MVT::i32, 0, 
/*96519*/             OPC_EmitInteger, MVT::i32, 1, 
/*96522*/             OPC_EmitInteger, MVT::i32, 0, 
/*96525*/             OPC_EmitInteger, MVT::i32, 0, 
/*96528*/             OPC_EmitInteger, MVT::i32, 0, 
/*96531*/             OPC_EmitInteger, MVT::i32, 0, 
/*96534*/             OPC_EmitInteger, MVT::i32, 0, 
/*96537*/             OPC_EmitInteger, MVT::i32, 0, 
/*96540*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96552*/             OPC_EmitInteger, MVT::i32, 0, 
/*96555*/             OPC_EmitInteger, MVT::i32, 0, 
/*96558*/             OPC_EmitInteger, MVT::i32, 0, 
/*96561*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96573*/             OPC_EmitInteger, MVT::i32, 1, 
/*96576*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96579*/             OPC_EmitInteger, MVT::i32, 0, 
/*96582*/             OPC_EmitInteger, MVT::i32, 0, 
/*96585*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96611*/           /*Scope*/ 11, /*->96623*/
/*96612*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96614*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*96623*/           0, /*End of Scope*/
/*96624*/         /*SwitchType*/ 10, MVT::i16,// ->96636
/*96626*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96628*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*96636*/         0, // EndSwitchType
/*96637*/       0, /*End of Scope*/
/*96638*/     0, /*End of Scope*/
/*96639*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->96669
/*96642*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*96643*/     OPC_RecordChild1, // #1 = $addr
/*96644*/     OPC_RecordChild2, // #2 = $chan
/*96645*/     OPC_MoveChild2,
/*96646*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96649*/     OPC_CheckType, MVT::i32,
/*96651*/     OPC_MoveParent,
/*96652*/     OPC_CheckType, MVT::i32,
/*96654*/     OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96656*/     OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*96659*/     OPC_EmitMergeInputChains1_0,
/*96660*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*96669*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->96700
/*96672*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*96673*/     OPC_RecordChild1, // #1 = $val
/*96674*/     OPC_CheckChild1Type, MVT::i32,
/*96676*/     OPC_RecordChild2, // #2 = $addr
/*96677*/     OPC_RecordChild3, // #3 = $chan
/*96678*/     OPC_MoveChild3,
/*96679*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96682*/     OPC_CheckType, MVT::i32,
/*96684*/     OPC_MoveParent,
/*96685*/     OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96687*/     OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*96690*/     OPC_EmitMergeInputChains1_0,
/*96691*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*96700*/   /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::EXPORT),// ->96759
/*96703*/     OPC_RecordNode, // #0 = 'AMDGPUexport' chained node
/*96704*/     OPC_RecordChild1, // #1 = $en
/*96705*/     OPC_MoveChild1,
/*96706*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96709*/     OPC_CheckType, MVT::i8,
/*96711*/     OPC_MoveParent,
/*96712*/     OPC_RecordChild2, // #2 = $vm
/*96713*/     OPC_MoveChild2,
/*96714*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96717*/     OPC_CheckType, MVT::i1,
/*96719*/     OPC_MoveParent,
/*96720*/     OPC_RecordChild3, // #3 = $tgt
/*96721*/     OPC_MoveChild3,
/*96722*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96725*/     OPC_CheckType, MVT::i8,
/*96727*/     OPC_MoveParent,
/*96728*/     OPC_RecordChild4, // #4 = $compr
/*96729*/     OPC_MoveChild4,
/*96730*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96733*/     OPC_MoveParent,
/*96734*/     OPC_RecordChild5, // #5 = $src0
/*96735*/     OPC_CheckChild5Type, MVT::f32,
/*96737*/     OPC_RecordChild6, // #6 = $src1
/*96738*/     OPC_RecordChild7, // #7 = $src2
/*96739*/     OPC_MoveChild, 8,
/*96741*/     OPC_RecordNode, // #8 = $src3
/*96742*/     OPC_MoveParent,
/*96743*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96745*/     OPC_EmitMergeInputChains1_0,
/*96746*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                  8/*#Ops*/, 3, 5, 6, 7, 8, 2, 4, 1, 
              // Src: (AMDGPUexport (timm:i8):$en, (timm:i1):$vm, (timm:i8):$tgt, (timm:i1):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 15
              // Dst: (EXP (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*96759*/   /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::EXPORT_DONE),// ->96818
/*96762*/     OPC_RecordNode, // #0 = 'AMDGPUexport_done' chained node
/*96763*/     OPC_RecordChild1, // #1 = $en
/*96764*/     OPC_MoveChild1,
/*96765*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96768*/     OPC_CheckType, MVT::i8,
/*96770*/     OPC_MoveParent,
/*96771*/     OPC_RecordChild2, // #2 = $vm
/*96772*/     OPC_MoveChild2,
/*96773*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96776*/     OPC_CheckType, MVT::i1,
/*96778*/     OPC_MoveParent,
/*96779*/     OPC_RecordChild3, // #3 = $tgt
/*96780*/     OPC_MoveChild3,
/*96781*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96784*/     OPC_CheckType, MVT::i8,
/*96786*/     OPC_MoveParent,
/*96787*/     OPC_RecordChild4, // #4 = $compr
/*96788*/     OPC_MoveChild4,
/*96789*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96792*/     OPC_MoveParent,
/*96793*/     OPC_RecordChild5, // #5 = $src0
/*96794*/     OPC_CheckChild5Type, MVT::f32,
/*96796*/     OPC_RecordChild6, // #6 = $src1
/*96797*/     OPC_RecordChild7, // #7 = $src2
/*96798*/     OPC_MoveChild, 8,
/*96800*/     OPC_RecordNode, // #8 = $src3
/*96801*/     OPC_MoveParent,
/*96802*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96804*/     OPC_EmitMergeInputChains1_0,
/*96805*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                  8/*#Ops*/, 3, 5, 6, 7, 8, 2, 4, 1, 
              // Src: (AMDGPUexport_done (timm:i8):$en, (timm:i1):$vm, (timm:i8):$tgt, (timm:i1):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 15
              // Dst: (EXP_DONE (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*96818*/   /*SwitchOpcode*/ 110|128,4/*622*/, TARGET_VAL(ISD::SMAX),// ->97444
/*96822*/     OPC_Scope, 53|128,3/*437*/, /*->97262*/ // 4 children in Scope
/*96825*/       OPC_MoveChild0,
/*96826*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*96829*/       OPC_Scope, 109|128,1/*237*/, /*->97069*/ // 3 children in Scope
/*96832*/         OPC_RecordChild0, // #0 = $src0
/*96833*/         OPC_RecordChild1, // #1 = $src1
/*96834*/         OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96836*/         OPC_MoveParent,
/*96837*/         OPC_MoveChild1,
/*96838*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*96841*/         OPC_Scope, 56, /*->96899*/ // 4 children in Scope
/*96843*/           OPC_MoveChild0,
/*96844*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*96847*/           OPC_Scope, 24, /*->96873*/ // 2 children in Scope
/*96849*/             OPC_CheckChild0Same, 0,
/*96851*/             OPC_CheckChild1Same, 1,
/*96853*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96855*/             OPC_MoveParent,
/*96856*/             OPC_RecordChild1, // #2 = $src2
/*96857*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96859*/             OPC_MoveParent,
/*96860*/             OPC_CheckType, MVT::i32,
/*96862*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96864*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96873*/           /*Scope*/ 24, /*->96898*/
/*96874*/             OPC_CheckChild0Same, 1,
/*96876*/             OPC_CheckChild1Same, 0,
/*96878*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96880*/             OPC_MoveParent,
/*96881*/             OPC_RecordChild1, // #2 = $src2
/*96882*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96884*/             OPC_MoveParent,
/*96885*/             OPC_CheckType, MVT::i32,
/*96887*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96889*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96898*/           0, /*End of Scope*/
/*96899*/         /*Scope*/ 55, /*->96955*/
/*96900*/           OPC_RecordChild0, // #2 = $src2
/*96901*/           OPC_MoveChild1,
/*96902*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*96905*/           OPC_Scope, 23, /*->96930*/ // 2 children in Scope
/*96907*/             OPC_CheckChild0Same, 0,
/*96909*/             OPC_CheckChild1Same, 1,
/*96911*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96913*/             OPC_MoveParent,
/*96914*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96916*/             OPC_MoveParent,
/*96917*/             OPC_CheckType, MVT::i32,
/*96919*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96921*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96930*/           /*Scope*/ 23, /*->96954*/
/*96931*/             OPC_CheckChild0Same, 1,
/*96933*/             OPC_CheckChild1Same, 0,
/*96935*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96937*/             OPC_MoveParent,
/*96938*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96940*/             OPC_MoveParent,
/*96941*/             OPC_CheckType, MVT::i32,
/*96943*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96945*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96954*/           0, /*End of Scope*/
/*96955*/         /*Scope*/ 56, /*->97012*/
/*96956*/           OPC_MoveChild0,
/*96957*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*96960*/           OPC_Scope, 24, /*->96986*/ // 2 children in Scope
/*96962*/             OPC_CheckChild0Same, 1,
/*96964*/             OPC_CheckChild1Same, 0,
/*96966*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96968*/             OPC_MoveParent,
/*96969*/             OPC_RecordChild1, // #2 = $src2
/*96970*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96972*/             OPC_MoveParent,
/*96973*/             OPC_CheckType, MVT::i32,
/*96975*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96977*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96986*/           /*Scope*/ 24, /*->97011*/
/*96987*/             OPC_CheckChild0Same, 0,
/*96989*/             OPC_CheckChild1Same, 1,
/*96991*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96993*/             OPC_MoveParent,
/*96994*/             OPC_RecordChild1, // #2 = $src2
/*96995*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96997*/             OPC_MoveParent,
/*96998*/             OPC_CheckType, MVT::i32,
/*97000*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97002*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97011*/           0, /*End of Scope*/
/*97012*/         /*Scope*/ 55, /*->97068*/
/*97013*/           OPC_RecordChild0, // #2 = $src2
/*97014*/           OPC_MoveChild1,
/*97015*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97018*/           OPC_Scope, 23, /*->97043*/ // 2 children in Scope
/*97020*/             OPC_CheckChild0Same, 1,
/*97022*/             OPC_CheckChild1Same, 0,
/*97024*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*97026*/             OPC_MoveParent,
/*97027*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97029*/             OPC_MoveParent,
/*97030*/             OPC_CheckType, MVT::i32,
/*97032*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97034*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97043*/           /*Scope*/ 23, /*->97067*/
/*97044*/             OPC_CheckChild0Same, 0,
/*97046*/             OPC_CheckChild1Same, 1,
/*97048*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*97050*/             OPC_MoveParent,
/*97051*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97053*/             OPC_MoveParent,
/*97054*/             OPC_CheckType, MVT::i32,
/*97056*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97058*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97067*/           0, /*End of Scope*/
/*97068*/         0, /*End of Scope*/
/*97069*/       /*Scope*/ 95, /*->97165*/
/*97070*/         OPC_MoveChild0,
/*97071*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97074*/         OPC_RecordChild0, // #0 = $src0
/*97075*/         OPC_RecordChild1, // #1 = $src1
/*97076*/         OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*97078*/         OPC_MoveParent,
/*97079*/         OPC_RecordChild1, // #2 = $src2
/*97080*/         OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97082*/         OPC_MoveParent,
/*97083*/         OPC_MoveChild1,
/*97084*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*97087*/         OPC_Scope, 20, /*->97109*/ // 3 children in Scope
/*97089*/           OPC_CheckChild0Same, 0,
/*97091*/           OPC_CheckChild1Same, 1,
/*97093*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97095*/           OPC_MoveParent,
/*97096*/           OPC_CheckType, MVT::i32,
/*97098*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97109*/         /*Scope*/ 33, /*->97143*/
/*97110*/           OPC_CheckChild0Same, 1,
/*97112*/           OPC_CheckChild1Same, 0,
/*97114*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97116*/           OPC_MoveParent,
/*97117*/           OPC_CheckType, MVT::i32,
/*97119*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97121*/           OPC_Scope, 9, /*->97132*/ // 2 children in Scope
/*97123*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97132*/           /*Scope*/ 9, /*->97142*/
/*97133*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97142*/           0, /*End of Scope*/
/*97143*/         /*Scope*/ 20, /*->97164*/
/*97144*/           OPC_CheckChild0Same, 0,
/*97146*/           OPC_CheckChild1Same, 1,
/*97148*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97150*/           OPC_MoveParent,
/*97151*/           OPC_CheckType, MVT::i32,
/*97153*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97164*/         0, /*End of Scope*/
/*97165*/       /*Scope*/ 95, /*->97261*/
/*97166*/         OPC_RecordChild0, // #0 = $src2
/*97167*/         OPC_MoveChild1,
/*97168*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97171*/         OPC_RecordChild0, // #1 = $src0
/*97172*/         OPC_RecordChild1, // #2 = $src1
/*97173*/         OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*97175*/         OPC_MoveParent,
/*97176*/         OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97178*/         OPC_MoveParent,
/*97179*/         OPC_MoveChild1,
/*97180*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*97183*/         OPC_Scope, 20, /*->97205*/ // 3 children in Scope
/*97185*/           OPC_CheckChild0Same, 1,
/*97187*/           OPC_CheckChild1Same, 2,
/*97189*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97191*/           OPC_MoveParent,
/*97192*/           OPC_CheckType, MVT::i32,
/*97194*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97205*/         /*Scope*/ 33, /*->97239*/
/*97206*/           OPC_CheckChild0Same, 2,
/*97208*/           OPC_CheckChild1Same, 1,
/*97210*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97212*/           OPC_MoveParent,
/*97213*/           OPC_CheckType, MVT::i32,
/*97215*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97217*/           OPC_Scope, 9, /*->97228*/ // 2 children in Scope
/*97219*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97228*/           /*Scope*/ 9, /*->97238*/
/*97229*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97238*/           0, /*End of Scope*/
/*97239*/         /*Scope*/ 20, /*->97260*/
/*97240*/           OPC_CheckChild0Same, 1,
/*97242*/           OPC_CheckChild1Same, 2,
/*97244*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*97246*/           OPC_MoveParent,
/*97247*/           OPC_CheckType, MVT::i32,
/*97249*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97260*/         0, /*End of Scope*/
/*97261*/       0, /*End of Scope*/
/*97262*/     /*Scope*/ 22, /*->97285*/
/*97263*/       OPC_RecordChild0, // #0 = $x
/*97264*/       OPC_MoveChild1,
/*97265*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*97268*/       OPC_CheckChild0Integer, 0, 
/*97270*/       OPC_CheckChild1Same, 0,
/*97272*/       OPC_MoveParent,
/*97273*/       OPC_CheckType, MVT::i32,
/*97275*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97277*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*97285*/     /*Scope*/ 22, /*->97308*/
/*97286*/       OPC_MoveChild0,
/*97287*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*97290*/       OPC_CheckChild0Integer, 0, 
/*97292*/       OPC_RecordChild1, // #0 = $x
/*97293*/       OPC_MoveParent,
/*97294*/       OPC_CheckChild1Same, 0,
/*97296*/       OPC_CheckType, MVT::i32,
/*97298*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97300*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*97308*/     /*Scope*/ 5|128,1/*133*/, /*->97443*/
/*97310*/       OPC_RecordChild0, // #0 = $src0
/*97311*/       OPC_RecordChild1, // #1 = $src1
/*97312*/       OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->97430
/*97315*/         OPC_Scope, 100, /*->97417*/ // 2 children in Scope
/*97317*/           OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97319*/           OPC_EmitInteger, MVT::i32, 0, 
/*97322*/           OPC_EmitInteger, MVT::i32, 0, 
/*97325*/           OPC_EmitInteger, MVT::i32, 1, 
/*97328*/           OPC_EmitInteger, MVT::i32, 0, 
/*97331*/           OPC_EmitInteger, MVT::i32, 0, 
/*97334*/           OPC_EmitInteger, MVT::i32, 0, 
/*97337*/           OPC_EmitInteger, MVT::i32, 0, 
/*97340*/           OPC_EmitInteger, MVT::i32, 0, 
/*97343*/           OPC_EmitInteger, MVT::i32, 0, 
/*97346*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97358*/           OPC_EmitInteger, MVT::i32, 0, 
/*97361*/           OPC_EmitInteger, MVT::i32, 0, 
/*97364*/           OPC_EmitInteger, MVT::i32, 0, 
/*97367*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97379*/           OPC_EmitInteger, MVT::i32, 1, 
/*97382*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97385*/           OPC_EmitInteger, MVT::i32, 0, 
/*97388*/           OPC_EmitInteger, MVT::i32, 0, 
/*97391*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97417*/         /*Scope*/ 11, /*->97429*/
/*97418*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97420*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*97429*/         0, /*End of Scope*/
/*97430*/       /*SwitchType*/ 10, MVT::i16,// ->97442
/*97432*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*97434*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97442*/       0, // EndSwitchType
/*97443*/     0, /*End of Scope*/
/*97444*/   /*SwitchOpcode*/ 64|128,4/*576*/, TARGET_VAL(ISD::UMAX),// ->98024
/*97448*/     OPC_Scope, 53|128,3/*437*/, /*->97888*/ // 2 children in Scope
/*97451*/       OPC_MoveChild0,
/*97452*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*97455*/       OPC_Scope, 109|128,1/*237*/, /*->97695*/ // 3 children in Scope
/*97458*/         OPC_RecordChild0, // #0 = $src0
/*97459*/         OPC_RecordChild1, // #1 = $src1
/*97460*/         OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97462*/         OPC_MoveParent,
/*97463*/         OPC_MoveChild1,
/*97464*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*97467*/         OPC_Scope, 56, /*->97525*/ // 4 children in Scope
/*97469*/           OPC_MoveChild0,
/*97470*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*97473*/           OPC_Scope, 24, /*->97499*/ // 2 children in Scope
/*97475*/             OPC_CheckChild0Same, 0,
/*97477*/             OPC_CheckChild1Same, 1,
/*97479*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97481*/             OPC_MoveParent,
/*97482*/             OPC_RecordChild1, // #2 = $src2
/*97483*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97485*/             OPC_MoveParent,
/*97486*/             OPC_CheckType, MVT::i32,
/*97488*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97490*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97499*/           /*Scope*/ 24, /*->97524*/
/*97500*/             OPC_CheckChild0Same, 1,
/*97502*/             OPC_CheckChild1Same, 0,
/*97504*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97506*/             OPC_MoveParent,
/*97507*/             OPC_RecordChild1, // #2 = $src2
/*97508*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97510*/             OPC_MoveParent,
/*97511*/             OPC_CheckType, MVT::i32,
/*97513*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97515*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97524*/           0, /*End of Scope*/
/*97525*/         /*Scope*/ 55, /*->97581*/
/*97526*/           OPC_RecordChild0, // #2 = $src2
/*97527*/           OPC_MoveChild1,
/*97528*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*97531*/           OPC_Scope, 23, /*->97556*/ // 2 children in Scope
/*97533*/             OPC_CheckChild0Same, 0,
/*97535*/             OPC_CheckChild1Same, 1,
/*97537*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97539*/             OPC_MoveParent,
/*97540*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97542*/             OPC_MoveParent,
/*97543*/             OPC_CheckType, MVT::i32,
/*97545*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97547*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97556*/           /*Scope*/ 23, /*->97580*/
/*97557*/             OPC_CheckChild0Same, 1,
/*97559*/             OPC_CheckChild1Same, 0,
/*97561*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97563*/             OPC_MoveParent,
/*97564*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97566*/             OPC_MoveParent,
/*97567*/             OPC_CheckType, MVT::i32,
/*97569*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97571*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97580*/           0, /*End of Scope*/
/*97581*/         /*Scope*/ 56, /*->97638*/
/*97582*/           OPC_MoveChild0,
/*97583*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*97586*/           OPC_Scope, 24, /*->97612*/ // 2 children in Scope
/*97588*/             OPC_CheckChild0Same, 1,
/*97590*/             OPC_CheckChild1Same, 0,
/*97592*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97594*/             OPC_MoveParent,
/*97595*/             OPC_RecordChild1, // #2 = $src2
/*97596*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97598*/             OPC_MoveParent,
/*97599*/             OPC_CheckType, MVT::i32,
/*97601*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97603*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97612*/           /*Scope*/ 24, /*->97637*/
/*97613*/             OPC_CheckChild0Same, 0,
/*97615*/             OPC_CheckChild1Same, 1,
/*97617*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97619*/             OPC_MoveParent,
/*97620*/             OPC_RecordChild1, // #2 = $src2
/*97621*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97623*/             OPC_MoveParent,
/*97624*/             OPC_CheckType, MVT::i32,
/*97626*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97628*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97637*/           0, /*End of Scope*/
/*97638*/         /*Scope*/ 55, /*->97694*/
/*97639*/           OPC_RecordChild0, // #2 = $src2
/*97640*/           OPC_MoveChild1,
/*97641*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*97644*/           OPC_Scope, 23, /*->97669*/ // 2 children in Scope
/*97646*/             OPC_CheckChild0Same, 1,
/*97648*/             OPC_CheckChild1Same, 0,
/*97650*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97652*/             OPC_MoveParent,
/*97653*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97655*/             OPC_MoveParent,
/*97656*/             OPC_CheckType, MVT::i32,
/*97658*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97660*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97669*/           /*Scope*/ 23, /*->97693*/
/*97670*/             OPC_CheckChild0Same, 0,
/*97672*/             OPC_CheckChild1Same, 1,
/*97674*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97676*/             OPC_MoveParent,
/*97677*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97679*/             OPC_MoveParent,
/*97680*/             OPC_CheckType, MVT::i32,
/*97682*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97684*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97693*/           0, /*End of Scope*/
/*97694*/         0, /*End of Scope*/
/*97695*/       /*Scope*/ 95, /*->97791*/
/*97696*/         OPC_MoveChild0,
/*97697*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*97700*/         OPC_RecordChild0, // #0 = $src0
/*97701*/         OPC_RecordChild1, // #1 = $src1
/*97702*/         OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97704*/         OPC_MoveParent,
/*97705*/         OPC_RecordChild1, // #2 = $src2
/*97706*/         OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97708*/         OPC_MoveParent,
/*97709*/         OPC_MoveChild1,
/*97710*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*97713*/         OPC_Scope, 20, /*->97735*/ // 3 children in Scope
/*97715*/           OPC_CheckChild0Same, 0,
/*97717*/           OPC_CheckChild1Same, 1,
/*97719*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97721*/           OPC_MoveParent,
/*97722*/           OPC_CheckType, MVT::i32,
/*97724*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97726*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97735*/         /*Scope*/ 33, /*->97769*/
/*97736*/           OPC_CheckChild0Same, 1,
/*97738*/           OPC_CheckChild1Same, 0,
/*97740*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97742*/           OPC_MoveParent,
/*97743*/           OPC_CheckType, MVT::i32,
/*97745*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97747*/           OPC_Scope, 9, /*->97758*/ // 2 children in Scope
/*97749*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97758*/           /*Scope*/ 9, /*->97768*/
/*97759*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97768*/           0, /*End of Scope*/
/*97769*/         /*Scope*/ 20, /*->97790*/
/*97770*/           OPC_CheckChild0Same, 0,
/*97772*/           OPC_CheckChild1Same, 1,
/*97774*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97776*/           OPC_MoveParent,
/*97777*/           OPC_CheckType, MVT::i32,
/*97779*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97790*/         0, /*End of Scope*/
/*97791*/       /*Scope*/ 95, /*->97887*/
/*97792*/         OPC_RecordChild0, // #0 = $src2
/*97793*/         OPC_MoveChild1,
/*97794*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*97797*/         OPC_RecordChild0, // #1 = $src0
/*97798*/         OPC_RecordChild1, // #2 = $src1
/*97799*/         OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*97801*/         OPC_MoveParent,
/*97802*/         OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97804*/         OPC_MoveParent,
/*97805*/         OPC_MoveChild1,
/*97806*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*97809*/         OPC_Scope, 20, /*->97831*/ // 3 children in Scope
/*97811*/           OPC_CheckChild0Same, 1,
/*97813*/           OPC_CheckChild1Same, 2,
/*97815*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97817*/           OPC_MoveParent,
/*97818*/           OPC_CheckType, MVT::i32,
/*97820*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97831*/         /*Scope*/ 33, /*->97865*/
/*97832*/           OPC_CheckChild0Same, 2,
/*97834*/           OPC_CheckChild1Same, 1,
/*97836*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97838*/           OPC_MoveParent,
/*97839*/           OPC_CheckType, MVT::i32,
/*97841*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97843*/           OPC_Scope, 9, /*->97854*/ // 2 children in Scope
/*97845*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97854*/           /*Scope*/ 9, /*->97864*/
/*97855*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97864*/           0, /*End of Scope*/
/*97865*/         /*Scope*/ 20, /*->97886*/
/*97866*/           OPC_CheckChild0Same, 1,
/*97868*/           OPC_CheckChild1Same, 2,
/*97870*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*97872*/           OPC_MoveParent,
/*97873*/           OPC_CheckType, MVT::i32,
/*97875*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97877*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97886*/         0, /*End of Scope*/
/*97887*/       0, /*End of Scope*/
/*97888*/     /*Scope*/ 5|128,1/*133*/, /*->98023*/
/*97890*/       OPC_RecordChild0, // #0 = $src0
/*97891*/       OPC_RecordChild1, // #1 = $src1
/*97892*/       OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->98010
/*97895*/         OPC_Scope, 100, /*->97997*/ // 2 children in Scope
/*97897*/           OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97899*/           OPC_EmitInteger, MVT::i32, 0, 
/*97902*/           OPC_EmitInteger, MVT::i32, 0, 
/*97905*/           OPC_EmitInteger, MVT::i32, 1, 
/*97908*/           OPC_EmitInteger, MVT::i32, 0, 
/*97911*/           OPC_EmitInteger, MVT::i32, 0, 
/*97914*/           OPC_EmitInteger, MVT::i32, 0, 
/*97917*/           OPC_EmitInteger, MVT::i32, 0, 
/*97920*/           OPC_EmitInteger, MVT::i32, 0, 
/*97923*/           OPC_EmitInteger, MVT::i32, 0, 
/*97926*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97938*/           OPC_EmitInteger, MVT::i32, 0, 
/*97941*/           OPC_EmitInteger, MVT::i32, 0, 
/*97944*/           OPC_EmitInteger, MVT::i32, 0, 
/*97947*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97959*/           OPC_EmitInteger, MVT::i32, 1, 
/*97962*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97965*/           OPC_EmitInteger, MVT::i32, 0, 
/*97968*/           OPC_EmitInteger, MVT::i32, 0, 
/*97971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97997*/         /*Scope*/ 11, /*->98009*/
/*97998*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98000*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*98009*/         0, /*End of Scope*/
/*98010*/       /*SwitchType*/ 10, MVT::i16,// ->98022
/*98012*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*98014*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*98022*/       0, // EndSwitchType
/*98023*/     0, /*End of Scope*/
/*98024*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->100996
/*98028*/     OPC_RecordChild0, // #0 = $src0
/*98029*/     OPC_Scope, 5|128,12/*1541*/, /*->99573*/ // 2 children in Scope
/*98032*/       OPC_CheckChild0Type, MVT::f32,
/*98034*/       OPC_Scope, 126|128,6/*894*/, /*->98931*/ // 2 children in Scope
/*98037*/         OPC_RecordChild1, // #1 = $src1
/*98038*/         OPC_Scope, 59|128,3/*443*/, /*->98484*/ // 2 children in Scope
/*98041*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98052*/           OPC_CheckChild3Integer, 0, 
/*98054*/           OPC_MoveChild4,
/*98055*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*98058*/           OPC_Scope, 105, /*->98165*/ // 4 children in Scope
/*98060*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*98062*/             OPC_MoveParent,
/*98063*/             OPC_CheckType, MVT::i32,
/*98065*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98067*/             OPC_EmitInteger, MVT::i32, 0, 
/*98070*/             OPC_EmitInteger, MVT::i32, 0, 
/*98073*/             OPC_EmitInteger, MVT::i32, 1, 
/*98076*/             OPC_EmitInteger, MVT::i32, 0, 
/*98079*/             OPC_EmitInteger, MVT::i32, 0, 
/*98082*/             OPC_EmitInteger, MVT::i32, 0, 
/*98085*/             OPC_EmitInteger, MVT::i32, 0, 
/*98088*/             OPC_EmitInteger, MVT::i32, 0, 
/*98091*/             OPC_EmitInteger, MVT::i32, 0, 
/*98094*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98106*/             OPC_EmitInteger, MVT::i32, 0, 
/*98109*/             OPC_EmitInteger, MVT::i32, 0, 
/*98112*/             OPC_EmitInteger, MVT::i32, 0, 
/*98115*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98127*/             OPC_EmitInteger, MVT::i32, 1, 
/*98130*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98133*/             OPC_EmitInteger, MVT::i32, 0, 
/*98136*/             OPC_EmitInteger, MVT::i32, 0, 
/*98139*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*98165*/           /*Scope*/ 105, /*->98271*/
/*98166*/             OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*98168*/             OPC_MoveParent,
/*98169*/             OPC_CheckType, MVT::i32,
/*98171*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98173*/             OPC_EmitInteger, MVT::i32, 0, 
/*98176*/             OPC_EmitInteger, MVT::i32, 0, 
/*98179*/             OPC_EmitInteger, MVT::i32, 1, 
/*98182*/             OPC_EmitInteger, MVT::i32, 0, 
/*98185*/             OPC_EmitInteger, MVT::i32, 0, 
/*98188*/             OPC_EmitInteger, MVT::i32, 0, 
/*98191*/             OPC_EmitInteger, MVT::i32, 0, 
/*98194*/             OPC_EmitInteger, MVT::i32, 0, 
/*98197*/             OPC_EmitInteger, MVT::i32, 0, 
/*98200*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98212*/             OPC_EmitInteger, MVT::i32, 0, 
/*98215*/             OPC_EmitInteger, MVT::i32, 0, 
/*98218*/             OPC_EmitInteger, MVT::i32, 0, 
/*98221*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98233*/             OPC_EmitInteger, MVT::i32, 1, 
/*98236*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98239*/             OPC_EmitInteger, MVT::i32, 0, 
/*98242*/             OPC_EmitInteger, MVT::i32, 0, 
/*98245*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*98271*/           /*Scope*/ 105, /*->98377*/
/*98272*/             OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*98274*/             OPC_MoveParent,
/*98275*/             OPC_CheckType, MVT::i32,
/*98277*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98279*/             OPC_EmitInteger, MVT::i32, 0, 
/*98282*/             OPC_EmitInteger, MVT::i32, 0, 
/*98285*/             OPC_EmitInteger, MVT::i32, 1, 
/*98288*/             OPC_EmitInteger, MVT::i32, 0, 
/*98291*/             OPC_EmitInteger, MVT::i32, 0, 
/*98294*/             OPC_EmitInteger, MVT::i32, 0, 
/*98297*/             OPC_EmitInteger, MVT::i32, 0, 
/*98300*/             OPC_EmitInteger, MVT::i32, 0, 
/*98303*/             OPC_EmitInteger, MVT::i32, 0, 
/*98306*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98318*/             OPC_EmitInteger, MVT::i32, 0, 
/*98321*/             OPC_EmitInteger, MVT::i32, 0, 
/*98324*/             OPC_EmitInteger, MVT::i32, 0, 
/*98327*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98339*/             OPC_EmitInteger, MVT::i32, 1, 
/*98342*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98345*/             OPC_EmitInteger, MVT::i32, 0, 
/*98348*/             OPC_EmitInteger, MVT::i32, 0, 
/*98351*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*98377*/           /*Scope*/ 105, /*->98483*/
/*98378*/             OPC_CheckPredicate, 51, // Predicate_COND_UNE_NE
/*98380*/             OPC_MoveParent,
/*98381*/             OPC_CheckType, MVT::i32,
/*98383*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98385*/             OPC_EmitInteger, MVT::i32, 0, 
/*98388*/             OPC_EmitInteger, MVT::i32, 0, 
/*98391*/             OPC_EmitInteger, MVT::i32, 1, 
/*98394*/             OPC_EmitInteger, MVT::i32, 0, 
/*98397*/             OPC_EmitInteger, MVT::i32, 0, 
/*98400*/             OPC_EmitInteger, MVT::i32, 0, 
/*98403*/             OPC_EmitInteger, MVT::i32, 0, 
/*98406*/             OPC_EmitInteger, MVT::i32, 0, 
/*98409*/             OPC_EmitInteger, MVT::i32, 0, 
/*98412*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98424*/             OPC_EmitInteger, MVT::i32, 0, 
/*98427*/             OPC_EmitInteger, MVT::i32, 0, 
/*98430*/             OPC_EmitInteger, MVT::i32, 0, 
/*98433*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98445*/             OPC_EmitInteger, MVT::i32, 1, 
/*98448*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98451*/             OPC_EmitInteger, MVT::i32, 0, 
/*98454*/             OPC_EmitInteger, MVT::i32, 0, 
/*98457*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*98483*/           0, /*End of Scope*/
/*98484*/         /*Scope*/ 60|128,3/*444*/, /*->98930*/
/*98486*/           OPC_MoveChild2,
/*98487*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*98490*/           OPC_CheckPredicate, 52, // Predicate_FP_ONE
/*98492*/           OPC_MoveParent,
/*98493*/           OPC_MoveChild3,
/*98494*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*98497*/           OPC_CheckPredicate, 53, // Predicate_FP_ZERO
/*98499*/           OPC_MoveParent,
/*98500*/           OPC_MoveChild4,
/*98501*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*98504*/           OPC_Scope, 105, /*->98611*/ // 4 children in Scope
/*98506*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*98508*/             OPC_MoveParent,
/*98509*/             OPC_CheckType, MVT::f32,
/*98511*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98513*/             OPC_EmitInteger, MVT::i32, 0, 
/*98516*/             OPC_EmitInteger, MVT::i32, 0, 
/*98519*/             OPC_EmitInteger, MVT::i32, 1, 
/*98522*/             OPC_EmitInteger, MVT::i32, 0, 
/*98525*/             OPC_EmitInteger, MVT::i32, 0, 
/*98528*/             OPC_EmitInteger, MVT::i32, 0, 
/*98531*/             OPC_EmitInteger, MVT::i32, 0, 
/*98534*/             OPC_EmitInteger, MVT::i32, 0, 
/*98537*/             OPC_EmitInteger, MVT::i32, 0, 
/*98540*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98552*/             OPC_EmitInteger, MVT::i32, 0, 
/*98555*/             OPC_EmitInteger, MVT::i32, 0, 
/*98558*/             OPC_EmitInteger, MVT::i32, 0, 
/*98561*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98573*/             OPC_EmitInteger, MVT::i32, 1, 
/*98576*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98579*/             OPC_EmitInteger, MVT::i32, 0, 
/*98582*/             OPC_EmitInteger, MVT::i32, 0, 
/*98585*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*98611*/           /*Scope*/ 105, /*->98717*/
/*98612*/             OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*98614*/             OPC_MoveParent,
/*98615*/             OPC_CheckType, MVT::f32,
/*98617*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98619*/             OPC_EmitInteger, MVT::i32, 0, 
/*98622*/             OPC_EmitInteger, MVT::i32, 0, 
/*98625*/             OPC_EmitInteger, MVT::i32, 1, 
/*98628*/             OPC_EmitInteger, MVT::i32, 0, 
/*98631*/             OPC_EmitInteger, MVT::i32, 0, 
/*98634*/             OPC_EmitInteger, MVT::i32, 0, 
/*98637*/             OPC_EmitInteger, MVT::i32, 0, 
/*98640*/             OPC_EmitInteger, MVT::i32, 0, 
/*98643*/             OPC_EmitInteger, MVT::i32, 0, 
/*98646*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98658*/             OPC_EmitInteger, MVT::i32, 0, 
/*98661*/             OPC_EmitInteger, MVT::i32, 0, 
/*98664*/             OPC_EmitInteger, MVT::i32, 0, 
/*98667*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98679*/             OPC_EmitInteger, MVT::i32, 1, 
/*98682*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98685*/             OPC_EmitInteger, MVT::i32, 0, 
/*98688*/             OPC_EmitInteger, MVT::i32, 0, 
/*98691*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*98717*/           /*Scope*/ 105, /*->98823*/
/*98718*/             OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*98720*/             OPC_MoveParent,
/*98721*/             OPC_CheckType, MVT::f32,
/*98723*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98725*/             OPC_EmitInteger, MVT::i32, 0, 
/*98728*/             OPC_EmitInteger, MVT::i32, 0, 
/*98731*/             OPC_EmitInteger, MVT::i32, 1, 
/*98734*/             OPC_EmitInteger, MVT::i32, 0, 
/*98737*/             OPC_EmitInteger, MVT::i32, 0, 
/*98740*/             OPC_EmitInteger, MVT::i32, 0, 
/*98743*/             OPC_EmitInteger, MVT::i32, 0, 
/*98746*/             OPC_EmitInteger, MVT::i32, 0, 
/*98749*/             OPC_EmitInteger, MVT::i32, 0, 
/*98752*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98764*/             OPC_EmitInteger, MVT::i32, 0, 
/*98767*/             OPC_EmitInteger, MVT::i32, 0, 
/*98770*/             OPC_EmitInteger, MVT::i32, 0, 
/*98773*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98785*/             OPC_EmitInteger, MVT::i32, 1, 
/*98788*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98791*/             OPC_EmitInteger, MVT::i32, 0, 
/*98794*/             OPC_EmitInteger, MVT::i32, 0, 
/*98797*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*98823*/           /*Scope*/ 105, /*->98929*/
/*98824*/             OPC_CheckPredicate, 51, // Predicate_COND_UNE_NE
/*98826*/             OPC_MoveParent,
/*98827*/             OPC_CheckType, MVT::f32,
/*98829*/             OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98831*/             OPC_EmitInteger, MVT::i32, 0, 
/*98834*/             OPC_EmitInteger, MVT::i32, 0, 
/*98837*/             OPC_EmitInteger, MVT::i32, 1, 
/*98840*/             OPC_EmitInteger, MVT::i32, 0, 
/*98843*/             OPC_EmitInteger, MVT::i32, 0, 
/*98846*/             OPC_EmitInteger, MVT::i32, 0, 
/*98849*/             OPC_EmitInteger, MVT::i32, 0, 
/*98852*/             OPC_EmitInteger, MVT::i32, 0, 
/*98855*/             OPC_EmitInteger, MVT::i32, 0, 
/*98858*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98870*/             OPC_EmitInteger, MVT::i32, 0, 
/*98873*/             OPC_EmitInteger, MVT::i32, 0, 
/*98876*/             OPC_EmitInteger, MVT::i32, 0, 
/*98879*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98891*/             OPC_EmitInteger, MVT::i32, 1, 
/*98894*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98897*/             OPC_EmitInteger, MVT::i32, 0, 
/*98900*/             OPC_EmitInteger, MVT::i32, 0, 
/*98903*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*98929*/           0, /*End of Scope*/
/*98930*/         0, /*End of Scope*/
/*98931*/       /*Scope*/ 127|128,4/*639*/, /*->99572*/
/*98933*/         OPC_MoveChild1,
/*98934*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*98937*/         OPC_CheckPredicate, 53, // Predicate_FP_ZERO
/*98939*/         OPC_MoveParent,
/*98940*/         OPC_RecordChild2, // #1 = $src1
/*98941*/         OPC_RecordChild3, // #2 = $src2
/*98942*/         OPC_MoveChild4,
/*98943*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*98946*/         OPC_Scope, 103, /*->99051*/ // 6 children in Scope
/*98948*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*98950*/           OPC_MoveParent,
/*98951*/           OPC_CheckType, MVT::f32,
/*98953*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*98955*/           OPC_EmitInteger, MVT::i32, 0, 
/*98958*/           OPC_EmitInteger, MVT::i32, 0, 
/*98961*/           OPC_EmitInteger, MVT::i32, 0, 
/*98964*/           OPC_EmitInteger, MVT::i32, 0, 
/*98967*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98979*/           OPC_EmitInteger, MVT::i32, 0, 
/*98982*/           OPC_EmitInteger, MVT::i32, 0, 
/*98985*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98997*/           OPC_EmitInteger, MVT::i32, 0, 
/*99000*/           OPC_EmitInteger, MVT::i32, 0, 
/*99003*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99015*/           OPC_EmitInteger, MVT::i32, 1, 
/*99018*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99021*/           OPC_EmitInteger, MVT::i32, 0, 
/*99024*/           OPC_EmitInteger, MVT::i32, 0, 
/*99027*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*99051*/         /*Scope*/ 103, /*->99155*/
/*99052*/           OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*99054*/           OPC_MoveParent,
/*99055*/           OPC_CheckType, MVT::f32,
/*99057*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*99059*/           OPC_EmitInteger, MVT::i32, 0, 
/*99062*/           OPC_EmitInteger, MVT::i32, 0, 
/*99065*/           OPC_EmitInteger, MVT::i32, 0, 
/*99068*/           OPC_EmitInteger, MVT::i32, 0, 
/*99071*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99083*/           OPC_EmitInteger, MVT::i32, 0, 
/*99086*/           OPC_EmitInteger, MVT::i32, 0, 
/*99089*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99101*/           OPC_EmitInteger, MVT::i32, 0, 
/*99104*/           OPC_EmitInteger, MVT::i32, 0, 
/*99107*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99119*/           OPC_EmitInteger, MVT::i32, 1, 
/*99122*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99125*/           OPC_EmitInteger, MVT::i32, 0, 
/*99128*/           OPC_EmitInteger, MVT::i32, 0, 
/*99131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*99155*/         /*Scope*/ 103, /*->99259*/
/*99156*/           OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*99158*/           OPC_MoveParent,
/*99159*/           OPC_CheckType, MVT::f32,
/*99161*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*99163*/           OPC_EmitInteger, MVT::i32, 0, 
/*99166*/           OPC_EmitInteger, MVT::i32, 0, 
/*99169*/           OPC_EmitInteger, MVT::i32, 0, 
/*99172*/           OPC_EmitInteger, MVT::i32, 0, 
/*99175*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99187*/           OPC_EmitInteger, MVT::i32, 0, 
/*99190*/           OPC_EmitInteger, MVT::i32, 0, 
/*99193*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99205*/           OPC_EmitInteger, MVT::i32, 0, 
/*99208*/           OPC_EmitInteger, MVT::i32, 0, 
/*99211*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99223*/           OPC_EmitInteger, MVT::i32, 1, 
/*99226*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99229*/           OPC_EmitInteger, MVT::i32, 0, 
/*99232*/           OPC_EmitInteger, MVT::i32, 0, 
/*99235*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*99259*/         /*Scope*/ 103, /*->99363*/
/*99260*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*99262*/           OPC_MoveParent,
/*99263*/           OPC_CheckType, MVT::f32,
/*99265*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99267*/           OPC_EmitInteger, MVT::i32, 0, 
/*99270*/           OPC_EmitInteger, MVT::i32, 0, 
/*99273*/           OPC_EmitInteger, MVT::i32, 0, 
/*99276*/           OPC_EmitInteger, MVT::i32, 0, 
/*99279*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99291*/           OPC_EmitInteger, MVT::i32, 0, 
/*99294*/           OPC_EmitInteger, MVT::i32, 0, 
/*99297*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99309*/           OPC_EmitInteger, MVT::i32, 0, 
/*99312*/           OPC_EmitInteger, MVT::i32, 0, 
/*99315*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99327*/           OPC_EmitInteger, MVT::i32, 1, 
/*99330*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99333*/           OPC_EmitInteger, MVT::i32, 0, 
/*99336*/           OPC_EmitInteger, MVT::i32, 0, 
/*99339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*99363*/         /*Scope*/ 103, /*->99467*/
/*99364*/           OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*99366*/           OPC_MoveParent,
/*99367*/           OPC_CheckType, MVT::f32,
/*99369*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99371*/           OPC_EmitInteger, MVT::i32, 0, 
/*99374*/           OPC_EmitInteger, MVT::i32, 0, 
/*99377*/           OPC_EmitInteger, MVT::i32, 0, 
/*99380*/           OPC_EmitInteger, MVT::i32, 0, 
/*99383*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99395*/           OPC_EmitInteger, MVT::i32, 0, 
/*99398*/           OPC_EmitInteger, MVT::i32, 0, 
/*99401*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99413*/           OPC_EmitInteger, MVT::i32, 0, 
/*99416*/           OPC_EmitInteger, MVT::i32, 0, 
/*99419*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99431*/           OPC_EmitInteger, MVT::i32, 1, 
/*99434*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99437*/           OPC_EmitInteger, MVT::i32, 0, 
/*99440*/           OPC_EmitInteger, MVT::i32, 0, 
/*99443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*99467*/         /*Scope*/ 103, /*->99571*/
/*99468*/           OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*99470*/           OPC_MoveParent,
/*99471*/           OPC_CheckType, MVT::f32,
/*99473*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99475*/           OPC_EmitInteger, MVT::i32, 0, 
/*99478*/           OPC_EmitInteger, MVT::i32, 0, 
/*99481*/           OPC_EmitInteger, MVT::i32, 0, 
/*99484*/           OPC_EmitInteger, MVT::i32, 0, 
/*99487*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99499*/           OPC_EmitInteger, MVT::i32, 0, 
/*99502*/           OPC_EmitInteger, MVT::i32, 0, 
/*99505*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99517*/           OPC_EmitInteger, MVT::i32, 0, 
/*99520*/           OPC_EmitInteger, MVT::i32, 0, 
/*99523*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99535*/           OPC_EmitInteger, MVT::i32, 1, 
/*99538*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99541*/           OPC_EmitInteger, MVT::i32, 0, 
/*99544*/           OPC_EmitInteger, MVT::i32, 0, 
/*99547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*99571*/         0, /*End of Scope*/
/*99572*/       0, /*End of Scope*/
/*99573*/     /*Scope*/ 12|128,11/*1420*/, /*->100995*/
/*99575*/       OPC_CheckChild0Type, MVT::i32,
/*99577*/       OPC_Scope, 13|128,5/*653*/, /*->100233*/ // 3 children in Scope
/*99580*/         OPC_RecordChild1, // #1 = $src1
/*99581*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99592*/         OPC_CheckChild3Integer, 0, 
/*99594*/         OPC_MoveChild4,
/*99595*/         OPC_Scope, 105, /*->99702*/ // 6 children in Scope
/*99597*/           OPC_CheckCondCode, ISD::SETEQ,
/*99599*/           OPC_MoveParent,
/*99600*/           OPC_CheckType, MVT::i32,
/*99602*/           OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99604*/           OPC_EmitInteger, MVT::i32, 0, 
/*99607*/           OPC_EmitInteger, MVT::i32, 0, 
/*99610*/           OPC_EmitInteger, MVT::i32, 1, 
/*99613*/           OPC_EmitInteger, MVT::i32, 0, 
/*99616*/           OPC_EmitInteger, MVT::i32, 0, 
/*99619*/           OPC_EmitInteger, MVT::i32, 0, 
/*99622*/           OPC_EmitInteger, MVT::i32, 0, 
/*99625*/           OPC_EmitInteger, MVT::i32, 0, 
/*99628*/           OPC_EmitInteger, MVT::i32, 0, 
/*99631*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99643*/           OPC_EmitInteger, MVT::i32, 0, 
/*99646*/           OPC_EmitInteger, MVT::i32, 0, 
/*99649*/           OPC_EmitInteger, MVT::i32, 0, 
/*99652*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99664*/           OPC_EmitInteger, MVT::i32, 1, 
/*99667*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99670*/           OPC_EmitInteger, MVT::i32, 0, 
/*99673*/           OPC_EmitInteger, MVT::i32, 0, 
/*99676*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*99702*/         /*Scope*/ 105, /*->99808*/
/*99703*/           OPC_CheckCondCode, ISD::SETGT,
/*99705*/           OPC_MoveParent,
/*99706*/           OPC_CheckType, MVT::i32,
/*99708*/           OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99710*/           OPC_EmitInteger, MVT::i32, 0, 
/*99713*/           OPC_EmitInteger, MVT::i32, 0, 
/*99716*/           OPC_EmitInteger, MVT::i32, 1, 
/*99719*/           OPC_EmitInteger, MVT::i32, 0, 
/*99722*/           OPC_EmitInteger, MVT::i32, 0, 
/*99725*/           OPC_EmitInteger, MVT::i32, 0, 
/*99728*/           OPC_EmitInteger, MVT::i32, 0, 
/*99731*/           OPC_EmitInteger, MVT::i32, 0, 
/*99734*/           OPC_EmitInteger, MVT::i32, 0, 
/*99737*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99749*/           OPC_EmitInteger, MVT::i32, 0, 
/*99752*/           OPC_EmitInteger, MVT::i32, 0, 
/*99755*/           OPC_EmitInteger, MVT::i32, 0, 
/*99758*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99770*/           OPC_EmitInteger, MVT::i32, 1, 
/*99773*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99776*/           OPC_EmitInteger, MVT::i32, 0, 
/*99779*/           OPC_EmitInteger, MVT::i32, 0, 
/*99782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*99808*/         /*Scope*/ 105, /*->99914*/
/*99809*/           OPC_CheckCondCode, ISD::SETGE,
/*99811*/           OPC_MoveParent,
/*99812*/           OPC_CheckType, MVT::i32,
/*99814*/           OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99816*/           OPC_EmitInteger, MVT::i32, 0, 
/*99819*/           OPC_EmitInteger, MVT::i32, 0, 
/*99822*/           OPC_EmitInteger, MVT::i32, 1, 
/*99825*/           OPC_EmitInteger, MVT::i32, 0, 
/*99828*/           OPC_EmitInteger, MVT::i32, 0, 
/*99831*/           OPC_EmitInteger, MVT::i32, 0, 
/*99834*/           OPC_EmitInteger, MVT::i32, 0, 
/*99837*/           OPC_EmitInteger, MVT::i32, 0, 
/*99840*/           OPC_EmitInteger, MVT::i32, 0, 
/*99843*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99855*/           OPC_EmitInteger, MVT::i32, 0, 
/*99858*/           OPC_EmitInteger, MVT::i32, 0, 
/*99861*/           OPC_EmitInteger, MVT::i32, 0, 
/*99864*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99876*/           OPC_EmitInteger, MVT::i32, 1, 
/*99879*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99882*/           OPC_EmitInteger, MVT::i32, 0, 
/*99885*/           OPC_EmitInteger, MVT::i32, 0, 
/*99888*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*99914*/         /*Scope*/ 105, /*->100020*/
/*99915*/           OPC_CheckCondCode, ISD::SETNE,
/*99917*/           OPC_MoveParent,
/*99918*/           OPC_CheckType, MVT::i32,
/*99920*/           OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99922*/           OPC_EmitInteger, MVT::i32, 0, 
/*99925*/           OPC_EmitInteger, MVT::i32, 0, 
/*99928*/           OPC_EmitInteger, MVT::i32, 1, 
/*99931*/           OPC_EmitInteger, MVT::i32, 0, 
/*99934*/           OPC_EmitInteger, MVT::i32, 0, 
/*99937*/           OPC_EmitInteger, MVT::i32, 0, 
/*99940*/           OPC_EmitInteger, MVT::i32, 0, 
/*99943*/           OPC_EmitInteger, MVT::i32, 0, 
/*99946*/           OPC_EmitInteger, MVT::i32, 0, 
/*99949*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99961*/           OPC_EmitInteger, MVT::i32, 0, 
/*99964*/           OPC_EmitInteger, MVT::i32, 0, 
/*99967*/           OPC_EmitInteger, MVT::i32, 0, 
/*99970*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99982*/           OPC_EmitInteger, MVT::i32, 1, 
/*99985*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99988*/           OPC_EmitInteger, MVT::i32, 0, 
/*99991*/           OPC_EmitInteger, MVT::i32, 0, 
/*99994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*100020*/        /*Scope*/ 105, /*->100126*/
/*100021*/          OPC_CheckCondCode, ISD::SETUGT,
/*100023*/          OPC_MoveParent,
/*100024*/          OPC_CheckType, MVT::i32,
/*100026*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100028*/          OPC_EmitInteger, MVT::i32, 0, 
/*100031*/          OPC_EmitInteger, MVT::i32, 0, 
/*100034*/          OPC_EmitInteger, MVT::i32, 1, 
/*100037*/          OPC_EmitInteger, MVT::i32, 0, 
/*100040*/          OPC_EmitInteger, MVT::i32, 0, 
/*100043*/          OPC_EmitInteger, MVT::i32, 0, 
/*100046*/          OPC_EmitInteger, MVT::i32, 0, 
/*100049*/          OPC_EmitInteger, MVT::i32, 0, 
/*100052*/          OPC_EmitInteger, MVT::i32, 0, 
/*100055*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100067*/          OPC_EmitInteger, MVT::i32, 0, 
/*100070*/          OPC_EmitInteger, MVT::i32, 0, 
/*100073*/          OPC_EmitInteger, MVT::i32, 0, 
/*100076*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100088*/          OPC_EmitInteger, MVT::i32, 1, 
/*100091*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100094*/          OPC_EmitInteger, MVT::i32, 0, 
/*100097*/          OPC_EmitInteger, MVT::i32, 0, 
/*100100*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*100126*/        /*Scope*/ 105, /*->100232*/
/*100127*/          OPC_CheckCondCode, ISD::SETUGE,
/*100129*/          OPC_MoveParent,
/*100130*/          OPC_CheckType, MVT::i32,
/*100132*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100134*/          OPC_EmitInteger, MVT::i32, 0, 
/*100137*/          OPC_EmitInteger, MVT::i32, 0, 
/*100140*/          OPC_EmitInteger, MVT::i32, 1, 
/*100143*/          OPC_EmitInteger, MVT::i32, 0, 
/*100146*/          OPC_EmitInteger, MVT::i32, 0, 
/*100149*/          OPC_EmitInteger, MVT::i32, 0, 
/*100152*/          OPC_EmitInteger, MVT::i32, 0, 
/*100155*/          OPC_EmitInteger, MVT::i32, 0, 
/*100158*/          OPC_EmitInteger, MVT::i32, 0, 
/*100161*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100173*/          OPC_EmitInteger, MVT::i32, 0, 
/*100176*/          OPC_EmitInteger, MVT::i32, 0, 
/*100179*/          OPC_EmitInteger, MVT::i32, 0, 
/*100182*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100194*/          OPC_EmitInteger, MVT::i32, 1, 
/*100197*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100200*/          OPC_EmitInteger, MVT::i32, 0, 
/*100203*/          OPC_EmitInteger, MVT::i32, 0, 
/*100206*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*100232*/        0, /*End of Scope*/
/*100233*/      /*Scope*/ 126|128,4/*638*/, /*->100873*/
/*100235*/        OPC_CheckChild1Integer, 0, 
/*100237*/        OPC_RecordChild2, // #1 = $src1
/*100238*/        OPC_RecordChild3, // #2 = $src2
/*100239*/        OPC_MoveChild4,
/*100240*/        OPC_Scope, 61|128,2/*317*/, /*->100560*/ // 4 children in Scope
/*100243*/          OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*100246*/          OPC_Scope, 103, /*->100351*/ // 3 children in Scope
/*100248*/            OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*100250*/            OPC_MoveParent,
/*100251*/            OPC_CheckType, MVT::i32,
/*100253*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100255*/            OPC_EmitInteger, MVT::i32, 0, 
/*100258*/            OPC_EmitInteger, MVT::i32, 0, 
/*100261*/            OPC_EmitInteger, MVT::i32, 0, 
/*100264*/            OPC_EmitInteger, MVT::i32, 0, 
/*100267*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100279*/            OPC_EmitInteger, MVT::i32, 0, 
/*100282*/            OPC_EmitInteger, MVT::i32, 0, 
/*100285*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100297*/            OPC_EmitInteger, MVT::i32, 0, 
/*100300*/            OPC_EmitInteger, MVT::i32, 0, 
/*100303*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100315*/            OPC_EmitInteger, MVT::i32, 1, 
/*100318*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100321*/            OPC_EmitInteger, MVT::i32, 0, 
/*100324*/            OPC_EmitInteger, MVT::i32, 0, 
/*100327*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100351*/          /*Scope*/ 103, /*->100455*/
/*100352*/            OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*100354*/            OPC_MoveParent,
/*100355*/            OPC_CheckType, MVT::i32,
/*100357*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100359*/            OPC_EmitInteger, MVT::i32, 0, 
/*100362*/            OPC_EmitInteger, MVT::i32, 0, 
/*100365*/            OPC_EmitInteger, MVT::i32, 0, 
/*100368*/            OPC_EmitInteger, MVT::i32, 0, 
/*100371*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100383*/            OPC_EmitInteger, MVT::i32, 0, 
/*100386*/            OPC_EmitInteger, MVT::i32, 0, 
/*100389*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100401*/            OPC_EmitInteger, MVT::i32, 0, 
/*100404*/            OPC_EmitInteger, MVT::i32, 0, 
/*100407*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100419*/            OPC_EmitInteger, MVT::i32, 1, 
/*100422*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100425*/            OPC_EmitInteger, MVT::i32, 0, 
/*100428*/            OPC_EmitInteger, MVT::i32, 0, 
/*100431*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100455*/          /*Scope*/ 103, /*->100559*/
/*100456*/            OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*100458*/            OPC_MoveParent,
/*100459*/            OPC_CheckType, MVT::i32,
/*100461*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100463*/            OPC_EmitInteger, MVT::i32, 0, 
/*100466*/            OPC_EmitInteger, MVT::i32, 0, 
/*100469*/            OPC_EmitInteger, MVT::i32, 0, 
/*100472*/            OPC_EmitInteger, MVT::i32, 0, 
/*100475*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100487*/            OPC_EmitInteger, MVT::i32, 0, 
/*100490*/            OPC_EmitInteger, MVT::i32, 0, 
/*100493*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100505*/            OPC_EmitInteger, MVT::i32, 0, 
/*100508*/            OPC_EmitInteger, MVT::i32, 0, 
/*100511*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100523*/            OPC_EmitInteger, MVT::i32, 1, 
/*100526*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100529*/            OPC_EmitInteger, MVT::i32, 0, 
/*100532*/            OPC_EmitInteger, MVT::i32, 0, 
/*100535*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100559*/          0, /*End of Scope*/
/*100560*/        /*Scope*/ 103, /*->100664*/
/*100561*/          OPC_CheckCondCode, ISD::SETEQ,
/*100563*/          OPC_MoveParent,
/*100564*/          OPC_CheckType, MVT::f32,
/*100566*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100568*/          OPC_EmitInteger, MVT::i32, 0, 
/*100571*/          OPC_EmitInteger, MVT::i32, 0, 
/*100574*/          OPC_EmitInteger, MVT::i32, 0, 
/*100577*/          OPC_EmitInteger, MVT::i32, 0, 
/*100580*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100592*/          OPC_EmitInteger, MVT::i32, 0, 
/*100595*/          OPC_EmitInteger, MVT::i32, 0, 
/*100598*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100610*/          OPC_EmitInteger, MVT::i32, 0, 
/*100613*/          OPC_EmitInteger, MVT::i32, 0, 
/*100616*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100628*/          OPC_EmitInteger, MVT::i32, 1, 
/*100631*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100634*/          OPC_EmitInteger, MVT::i32, 0, 
/*100637*/          OPC_EmitInteger, MVT::i32, 0, 
/*100640*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*100664*/        /*Scope*/ 103, /*->100768*/
/*100665*/          OPC_CheckCondCode, ISD::SETGT,
/*100667*/          OPC_MoveParent,
/*100668*/          OPC_CheckType, MVT::f32,
/*100670*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100672*/          OPC_EmitInteger, MVT::i32, 0, 
/*100675*/          OPC_EmitInteger, MVT::i32, 0, 
/*100678*/          OPC_EmitInteger, MVT::i32, 0, 
/*100681*/          OPC_EmitInteger, MVT::i32, 0, 
/*100684*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100696*/          OPC_EmitInteger, MVT::i32, 0, 
/*100699*/          OPC_EmitInteger, MVT::i32, 0, 
/*100702*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100714*/          OPC_EmitInteger, MVT::i32, 0, 
/*100717*/          OPC_EmitInteger, MVT::i32, 0, 
/*100720*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100732*/          OPC_EmitInteger, MVT::i32, 1, 
/*100735*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100738*/          OPC_EmitInteger, MVT::i32, 0, 
/*100741*/          OPC_EmitInteger, MVT::i32, 0, 
/*100744*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*100768*/        /*Scope*/ 103, /*->100872*/
/*100769*/          OPC_CheckCondCode, ISD::SETGE,
/*100771*/          OPC_MoveParent,
/*100772*/          OPC_CheckType, MVT::f32,
/*100774*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100776*/          OPC_EmitInteger, MVT::i32, 0, 
/*100779*/          OPC_EmitInteger, MVT::i32, 0, 
/*100782*/          OPC_EmitInteger, MVT::i32, 0, 
/*100785*/          OPC_EmitInteger, MVT::i32, 0, 
/*100788*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100800*/          OPC_EmitInteger, MVT::i32, 0, 
/*100803*/          OPC_EmitInteger, MVT::i32, 0, 
/*100806*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100818*/          OPC_EmitInteger, MVT::i32, 0, 
/*100821*/          OPC_EmitInteger, MVT::i32, 0, 
/*100824*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100836*/          OPC_EmitInteger, MVT::i32, 1, 
/*100839*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100842*/          OPC_EmitInteger, MVT::i32, 0, 
/*100845*/          OPC_EmitInteger, MVT::i32, 0, 
/*100848*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*100872*/        0, /*End of Scope*/
/*100873*/      /*Scope*/ 120, /*->100994*/
/*100874*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100885*/        OPC_RecordChild2, // #1 = $src1
/*100886*/        OPC_RecordChild3, // #2 = $src2
/*100887*/        OPC_MoveChild4,
/*100888*/        OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*100891*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*100893*/        OPC_MoveParent,
/*100894*/        OPC_CheckType, MVT::i32,
/*100896*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100898*/        OPC_EmitInteger, MVT::i32, 0, 
/*100901*/        OPC_EmitInteger, MVT::i32, 0, 
/*100904*/        OPC_EmitInteger, MVT::i32, 0, 
/*100907*/        OPC_EmitInteger, MVT::i32, 0, 
/*100910*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100922*/        OPC_EmitInteger, MVT::i32, 0, 
/*100925*/        OPC_EmitInteger, MVT::i32, 0, 
/*100928*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100940*/        OPC_EmitInteger, MVT::i32, 0, 
/*100943*/        OPC_EmitInteger, MVT::i32, 0, 
/*100946*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100958*/        OPC_EmitInteger, MVT::i32, 1, 
/*100961*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100964*/        OPC_EmitInteger, MVT::i32, 0, 
/*100967*/        OPC_EmitInteger, MVT::i32, 0, 
/*100970*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*100994*/      0, /*End of Scope*/
/*100995*/    0, /*End of Scope*/
/*100996*/  /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->101150
/*101000*/    OPC_RecordMemRef,
/*101001*/    OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*101002*/    OPC_Scope, 60, /*->101064*/ // 2 children in Scope
/*101004*/      OPC_CaptureGlueInput,
/*101005*/      OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*101006*/      OPC_RecordChild2, // #2 = $cmp
/*101007*/      OPC_RecordChild3, // #3 = $swap
/*101008*/      OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->101036
/*101011*/        OPC_CheckPredicate, 54, // Predicate_si_atomic_cmp_swap_32_local
/*101013*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101015*/        OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*101018*/        OPC_EmitMergeInputChains1_0,
/*101019*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*101022*/        OPC_EmitInteger, MVT::i1, 0, 
/*101025*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*101036*/      /*SwitchType*/ 25, MVT::i64,// ->101063
/*101038*/        OPC_CheckPredicate, 55, // Predicate_si_atomic_cmp_swap_64_local
/*101040*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101042*/        OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*101045*/        OPC_EmitMergeInputChains1_0,
/*101046*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*101049*/        OPC_EmitInteger, MVT::i1, 0, 
/*101052*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*101063*/      0, // EndSwitchType
/*101064*/    /*Scope*/ 84, /*->101149*/
/*101065*/      OPC_RecordChild1, // #1 = $src0
/*101066*/      OPC_CheckChild1Type, MVT::i32,
/*101068*/      OPC_RecordChild2, // #2 = $src1
/*101069*/      OPC_RecordChild3, // #3 = $src2
/*101070*/      OPC_CheckPredicate, 54, // Predicate_atomic_cmp_swap_32_local
/*101072*/      OPC_CheckType, MVT::i32,
/*101074*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*101076*/      OPC_EmitMergeInputChains1_0,
/*101077*/      OPC_EmitInteger, MVT::i32, 0, 
/*101080*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101092*/      OPC_EmitInteger, MVT::i32, 0, 
/*101095*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101107*/      OPC_EmitInteger, MVT::i32, 0, 
/*101110*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101122*/      OPC_EmitInteger, MVT::i32, 1, 
/*101125*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101128*/      OPC_EmitInteger, MVT::i32, 0, 
/*101131*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101149*/    0, /*End of Scope*/
/*101150*/  /*SwitchOpcode*/ 103|128,2/*359*/, TARGET_VAL(ISD::FP_TO_UINT),// ->101513
/*101154*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*101155*/    OPC_Scope, 1|128,2/*257*/, /*->101415*/ // 3 children in Scope
/*101158*/      OPC_CheckChild0Type, MVT::f32,
/*101160*/      OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->101196
/*101163*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101165*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*101168*/        OPC_EmitInteger, MVT::i32, 0, 
/*101171*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*101178*/        OPC_EmitInteger, MVT::i1, 0, 
/*101181*/        OPC_EmitInteger, MVT::i32, 0, 
/*101184*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*101196*/      /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->101414
/*101199*/        OPC_Scope, 66, /*->101267*/ // 3 children in Scope
/*101201*/          OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*101203*/          OPC_EmitInteger, MVT::i32, 1, 
/*101206*/          OPC_EmitInteger, MVT::i32, 0, 
/*101209*/          OPC_EmitInteger, MVT::i32, 0, 
/*101212*/          OPC_EmitInteger, MVT::i32, 0, 
/*101215*/          OPC_EmitInteger, MVT::i32, 0, 
/*101218*/          OPC_EmitInteger, MVT::i32, 0, 
/*101221*/          OPC_EmitInteger, MVT::i32, 0, 
/*101224*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101236*/          OPC_EmitInteger, MVT::i32, 1, 
/*101239*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101242*/          OPC_EmitInteger, MVT::i32, 0, 
/*101245*/          OPC_EmitInteger, MVT::i32, 0, 
/*101248*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*101267*/        /*Scope*/ 2|128,1/*130*/, /*->101399*/
/*101269*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*101271*/          OPC_EmitInteger, MVT::i32, 1, 
/*101274*/          OPC_EmitInteger, MVT::i32, 0, 
/*101277*/          OPC_EmitInteger, MVT::i32, 0, 
/*101280*/          OPC_EmitInteger, MVT::i32, 0, 
/*101283*/          OPC_EmitInteger, MVT::i32, 1, 
/*101286*/          OPC_EmitInteger, MVT::i32, 0, 
/*101289*/          OPC_EmitInteger, MVT::i32, 0, 
/*101292*/          OPC_EmitInteger, MVT::i32, 0, 
/*101295*/          OPC_EmitInteger, MVT::i32, 0, 
/*101298*/          OPC_EmitInteger, MVT::i32, 0, 
/*101301*/          OPC_EmitInteger, MVT::i32, 0, 
/*101304*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101316*/          OPC_EmitInteger, MVT::i32, 1, 
/*101319*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101322*/          OPC_EmitInteger, MVT::i32, 0, 
/*101325*/          OPC_EmitInteger, MVT::i32, 0, 
/*101328*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*101347*/          OPC_EmitInteger, MVT::i32, 0, 
/*101350*/          OPC_EmitInteger, MVT::i32, 0, 
/*101353*/          OPC_EmitInteger, MVT::i32, 0, 
/*101356*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101368*/          OPC_EmitInteger, MVT::i32, 1, 
/*101371*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101374*/          OPC_EmitInteger, MVT::i32, 0, 
/*101377*/          OPC_EmitInteger, MVT::i32, 0, 
/*101380*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*101399*/        /*Scope*/ 13, /*->101413*/
/*101400*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101403*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101413*/        0, /*End of Scope*/
/*101414*/      0, // EndSwitchType
/*101415*/    /*Scope*/ 58, /*->101474*/
/*101416*/      OPC_CheckChild0Type, MVT::f64,
/*101418*/      OPC_SwitchType /*2 cases */, 37, MVT::i1,// ->101458
/*101421*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101423*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*101426*/        OPC_EmitInteger, MVT::i32, 0, 
/*101429*/        OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*101440*/        OPC_EmitInteger, MVT::i1, 0, 
/*101443*/        OPC_EmitInteger, MVT::i32, 0, 
/*101446*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*101458*/      /*SwitchType*/ 13, MVT::i32,// ->101473
/*101460*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101463*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101473*/      0, // EndSwitchType
/*101474*/    /*Scope*/ 37, /*->101512*/
/*101475*/      OPC_CheckChild0Type, MVT::f16,
/*101477*/      OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->101496
/*101480*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101482*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*101489*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_uint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*101496*/      /*SwitchType*/ 13, MVT::i16,// ->101511
/*101498*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101501*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101511*/      0, // EndSwitchType
/*101512*/    0, /*End of Scope*/
/*101513*/  /*SwitchOpcode*/ 85|128,3/*469*/, TARGET_VAL(ISD::FP_TO_SINT),// ->101986
/*101517*/    OPC_Scope, 56|128,2/*312*/, /*->101832*/ // 3 children in Scope
/*101520*/      OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*101521*/      OPC_Scope, 115|128,1/*243*/, /*->101767*/ // 3 children in Scope
/*101524*/        OPC_CheckChild0Type, MVT::f32,
/*101526*/        OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->101562
/*101529*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101531*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*101534*/          OPC_EmitInteger, MVT::i32, 0, 
/*101537*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*101544*/          OPC_EmitInteger, MVT::i1, 0, 
/*101547*/          OPC_EmitInteger, MVT::i32, 0, 
/*101550*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*101562*/        /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->101766
/*101565*/          OPC_Scope, 66, /*->101633*/ // 2 children in Scope
/*101567*/            OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*101569*/            OPC_EmitInteger, MVT::i32, 1, 
/*101572*/            OPC_EmitInteger, MVT::i32, 0, 
/*101575*/            OPC_EmitInteger, MVT::i32, 0, 
/*101578*/            OPC_EmitInteger, MVT::i32, 0, 
/*101581*/            OPC_EmitInteger, MVT::i32, 0, 
/*101584*/            OPC_EmitInteger, MVT::i32, 0, 
/*101587*/            OPC_EmitInteger, MVT::i32, 0, 
/*101590*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101602*/            OPC_EmitInteger, MVT::i32, 1, 
/*101605*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101608*/            OPC_EmitInteger, MVT::i32, 0, 
/*101611*/            OPC_EmitInteger, MVT::i32, 0, 
/*101614*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*101633*/          /*Scope*/ 2|128,1/*130*/, /*->101765*/
/*101635*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*101637*/            OPC_EmitInteger, MVT::i32, 1, 
/*101640*/            OPC_EmitInteger, MVT::i32, 0, 
/*101643*/            OPC_EmitInteger, MVT::i32, 0, 
/*101646*/            OPC_EmitInteger, MVT::i32, 0, 
/*101649*/            OPC_EmitInteger, MVT::i32, 1, 
/*101652*/            OPC_EmitInteger, MVT::i32, 0, 
/*101655*/            OPC_EmitInteger, MVT::i32, 0, 
/*101658*/            OPC_EmitInteger, MVT::i32, 0, 
/*101661*/            OPC_EmitInteger, MVT::i32, 0, 
/*101664*/            OPC_EmitInteger, MVT::i32, 0, 
/*101667*/            OPC_EmitInteger, MVT::i32, 0, 
/*101670*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101682*/            OPC_EmitInteger, MVT::i32, 1, 
/*101685*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101688*/            OPC_EmitInteger, MVT::i32, 0, 
/*101691*/            OPC_EmitInteger, MVT::i32, 0, 
/*101694*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*101713*/            OPC_EmitInteger, MVT::i32, 0, 
/*101716*/            OPC_EmitInteger, MVT::i32, 0, 
/*101719*/            OPC_EmitInteger, MVT::i32, 0, 
/*101722*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101734*/            OPC_EmitInteger, MVT::i32, 1, 
/*101737*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101740*/            OPC_EmitInteger, MVT::i32, 0, 
/*101743*/            OPC_EmitInteger, MVT::i32, 0, 
/*101746*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*101765*/          0, /*End of Scope*/
/*101766*/        0, // EndSwitchType
/*101767*/      /*Scope*/ 42, /*->101810*/
/*101768*/        OPC_CheckChild0Type, MVT::f64,
/*101770*/        OPC_CheckType, MVT::i1,
/*101772*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101774*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*101777*/        OPC_EmitInteger, MVT::i32, 0, 
/*101780*/        OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*101792*/        OPC_EmitInteger, MVT::i1, 0, 
/*101795*/        OPC_EmitInteger, MVT::i32, 0, 
/*101798*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*101810*/      /*Scope*/ 20, /*->101831*/
/*101811*/        OPC_CheckChild0Type, MVT::f16,
/*101813*/        OPC_CheckType, MVT::i32,
/*101815*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101817*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*101824*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_sint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*101831*/      0, /*End of Scope*/
/*101832*/    /*Scope*/ 95, /*->101928*/
/*101833*/      OPC_MoveChild0,
/*101834*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*101837*/      OPC_Scope, 66, /*->101905*/ // 2 children in Scope
/*101839*/        OPC_MoveChild0,
/*101840*/        OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*101843*/        OPC_Scope, 29, /*->101874*/ // 2 children in Scope
/*101845*/          OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*101846*/          OPC_MoveChild1,
/*101847*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*101850*/          OPC_CheckPredicate, 56, // Predicate_FP_HALF
/*101852*/          OPC_MoveParent,
/*101853*/          OPC_MoveParent,
/*101854*/          OPC_CheckType, MVT::f32,
/*101856*/          OPC_MoveParent,
/*101857*/          OPC_CheckPredicate, 57, // Predicate_cvt_rpi_i32_f32
/*101859*/          OPC_CheckType, MVT::i32,
/*101861*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101864*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101874*/        /*Scope*/ 29, /*->101904*/
/*101875*/          OPC_MoveChild0,
/*101876*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*101879*/          OPC_CheckPredicate, 56, // Predicate_FP_HALF
/*101881*/          OPC_MoveParent,
/*101882*/          OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*101883*/          OPC_MoveParent,
/*101884*/          OPC_CheckType, MVT::f32,
/*101886*/          OPC_MoveParent,
/*101887*/          OPC_CheckPredicate, 57, // Predicate_cvt_rpi_i32_f32
/*101889*/          OPC_CheckType, MVT::i32,
/*101891*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101894*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101904*/        0, /*End of Scope*/
/*101905*/      /*Scope*/ 21, /*->101927*/
/*101906*/        OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*101907*/        OPC_CheckType, MVT::f32,
/*101909*/        OPC_MoveParent,
/*101910*/        OPC_CheckPredicate, 58, // Predicate_cvt_flr_i32_f32
/*101912*/        OPC_CheckType, MVT::i32,
/*101914*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101917*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101927*/      0, /*End of Scope*/
/*101928*/    /*Scope*/ 56, /*->101985*/
/*101929*/      OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*101930*/      OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->101967
/*101933*/        OPC_Scope, 15, /*->101950*/ // 2 children in Scope
/*101935*/          OPC_CheckChild0Type, MVT::f64,
/*101937*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101940*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101950*/        /*Scope*/ 15, /*->101966*/
/*101951*/          OPC_CheckChild0Type, MVT::f32,
/*101953*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101956*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101966*/        0, /*End of Scope*/
/*101967*/      /*SwitchType*/ 15, MVT::i16,// ->101984
/*101969*/        OPC_CheckChild0Type, MVT::f16,
/*101971*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*101974*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*101984*/      0, // EndSwitchType
/*101985*/    0, /*End of Scope*/
/*101986*/  /*SwitchOpcode*/ 31|128,11/*1439*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->103429
/*101990*/    OPC_RecordChild0, // #0 = $src
/*101991*/    OPC_SwitchType /*2 cases */, 75|128,5/*715*/, MVT::i32,// ->102710
/*101995*/      OPC_Scope, 116, /*->102113*/ // 4 children in Scope
/*101997*/        OPC_CheckChild0Type, MVT::v2i32,
/*101999*/        OPC_Scope, 15, /*->102016*/ // 5 children in Scope
/*102001*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102002*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102004*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102007*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102016*/        /*Scope*/ 32, /*->102049*/
/*102017*/          OPC_CheckChild1Integer, 0, 
/*102019*/          OPC_Scope, 13, /*->102034*/ // 2 children in Scope
/*102021*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102023*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102026*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*102034*/          /*Scope*/ 13, /*->102048*/
/*102035*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102037*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102040*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*102048*/          0, /*End of Scope*/
/*102049*/        /*Scope*/ 32, /*->102082*/
/*102050*/          OPC_CheckChild1Integer, 1, 
/*102052*/          OPC_Scope, 13, /*->102067*/ // 2 children in Scope
/*102054*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102056*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102059*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*102067*/          /*Scope*/ 13, /*->102081*/
/*102068*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102070*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102073*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*102081*/          0, /*End of Scope*/
/*102082*/        /*Scope*/ 15, /*->102098*/
/*102083*/          OPC_CheckChild1Integer, 2, 
/*102085*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102087*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102090*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*102098*/        /*Scope*/ 13, /*->102112*/
/*102099*/          OPC_RecordChild1, // #1 = $index
/*102100*/          OPC_CheckChild1Type, MVT::i32,
/*102102*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102104*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*102112*/        0, /*End of Scope*/
/*102113*/      /*Scope*/ 38|128,1/*166*/, /*->102281*/
/*102115*/        OPC_CheckChild0Type, MVT::v4i32,
/*102117*/        OPC_Scope, 15, /*->102134*/ // 6 children in Scope
/*102119*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102120*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102122*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102125*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102134*/        /*Scope*/ 32, /*->102167*/
/*102135*/          OPC_CheckChild1Integer, 0, 
/*102137*/          OPC_Scope, 13, /*->102152*/ // 2 children in Scope
/*102139*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102141*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102144*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*102152*/          /*Scope*/ 13, /*->102166*/
/*102153*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102155*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102158*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*102166*/          0, /*End of Scope*/
/*102167*/        /*Scope*/ 32, /*->102200*/
/*102168*/          OPC_CheckChild1Integer, 1, 
/*102170*/          OPC_Scope, 13, /*->102185*/ // 2 children in Scope
/*102172*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102174*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102177*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*102185*/          /*Scope*/ 13, /*->102199*/
/*102186*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102188*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102191*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*102199*/          0, /*End of Scope*/
/*102200*/        /*Scope*/ 32, /*->102233*/
/*102201*/          OPC_CheckChild1Integer, 2, 
/*102203*/          OPC_Scope, 13, /*->102218*/ // 2 children in Scope
/*102205*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102207*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102210*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*102218*/          /*Scope*/ 13, /*->102232*/
/*102219*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102221*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102224*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*102232*/          0, /*End of Scope*/
/*102233*/        /*Scope*/ 32, /*->102266*/
/*102234*/          OPC_CheckChild1Integer, 3, 
/*102236*/          OPC_Scope, 13, /*->102251*/ // 2 children in Scope
/*102238*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102240*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102243*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*102251*/          /*Scope*/ 13, /*->102265*/
/*102252*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102254*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102257*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*102265*/          0, /*End of Scope*/
/*102266*/        /*Scope*/ 13, /*->102280*/
/*102267*/          OPC_RecordChild1, // #1 = $index
/*102268*/          OPC_CheckChild1Type, MVT::i32,
/*102270*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102272*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*102280*/        0, /*End of Scope*/
/*102281*/      /*Scope*/ 20|128,1/*148*/, /*->102431*/
/*102283*/        OPC_CheckChild0Type, MVT::v8i32,
/*102285*/        OPC_Scope, 15, /*->102302*/ // 9 children in Scope
/*102287*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102288*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102290*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102293*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102302*/        /*Scope*/ 15, /*->102318*/
/*102303*/          OPC_CheckChild1Integer, 0, 
/*102305*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102307*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102310*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*102318*/        /*Scope*/ 15, /*->102334*/
/*102319*/          OPC_CheckChild1Integer, 1, 
/*102321*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102323*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102326*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*102334*/        /*Scope*/ 15, /*->102350*/
/*102335*/          OPC_CheckChild1Integer, 2, 
/*102337*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102339*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102342*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*102350*/        /*Scope*/ 15, /*->102366*/
/*102351*/          OPC_CheckChild1Integer, 3, 
/*102353*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102355*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102358*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*102366*/        /*Scope*/ 15, /*->102382*/
/*102367*/          OPC_CheckChild1Integer, 4, 
/*102369*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102371*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*102374*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*102382*/        /*Scope*/ 15, /*->102398*/
/*102383*/          OPC_CheckChild1Integer, 5, 
/*102385*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102387*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*102390*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*102398*/        /*Scope*/ 15, /*->102414*/
/*102399*/          OPC_CheckChild1Integer, 6, 
/*102401*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102403*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*102406*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*102414*/        /*Scope*/ 15, /*->102430*/
/*102415*/          OPC_CheckChild1Integer, 7, 
/*102417*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102419*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*102422*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*102430*/        0, /*End of Scope*/
/*102431*/      /*Scope*/ 20|128,2/*276*/, /*->102709*/
/*102433*/        OPC_CheckChild0Type, MVT::v16i32,
/*102435*/        OPC_Scope, 15, /*->102452*/ // 17 children in Scope
/*102437*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102438*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102440*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102443*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102452*/        /*Scope*/ 15, /*->102468*/
/*102453*/          OPC_CheckChild1Integer, 0, 
/*102455*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102457*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102460*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*102468*/        /*Scope*/ 15, /*->102484*/
/*102469*/          OPC_CheckChild1Integer, 1, 
/*102471*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102473*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102476*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*102484*/        /*Scope*/ 15, /*->102500*/
/*102485*/          OPC_CheckChild1Integer, 2, 
/*102487*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102489*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102492*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*102500*/        /*Scope*/ 15, /*->102516*/
/*102501*/          OPC_CheckChild1Integer, 3, 
/*102503*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102505*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102508*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*102516*/        /*Scope*/ 15, /*->102532*/
/*102517*/          OPC_CheckChild1Integer, 4, 
/*102519*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102521*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*102524*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*102532*/        /*Scope*/ 15, /*->102548*/
/*102533*/          OPC_CheckChild1Integer, 5, 
/*102535*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102537*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*102540*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*102548*/        /*Scope*/ 15, /*->102564*/
/*102549*/          OPC_CheckChild1Integer, 6, 
/*102551*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102553*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*102556*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*102564*/        /*Scope*/ 15, /*->102580*/
/*102565*/          OPC_CheckChild1Integer, 7, 
/*102567*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102569*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*102572*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*102580*/        /*Scope*/ 15, /*->102596*/
/*102581*/          OPC_CheckChild1Integer, 8, 
/*102583*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102585*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*102588*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*102596*/        /*Scope*/ 15, /*->102612*/
/*102597*/          OPC_CheckChild1Integer, 9, 
/*102599*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102601*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*102604*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*102612*/        /*Scope*/ 15, /*->102628*/
/*102613*/          OPC_CheckChild1Integer, 10, 
/*102615*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102617*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*102620*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*102628*/        /*Scope*/ 15, /*->102644*/
/*102629*/          OPC_CheckChild1Integer, 11, 
/*102631*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102633*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*102636*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*102644*/        /*Scope*/ 15, /*->102660*/
/*102645*/          OPC_CheckChild1Integer, 12, 
/*102647*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102649*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*102652*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*102660*/        /*Scope*/ 15, /*->102676*/
/*102661*/          OPC_CheckChild1Integer, 13, 
/*102663*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102665*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*102668*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*102676*/        /*Scope*/ 15, /*->102692*/
/*102677*/          OPC_CheckChild1Integer, 14, 
/*102679*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102681*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*102684*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*102692*/        /*Scope*/ 15, /*->102708*/
/*102693*/          OPC_CheckChild1Integer, 15, 
/*102695*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102697*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*102700*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*102708*/        0, /*End of Scope*/
/*102709*/      0, /*End of Scope*/
/*102710*/    /*SwitchType*/ 75|128,5/*715*/, MVT::f32,// ->103428
/*102713*/      OPC_Scope, 116, /*->102831*/ // 4 children in Scope
/*102715*/        OPC_CheckChild0Type, MVT::v2f32,
/*102717*/        OPC_Scope, 15, /*->102734*/ // 5 children in Scope
/*102719*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102720*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102722*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102725*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102734*/        /*Scope*/ 32, /*->102767*/
/*102735*/          OPC_CheckChild1Integer, 0, 
/*102737*/          OPC_Scope, 13, /*->102752*/ // 2 children in Scope
/*102739*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102741*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102744*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*102752*/          /*Scope*/ 13, /*->102766*/
/*102753*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102755*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102758*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*102766*/          0, /*End of Scope*/
/*102767*/        /*Scope*/ 32, /*->102800*/
/*102768*/          OPC_CheckChild1Integer, 1, 
/*102770*/          OPC_Scope, 13, /*->102785*/ // 2 children in Scope
/*102772*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102774*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102777*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*102785*/          /*Scope*/ 13, /*->102799*/
/*102786*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102788*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102791*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*102799*/          0, /*End of Scope*/
/*102800*/        /*Scope*/ 15, /*->102816*/
/*102801*/          OPC_CheckChild1Integer, 2, 
/*102803*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102805*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102808*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*102816*/        /*Scope*/ 13, /*->102830*/
/*102817*/          OPC_RecordChild1, // #1 = $index
/*102818*/          OPC_CheckChild1Type, MVT::i32,
/*102820*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102822*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*102830*/        0, /*End of Scope*/
/*102831*/      /*Scope*/ 38|128,1/*166*/, /*->102999*/
/*102833*/        OPC_CheckChild0Type, MVT::v4f32,
/*102835*/        OPC_Scope, 15, /*->102852*/ // 6 children in Scope
/*102837*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102838*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102840*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102843*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102852*/        /*Scope*/ 32, /*->102885*/
/*102853*/          OPC_CheckChild1Integer, 0, 
/*102855*/          OPC_Scope, 13, /*->102870*/ // 2 children in Scope
/*102857*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102859*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102862*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*102870*/          /*Scope*/ 13, /*->102884*/
/*102871*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102873*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102876*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*102884*/          0, /*End of Scope*/
/*102885*/        /*Scope*/ 32, /*->102918*/
/*102886*/          OPC_CheckChild1Integer, 1, 
/*102888*/          OPC_Scope, 13, /*->102903*/ // 2 children in Scope
/*102890*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102892*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102895*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*102903*/          /*Scope*/ 13, /*->102917*/
/*102904*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102906*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102909*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*102917*/          0, /*End of Scope*/
/*102918*/        /*Scope*/ 32, /*->102951*/
/*102919*/          OPC_CheckChild1Integer, 2, 
/*102921*/          OPC_Scope, 13, /*->102936*/ // 2 children in Scope
/*102923*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102925*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102928*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*102936*/          /*Scope*/ 13, /*->102950*/
/*102937*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102939*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102942*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*102950*/          0, /*End of Scope*/
/*102951*/        /*Scope*/ 32, /*->102984*/
/*102952*/          OPC_CheckChild1Integer, 3, 
/*102954*/          OPC_Scope, 13, /*->102969*/ // 2 children in Scope
/*102956*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102958*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102961*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*102969*/          /*Scope*/ 13, /*->102983*/
/*102970*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102972*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102975*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*102983*/          0, /*End of Scope*/
/*102984*/        /*Scope*/ 13, /*->102998*/
/*102985*/          OPC_RecordChild1, // #1 = $index
/*102986*/          OPC_CheckChild1Type, MVT::i32,
/*102988*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102990*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*102998*/        0, /*End of Scope*/
/*102999*/      /*Scope*/ 20|128,1/*148*/, /*->103149*/
/*103001*/        OPC_CheckChild0Type, MVT::v8f32,
/*103003*/        OPC_Scope, 15, /*->103020*/ // 9 children in Scope
/*103005*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*103006*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103008*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*103011*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*103020*/        /*Scope*/ 15, /*->103036*/
/*103021*/          OPC_CheckChild1Integer, 0, 
/*103023*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103025*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*103028*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*103036*/        /*Scope*/ 15, /*->103052*/
/*103037*/          OPC_CheckChild1Integer, 1, 
/*103039*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103041*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*103044*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*103052*/        /*Scope*/ 15, /*->103068*/
/*103053*/          OPC_CheckChild1Integer, 2, 
/*103055*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103057*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*103060*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*103068*/        /*Scope*/ 15, /*->103084*/
/*103069*/          OPC_CheckChild1Integer, 3, 
/*103071*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103073*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*103076*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*103084*/        /*Scope*/ 15, /*->103100*/
/*103085*/          OPC_CheckChild1Integer, 4, 
/*103087*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103089*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*103092*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*103100*/        /*Scope*/ 15, /*->103116*/
/*103101*/          OPC_CheckChild1Integer, 5, 
/*103103*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103105*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*103108*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*103116*/        /*Scope*/ 15, /*->103132*/
/*103117*/          OPC_CheckChild1Integer, 6, 
/*103119*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103121*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*103124*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*103132*/        /*Scope*/ 15, /*->103148*/
/*103133*/          OPC_CheckChild1Integer, 7, 
/*103135*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103137*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*103140*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*103148*/        0, /*End of Scope*/
/*103149*/      /*Scope*/ 20|128,2/*276*/, /*->103427*/
/*103151*/        OPC_CheckChild0Type, MVT::v16f32,
/*103153*/        OPC_Scope, 15, /*->103170*/ // 17 children in Scope
/*103155*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*103156*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103158*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*103161*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*103170*/        /*Scope*/ 15, /*->103186*/
/*103171*/          OPC_CheckChild1Integer, 0, 
/*103173*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103175*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*103178*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*103186*/        /*Scope*/ 15, /*->103202*/
/*103187*/          OPC_CheckChild1Integer, 1, 
/*103189*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103191*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*103194*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*103202*/        /*Scope*/ 15, /*->103218*/
/*103203*/          OPC_CheckChild1Integer, 2, 
/*103205*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103207*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*103210*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*103218*/        /*Scope*/ 15, /*->103234*/
/*103219*/          OPC_CheckChild1Integer, 3, 
/*103221*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103223*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*103226*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*103234*/        /*Scope*/ 15, /*->103250*/
/*103235*/          OPC_CheckChild1Integer, 4, 
/*103237*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103239*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*103242*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*103250*/        /*Scope*/ 15, /*->103266*/
/*103251*/          OPC_CheckChild1Integer, 5, 
/*103253*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103255*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*103258*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*103266*/        /*Scope*/ 15, /*->103282*/
/*103267*/          OPC_CheckChild1Integer, 6, 
/*103269*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103271*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*103274*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*103282*/        /*Scope*/ 15, /*->103298*/
/*103283*/          OPC_CheckChild1Integer, 7, 
/*103285*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103287*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*103290*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*103298*/        /*Scope*/ 15, /*->103314*/
/*103299*/          OPC_CheckChild1Integer, 8, 
/*103301*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103303*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*103306*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*103314*/        /*Scope*/ 15, /*->103330*/
/*103315*/          OPC_CheckChild1Integer, 9, 
/*103317*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103319*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*103322*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*103330*/        /*Scope*/ 15, /*->103346*/
/*103331*/          OPC_CheckChild1Integer, 10, 
/*103333*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103335*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*103338*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*103346*/        /*Scope*/ 15, /*->103362*/
/*103347*/          OPC_CheckChild1Integer, 11, 
/*103349*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103351*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*103354*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*103362*/        /*Scope*/ 15, /*->103378*/
/*103363*/          OPC_CheckChild1Integer, 12, 
/*103365*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103367*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*103370*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*103378*/        /*Scope*/ 15, /*->103394*/
/*103379*/          OPC_CheckChild1Integer, 13, 
/*103381*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103383*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*103386*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*103394*/        /*Scope*/ 15, /*->103410*/
/*103395*/          OPC_CheckChild1Integer, 14, 
/*103397*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103399*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*103402*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*103410*/        /*Scope*/ 15, /*->103426*/
/*103411*/          OPC_CheckChild1Integer, 15, 
/*103413*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103415*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*103418*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*103426*/        0, /*End of Scope*/
/*103427*/      0, /*End of Scope*/
/*103428*/    0, // EndSwitchType
/*103429*/  /*SwitchOpcode*/ 61|128,2/*317*/, TARGET_VAL(ISD::AND),// ->103750
/*103433*/    OPC_Scope, 24|128,1/*152*/, /*->103588*/ // 2 children in Scope
/*103436*/      OPC_MoveChild0,
/*103437*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*103440*/      OPC_RecordChild0, // #0 = $src
/*103441*/      OPC_RecordChild1, // #1 = $rshift
/*103442*/      OPC_CheckChild1Type, MVT::i32,
/*103444*/      OPC_MoveParent,
/*103445*/      OPC_RecordChild1, // #2 = $mask
/*103446*/      OPC_MoveChild1,
/*103447*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*103450*/      OPC_CheckPredicate, 59, // Predicate_IMMZeroBasedBitfieldMask
/*103452*/      OPC_MoveParent,
/*103453*/      OPC_CheckType, MVT::i32,
/*103455*/      OPC_Scope, 21, /*->103478*/ // 2 children in Scope
/*103457*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103459*/        OPC_EmitNodeXForm, 4, 2, // IMMPopCount
/*103462*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*103469*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i16 (IMMPopCount:i32 ?:i32:$mask)))
/*103478*/      /*Scope*/ 108, /*->103587*/
/*103479*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103481*/        OPC_EmitInteger, MVT::i32, 0, 
/*103484*/        OPC_EmitInteger, MVT::i32, 0, 
/*103487*/        OPC_EmitInteger, MVT::i32, 0, 
/*103490*/        OPC_EmitInteger, MVT::i32, 0, 
/*103493*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103505*/        OPC_EmitInteger, MVT::i32, 0, 
/*103508*/        OPC_EmitInteger, MVT::i32, 0, 
/*103511*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103523*/        OPC_EmitNodeXForm, 4, 2, // IMMPopCount
/*103526*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*103533*/        OPC_EmitInteger, MVT::i32, 0, 
/*103536*/        OPC_EmitInteger, MVT::i32, 0, 
/*103539*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103551*/        OPC_EmitInteger, MVT::i32, 1, 
/*103554*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103557*/        OPC_EmitInteger, MVT::i32, 0, 
/*103560*/        OPC_EmitInteger, MVT::i32, 0, 
/*103563*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*103587*/      0, /*End of Scope*/
/*103588*/    /*Scope*/ 31|128,1/*159*/, /*->103749*/
/*103590*/      OPC_RecordChild0, // #0 = $src0
/*103591*/      OPC_RecordChild1, // #1 = $src1
/*103592*/      OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->103710
/*103595*/        OPC_Scope, 100, /*->103697*/ // 2 children in Scope
/*103597*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103599*/          OPC_EmitInteger, MVT::i32, 0, 
/*103602*/          OPC_EmitInteger, MVT::i32, 0, 
/*103605*/          OPC_EmitInteger, MVT::i32, 1, 
/*103608*/          OPC_EmitInteger, MVT::i32, 0, 
/*103611*/          OPC_EmitInteger, MVT::i32, 0, 
/*103614*/          OPC_EmitInteger, MVT::i32, 0, 
/*103617*/          OPC_EmitInteger, MVT::i32, 0, 
/*103620*/          OPC_EmitInteger, MVT::i32, 0, 
/*103623*/          OPC_EmitInteger, MVT::i32, 0, 
/*103626*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103638*/          OPC_EmitInteger, MVT::i32, 0, 
/*103641*/          OPC_EmitInteger, MVT::i32, 0, 
/*103644*/          OPC_EmitInteger, MVT::i32, 0, 
/*103647*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103659*/          OPC_EmitInteger, MVT::i32, 1, 
/*103662*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103665*/          OPC_EmitInteger, MVT::i32, 0, 
/*103668*/          OPC_EmitInteger, MVT::i32, 0, 
/*103671*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*103697*/        /*Scope*/ 11, /*->103709*/
/*103698*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103700*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*103709*/        0, /*End of Scope*/
/*103710*/      /*SwitchType*/ 10, MVT::i16,// ->103722
/*103712*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*103714*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*103722*/      /*SwitchType*/ 11, MVT::i64,// ->103735
/*103724*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103726*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*103735*/      /*SwitchType*/ 11, MVT::i1,// ->103748
/*103737*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103739*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*103748*/      0, // EndSwitchType
/*103749*/    0, /*End of Scope*/
/*103750*/  /*SwitchOpcode*/ 75|128,10/*1355*/, TARGET_VAL(ISD::XOR),// ->105109
/*103754*/    OPC_Scope, 75|128,1/*203*/, /*->103960*/ // 5 children in Scope
/*103757*/      OPC_RecordChild0, // #0 = $z
/*103758*/      OPC_MoveChild1,
/*103759*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*103762*/      OPC_Scope, 19|128,1/*147*/, /*->103912*/ // 2 children in Scope
/*103765*/        OPC_RecordChild0, // #1 = $x
/*103766*/        OPC_MoveChild1,
/*103767*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103770*/        OPC_Scope, 120, /*->103892*/ // 2 children in Scope
/*103772*/          OPC_RecordChild0, // #2 = $y
/*103773*/          OPC_CheckChild1Same, 0,
/*103775*/          OPC_MoveParent,
/*103776*/          OPC_MoveParent,
/*103777*/          OPC_CheckType, MVT::i32,
/*103779*/          OPC_Scope, 98, /*->103879*/ // 2 children in Scope
/*103781*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103783*/            OPC_EmitInteger, MVT::i32, 0, 
/*103786*/            OPC_EmitInteger, MVT::i32, 0, 
/*103789*/            OPC_EmitInteger, MVT::i32, 0, 
/*103792*/            OPC_EmitInteger, MVT::i32, 0, 
/*103795*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103807*/            OPC_EmitInteger, MVT::i32, 0, 
/*103810*/            OPC_EmitInteger, MVT::i32, 0, 
/*103813*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103825*/            OPC_EmitInteger, MVT::i32, 0, 
/*103828*/            OPC_EmitInteger, MVT::i32, 0, 
/*103831*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103843*/            OPC_EmitInteger, MVT::i32, 1, 
/*103846*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103849*/            OPC_EmitInteger, MVT::i32, 0, 
/*103852*/            OPC_EmitInteger, MVT::i32, 0, 
/*103855*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103879*/          /*Scope*/ 11, /*->103891*/
/*103880*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103882*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103891*/          0, /*End of Scope*/
/*103892*/        /*Scope*/ 18, /*->103911*/
/*103893*/          OPC_CheckChild0Same, 0,
/*103895*/          OPC_RecordChild1, // #2 = $y
/*103896*/          OPC_MoveParent,
/*103897*/          OPC_MoveParent,
/*103898*/          OPC_CheckType, MVT::i32,
/*103900*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103902*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103911*/        0, /*End of Scope*/
/*103912*/      /*Scope*/ 46, /*->103959*/
/*103913*/        OPC_MoveChild0,
/*103914*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103917*/        OPC_Scope, 19, /*->103938*/ // 2 children in Scope
/*103919*/          OPC_RecordChild0, // #1 = $y
/*103920*/          OPC_CheckChild1Same, 0,
/*103922*/          OPC_MoveParent,
/*103923*/          OPC_RecordChild1, // #2 = $x
/*103924*/          OPC_MoveParent,
/*103925*/          OPC_CheckType, MVT::i32,
/*103927*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103929*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103938*/        /*Scope*/ 19, /*->103958*/
/*103939*/          OPC_CheckChild0Same, 0,
/*103941*/          OPC_RecordChild1, // #1 = $y
/*103942*/          OPC_MoveParent,
/*103943*/          OPC_RecordChild1, // #2 = $x
/*103944*/          OPC_MoveParent,
/*103945*/          OPC_CheckType, MVT::i32,
/*103947*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103949*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103958*/        0, /*End of Scope*/
/*103959*/      0, /*End of Scope*/
/*103960*/    /*Scope*/ 90, /*->104051*/
/*103961*/      OPC_MoveChild0,
/*103962*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*103965*/      OPC_Scope, 41, /*->104008*/ // 2 children in Scope
/*103967*/        OPC_RecordChild0, // #0 = $x
/*103968*/        OPC_MoveChild1,
/*103969*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103972*/        OPC_RecordChild0, // #1 = $y
/*103973*/        OPC_RecordChild1, // #2 = $z
/*103974*/        OPC_MoveParent,
/*103975*/        OPC_MoveParent,
/*103976*/        OPC_CheckType, MVT::i32,
/*103978*/        OPC_Scope, 13, /*->103993*/ // 2 children in Scope
/*103980*/          OPC_CheckChild1Same, 2,
/*103982*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103984*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103993*/        /*Scope*/ 13, /*->104007*/
/*103994*/          OPC_CheckChild1Same, 1,
/*103996*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103998*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104007*/        0, /*End of Scope*/
/*104008*/      /*Scope*/ 41, /*->104050*/
/*104009*/        OPC_MoveChild0,
/*104010*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*104013*/        OPC_RecordChild0, // #0 = $y
/*104014*/        OPC_RecordChild1, // #1 = $z
/*104015*/        OPC_MoveParent,
/*104016*/        OPC_RecordChild1, // #2 = $x
/*104017*/        OPC_MoveParent,
/*104018*/        OPC_CheckType, MVT::i32,
/*104020*/        OPC_Scope, 13, /*->104035*/ // 2 children in Scope
/*104022*/          OPC_CheckChild1Same, 1,
/*104024*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104026*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104035*/        /*Scope*/ 13, /*->104049*/
/*104036*/          OPC_CheckChild1Same, 0,
/*104038*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104040*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104049*/        0, /*End of Scope*/
/*104050*/      0, /*End of Scope*/
/*104051*/    /*Scope*/ 84|128,2/*340*/, /*->104393*/
/*104053*/      OPC_RecordChild0, // #0 = $z
/*104054*/      OPC_MoveChild1,
/*104055*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*104058*/      OPC_Scope, 110, /*->104170*/ // 2 children in Scope
/*104060*/        OPC_RecordChild0, // #1 = $x
/*104061*/        OPC_MoveChild1,
/*104062*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*104065*/        OPC_CheckChild0Same, 0,
/*104067*/        OPC_RecordChild1, // #2 = $y
/*104068*/        OPC_MoveParent,
/*104069*/        OPC_MoveParent,
/*104070*/        OPC_CheckType, MVT::i32,
/*104072*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104074*/        OPC_EmitInteger, MVT::i32, 0, 
/*104077*/        OPC_EmitInteger, MVT::i32, 0, 
/*104080*/        OPC_EmitInteger, MVT::i32, 0, 
/*104083*/        OPC_EmitInteger, MVT::i32, 0, 
/*104086*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104098*/        OPC_EmitInteger, MVT::i32, 0, 
/*104101*/        OPC_EmitInteger, MVT::i32, 0, 
/*104104*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104116*/        OPC_EmitInteger, MVT::i32, 0, 
/*104119*/        OPC_EmitInteger, MVT::i32, 0, 
/*104122*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104134*/        OPC_EmitInteger, MVT::i32, 1, 
/*104137*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104140*/        OPC_EmitInteger, MVT::i32, 0, 
/*104143*/        OPC_EmitInteger, MVT::i32, 0, 
/*104146*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104170*/      /*Scope*/ 92|128,1/*220*/, /*->104392*/
/*104172*/        OPC_MoveChild0,
/*104173*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*104176*/        OPC_Scope, 106, /*->104284*/ // 2 children in Scope
/*104178*/          OPC_RecordChild0, // #1 = $y
/*104179*/          OPC_CheckChild1Same, 0,
/*104181*/          OPC_MoveParent,
/*104182*/          OPC_RecordChild1, // #2 = $x
/*104183*/          OPC_MoveParent,
/*104184*/          OPC_CheckType, MVT::i32,
/*104186*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104188*/          OPC_EmitInteger, MVT::i32, 0, 
/*104191*/          OPC_EmitInteger, MVT::i32, 0, 
/*104194*/          OPC_EmitInteger, MVT::i32, 0, 
/*104197*/          OPC_EmitInteger, MVT::i32, 0, 
/*104200*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104212*/          OPC_EmitInteger, MVT::i32, 0, 
/*104215*/          OPC_EmitInteger, MVT::i32, 0, 
/*104218*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104230*/          OPC_EmitInteger, MVT::i32, 0, 
/*104233*/          OPC_EmitInteger, MVT::i32, 0, 
/*104236*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104248*/          OPC_EmitInteger, MVT::i32, 1, 
/*104251*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104254*/          OPC_EmitInteger, MVT::i32, 0, 
/*104257*/          OPC_EmitInteger, MVT::i32, 0, 
/*104260*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104284*/        /*Scope*/ 106, /*->104391*/
/*104285*/          OPC_CheckChild0Same, 0,
/*104287*/          OPC_RecordChild1, // #1 = $y
/*104288*/          OPC_MoveParent,
/*104289*/          OPC_RecordChild1, // #2 = $x
/*104290*/          OPC_MoveParent,
/*104291*/          OPC_CheckType, MVT::i32,
/*104293*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104295*/          OPC_EmitInteger, MVT::i32, 0, 
/*104298*/          OPC_EmitInteger, MVT::i32, 0, 
/*104301*/          OPC_EmitInteger, MVT::i32, 0, 
/*104304*/          OPC_EmitInteger, MVT::i32, 0, 
/*104307*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104319*/          OPC_EmitInteger, MVT::i32, 0, 
/*104322*/          OPC_EmitInteger, MVT::i32, 0, 
/*104325*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104337*/          OPC_EmitInteger, MVT::i32, 0, 
/*104340*/          OPC_EmitInteger, MVT::i32, 0, 
/*104343*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104355*/          OPC_EmitInteger, MVT::i32, 1, 
/*104358*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104361*/          OPC_EmitInteger, MVT::i32, 0, 
/*104364*/          OPC_EmitInteger, MVT::i32, 0, 
/*104367*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104391*/        0, /*End of Scope*/
/*104392*/      0, /*End of Scope*/
/*104393*/    /*Scope*/ 56|128,3/*440*/, /*->104835*/
/*104395*/      OPC_MoveChild0,
/*104396*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*104399*/      OPC_Scope, 87|128,1/*215*/, /*->104617*/ // 2 children in Scope
/*104402*/        OPC_RecordChild0, // #0 = $x
/*104403*/        OPC_MoveChild1,
/*104404*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*104407*/        OPC_RecordChild0, // #1 = $y
/*104408*/        OPC_RecordChild1, // #2 = $z
/*104409*/        OPC_MoveParent,
/*104410*/        OPC_MoveParent,
/*104411*/        OPC_CheckType, MVT::i32,
/*104413*/        OPC_Scope, 100, /*->104515*/ // 2 children in Scope
/*104415*/          OPC_CheckChild1Same, 2,
/*104417*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104419*/          OPC_EmitInteger, MVT::i32, 0, 
/*104422*/          OPC_EmitInteger, MVT::i32, 0, 
/*104425*/          OPC_EmitInteger, MVT::i32, 0, 
/*104428*/          OPC_EmitInteger, MVT::i32, 0, 
/*104431*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104443*/          OPC_EmitInteger, MVT::i32, 0, 
/*104446*/          OPC_EmitInteger, MVT::i32, 0, 
/*104449*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104461*/          OPC_EmitInteger, MVT::i32, 0, 
/*104464*/          OPC_EmitInteger, MVT::i32, 0, 
/*104467*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104479*/          OPC_EmitInteger, MVT::i32, 1, 
/*104482*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104485*/          OPC_EmitInteger, MVT::i32, 0, 
/*104488*/          OPC_EmitInteger, MVT::i32, 0, 
/*104491*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104515*/        /*Scope*/ 100, /*->104616*/
/*104516*/          OPC_CheckChild1Same, 1,
/*104518*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104520*/          OPC_EmitInteger, MVT::i32, 0, 
/*104523*/          OPC_EmitInteger, MVT::i32, 0, 
/*104526*/          OPC_EmitInteger, MVT::i32, 0, 
/*104529*/          OPC_EmitInteger, MVT::i32, 0, 
/*104532*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104544*/          OPC_EmitInteger, MVT::i32, 0, 
/*104547*/          OPC_EmitInteger, MVT::i32, 0, 
/*104550*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104562*/          OPC_EmitInteger, MVT::i32, 0, 
/*104565*/          OPC_EmitInteger, MVT::i32, 0, 
/*104568*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104580*/          OPC_EmitInteger, MVT::i32, 1, 
/*104583*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104586*/          OPC_EmitInteger, MVT::i32, 0, 
/*104589*/          OPC_EmitInteger, MVT::i32, 0, 
/*104592*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104616*/        0, /*End of Scope*/
/*104617*/      /*Scope*/ 87|128,1/*215*/, /*->104834*/
/*104619*/        OPC_MoveChild0,
/*104620*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*104623*/        OPC_RecordChild0, // #0 = $y
/*104624*/        OPC_RecordChild1, // #1 = $z
/*104625*/        OPC_MoveParent,
/*104626*/        OPC_RecordChild1, // #2 = $x
/*104627*/        OPC_MoveParent,
/*104628*/        OPC_CheckType, MVT::i32,
/*104630*/        OPC_Scope, 100, /*->104732*/ // 2 children in Scope
/*104632*/          OPC_CheckChild1Same, 1,
/*104634*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104636*/          OPC_EmitInteger, MVT::i32, 0, 
/*104639*/          OPC_EmitInteger, MVT::i32, 0, 
/*104642*/          OPC_EmitInteger, MVT::i32, 0, 
/*104645*/          OPC_EmitInteger, MVT::i32, 0, 
/*104648*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104660*/          OPC_EmitInteger, MVT::i32, 0, 
/*104663*/          OPC_EmitInteger, MVT::i32, 0, 
/*104666*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104678*/          OPC_EmitInteger, MVT::i32, 0, 
/*104681*/          OPC_EmitInteger, MVT::i32, 0, 
/*104684*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104696*/          OPC_EmitInteger, MVT::i32, 1, 
/*104699*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104702*/          OPC_EmitInteger, MVT::i32, 0, 
/*104705*/          OPC_EmitInteger, MVT::i32, 0, 
/*104708*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104732*/        /*Scope*/ 100, /*->104833*/
/*104733*/          OPC_CheckChild1Same, 0,
/*104735*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104737*/          OPC_EmitInteger, MVT::i32, 0, 
/*104740*/          OPC_EmitInteger, MVT::i32, 0, 
/*104743*/          OPC_EmitInteger, MVT::i32, 0, 
/*104746*/          OPC_EmitInteger, MVT::i32, 0, 
/*104749*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104761*/          OPC_EmitInteger, MVT::i32, 0, 
/*104764*/          OPC_EmitInteger, MVT::i32, 0, 
/*104767*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104779*/          OPC_EmitInteger, MVT::i32, 0, 
/*104782*/          OPC_EmitInteger, MVT::i32, 0, 
/*104785*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104797*/          OPC_EmitInteger, MVT::i32, 1, 
/*104800*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104803*/          OPC_EmitInteger, MVT::i32, 0, 
/*104806*/          OPC_EmitInteger, MVT::i32, 0, 
/*104809*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*104833*/        0, /*End of Scope*/
/*104834*/      0, /*End of Scope*/
/*104835*/    /*Scope*/ 15|128,2/*271*/, /*->105108*/
/*104837*/      OPC_RecordChild0, // #0 = $src0
/*104838*/      OPC_Scope, 107, /*->104947*/ // 2 children in Scope
/*104840*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104851*/        OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->104934
/*104854*/          OPC_Scope, 66, /*->104922*/ // 2 children in Scope
/*104856*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104858*/            OPC_EmitInteger, MVT::i32, 1, 
/*104861*/            OPC_EmitInteger, MVT::i32, 0, 
/*104864*/            OPC_EmitInteger, MVT::i32, 0, 
/*104867*/            OPC_EmitInteger, MVT::i32, 0, 
/*104870*/            OPC_EmitInteger, MVT::i32, 0, 
/*104873*/            OPC_EmitInteger, MVT::i32, 0, 
/*104876*/            OPC_EmitInteger, MVT::i32, 0, 
/*104879*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104891*/            OPC_EmitInteger, MVT::i32, 1, 
/*104894*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104897*/            OPC_EmitInteger, MVT::i32, 0, 
/*104900*/            OPC_EmitInteger, MVT::i32, 0, 
/*104903*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*104922*/          /*Scope*/ 10, /*->104933*/
/*104923*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104925*/            OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*104933*/          0, /*End of Scope*/
/*104934*/        /*SwitchType*/ 10, MVT::i64,// ->104946
/*104936*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104938*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*104946*/        0, // EndSwitchType
/*104947*/      /*Scope*/ 30|128,1/*158*/, /*->105107*/
/*104949*/        OPC_RecordChild1, // #1 = $src1
/*104950*/        OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->105068
/*104953*/          OPC_Scope, 100, /*->105055*/ // 2 children in Scope
/*104955*/            OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104957*/            OPC_EmitInteger, MVT::i32, 0, 
/*104960*/            OPC_EmitInteger, MVT::i32, 0, 
/*104963*/            OPC_EmitInteger, MVT::i32, 1, 
/*104966*/            OPC_EmitInteger, MVT::i32, 0, 
/*104969*/            OPC_EmitInteger, MVT::i32, 0, 
/*104972*/            OPC_EmitInteger, MVT::i32, 0, 
/*104975*/            OPC_EmitInteger, MVT::i32, 0, 
/*104978*/            OPC_EmitInteger, MVT::i32, 0, 
/*104981*/            OPC_EmitInteger, MVT::i32, 0, 
/*104984*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104996*/            OPC_EmitInteger, MVT::i32, 0, 
/*104999*/            OPC_EmitInteger, MVT::i32, 0, 
/*105002*/            OPC_EmitInteger, MVT::i32, 0, 
/*105005*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105017*/            OPC_EmitInteger, MVT::i32, 1, 
/*105020*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105023*/            OPC_EmitInteger, MVT::i32, 0, 
/*105026*/            OPC_EmitInteger, MVT::i32, 0, 
/*105029*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*105055*/          /*Scope*/ 11, /*->105067*/
/*105056*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105058*/            OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*105067*/          0, /*End of Scope*/
/*105068*/        /*SwitchType*/ 10, MVT::i16,// ->105080
/*105070*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105072*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_XOR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*105080*/        /*SwitchType*/ 11, MVT::i64,// ->105093
/*105082*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105084*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*105093*/        /*SwitchType*/ 11, MVT::i1,// ->105106
/*105095*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105097*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*105106*/        0, // EndSwitchType
/*105107*/      0, /*End of Scope*/
/*105108*/    0, /*End of Scope*/
/*105109*/  /*SwitchOpcode*/ 26|128,8/*1050*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->106163
/*105113*/    OPC_Scope, 47|128,6/*815*/, /*->105931*/ // 2 children in Scope
/*105116*/      OPC_MoveChild0,
/*105117*/      OPC_SwitchOpcode /*10 cases */, 98|128,1/*226*/, TARGET_VAL(ISD::ADD),// ->105348
/*105122*/        OPC_Scope, 24, /*->105148*/ // 4 children in Scope
/*105124*/          OPC_MoveChild0,
/*105125*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105128*/          OPC_RecordChild0, // #0 = $src0
/*105129*/          OPC_RecordChild1, // #1 = $src1
/*105130*/          OPC_MoveParent,
/*105131*/          OPC_RecordChild1, // #2 = $src2
/*105132*/          OPC_CheckType, MVT::i16,
/*105134*/          OPC_MoveParent,
/*105135*/          OPC_CheckType, MVT::i32,
/*105137*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105139*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (zext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*105148*/        /*Scope*/ 24, /*->105173*/
/*105149*/          OPC_RecordChild0, // #0 = $src2
/*105150*/          OPC_MoveChild1,
/*105151*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105154*/          OPC_RecordChild0, // #1 = $src0
/*105155*/          OPC_RecordChild1, // #2 = $src1
/*105156*/          OPC_MoveParent,
/*105157*/          OPC_CheckType, MVT::i16,
/*105159*/          OPC_MoveParent,
/*105160*/          OPC_CheckType, MVT::i32,
/*105162*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105164*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*105173*/        /*Scope*/ 54, /*->105228*/
/*105174*/          OPC_MoveChild0,
/*105175*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105178*/          OPC_RecordChild0, // #0 = $src0
/*105179*/          OPC_RecordChild1, // #1 = $src1
/*105180*/          OPC_MoveParent,
/*105181*/          OPC_RecordChild1, // #2 = $src2
/*105182*/          OPC_CheckType, MVT::i16,
/*105184*/          OPC_MoveParent,
/*105185*/          OPC_CheckType, MVT::i64,
/*105187*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105189*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105192*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*105201*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105204*/          OPC_EmitInteger, MVT::i32, 0, 
/*105207*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*105214*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105217*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                    // Src: (zext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105228*/        /*Scope*/ 118, /*->105347*/
/*105229*/          OPC_RecordChild0, // #0 = $src2
/*105230*/          OPC_Scope, 53, /*->105285*/ // 2 children in Scope
/*105232*/            OPC_MoveChild1,
/*105233*/            OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105236*/            OPC_RecordChild0, // #1 = $src0
/*105237*/            OPC_RecordChild1, // #2 = $src1
/*105238*/            OPC_MoveParent,
/*105239*/            OPC_CheckType, MVT::i16,
/*105241*/            OPC_MoveParent,
/*105242*/            OPC_CheckType, MVT::i64,
/*105244*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105246*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105249*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*105258*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105261*/            OPC_EmitInteger, MVT::i32, 0, 
/*105264*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                          MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*105271*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105274*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                      // Src: (zext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                      // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105285*/          /*Scope*/ 60, /*->105346*/
/*105286*/            OPC_RecordChild1, // #1 = $src1
/*105287*/            OPC_CheckType, MVT::i16,
/*105289*/            OPC_MoveParent,
/*105290*/            OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105303
/*105293*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105295*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (zext:i32 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (V_ADD_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*105303*/            /*SwitchType*/ 40, MVT::i64,// ->105345
/*105305*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105307*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105310*/              OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*105318*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105321*/              OPC_EmitInteger, MVT::i32, 0, 
/*105324*/              OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                            MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105331*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105334*/              OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                            MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                        // Src: (zext:i64 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105345*/            0, // EndSwitchType
/*105346*/          0, /*End of Scope*/
/*105347*/        0, /*End of Scope*/
/*105348*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::MUL),// ->105412
/*105351*/        OPC_RecordChild0, // #0 = $src0
/*105352*/        OPC_RecordChild1, // #1 = $src1
/*105353*/        OPC_CheckType, MVT::i16,
/*105355*/        OPC_MoveParent,
/*105356*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105369
/*105359*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105361*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MUL_LO_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*105369*/        /*SwitchType*/ 40, MVT::i64,// ->105411
/*105371*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105373*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105376*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*105384*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105387*/          OPC_EmitInteger, MVT::i32, 0, 
/*105390*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105397*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105400*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105411*/        0, // EndSwitchType
/*105412*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SUB),// ->105476
/*105415*/        OPC_RecordChild0, // #0 = $src0
/*105416*/        OPC_RecordChild1, // #1 = $src1
/*105417*/        OPC_CheckType, MVT::i16,
/*105419*/        OPC_MoveParent,
/*105420*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105433
/*105423*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105425*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_SUB_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*105433*/        /*SwitchType*/ 40, MVT::i64,// ->105475
/*105435*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105437*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105440*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*105448*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105451*/          OPC_EmitInteger, MVT::i32, 0, 
/*105454*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105461*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105464*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105475*/        0, // EndSwitchType
/*105476*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMIN),// ->105540
/*105479*/        OPC_RecordChild0, // #0 = $src0
/*105480*/        OPC_RecordChild1, // #1 = $src1
/*105481*/        OPC_CheckType, MVT::i16,
/*105483*/        OPC_MoveParent,
/*105484*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105497
/*105487*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105489*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*105497*/        /*SwitchType*/ 40, MVT::i64,// ->105539
/*105499*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105501*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105504*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*105512*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105515*/          OPC_EmitInteger, MVT::i32, 0, 
/*105518*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105525*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105528*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105539*/        0, // EndSwitchType
/*105540*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMAX),// ->105604
/*105543*/        OPC_RecordChild0, // #0 = $src0
/*105544*/        OPC_RecordChild1, // #1 = $src1
/*105545*/        OPC_CheckType, MVT::i16,
/*105547*/        OPC_MoveParent,
/*105548*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105561
/*105551*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105553*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*105561*/        /*SwitchType*/ 40, MVT::i64,// ->105603
/*105563*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105565*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105568*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*105576*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105579*/          OPC_EmitInteger, MVT::i32, 0, 
/*105582*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105589*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105592*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105603*/        0, // EndSwitchType
/*105604*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMIN),// ->105668
/*105607*/        OPC_RecordChild0, // #0 = $src0
/*105608*/        OPC_RecordChild1, // #1 = $src1
/*105609*/        OPC_CheckType, MVT::i16,
/*105611*/        OPC_MoveParent,
/*105612*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105625
/*105615*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105617*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*105625*/        /*SwitchType*/ 40, MVT::i64,// ->105667
/*105627*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105629*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105632*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*105640*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105643*/          OPC_EmitInteger, MVT::i32, 0, 
/*105646*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105653*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105656*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105667*/        0, // EndSwitchType
/*105668*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMAX),// ->105732
/*105671*/        OPC_RecordChild0, // #0 = $src0
/*105672*/        OPC_RecordChild1, // #1 = $src1
/*105673*/        OPC_CheckType, MVT::i16,
/*105675*/        OPC_MoveParent,
/*105676*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105689
/*105679*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105681*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*105689*/        /*SwitchType*/ 40, MVT::i64,// ->105731
/*105691*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105693*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105696*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*105704*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105707*/          OPC_EmitInteger, MVT::i32, 0, 
/*105710*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105717*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105720*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105731*/        0, // EndSwitchType
/*105732*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SHL),// ->105798
/*105735*/        OPC_RecordChild0, // #0 = $src0
/*105736*/        OPC_RecordChild1, // #1 = $src1
/*105737*/        OPC_CheckChild1Type, MVT::i32,
/*105739*/        OPC_CheckType, MVT::i16,
/*105741*/        OPC_MoveParent,
/*105742*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105755
/*105745*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105747*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e32), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (shl:i16 i16:i16:$src0, i32:i32:$src1)) - Complexity = 6
                    // Dst: (V_LSHLREV_B16_e32:i32 ?:i32:$src1, ?:i16:$src0)
/*105755*/        /*SwitchType*/ 40, MVT::i64,// ->105797
/*105757*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105759*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105762*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e32), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*105770*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105773*/          OPC_EmitInteger, MVT::i32, 0, 
/*105776*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105783*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105786*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (shl:i16 i16:i16:$src0, i32:i32:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHLREV_B16_e32:i16 ?:i32:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105797*/        0, // EndSwitchType
/*105798*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRL),// ->105864
/*105801*/        OPC_RecordChild0, // #0 = $src0
/*105802*/        OPC_RecordChild1, // #1 = $src1
/*105803*/        OPC_CheckChild1Type, MVT::i32,
/*105805*/        OPC_CheckType, MVT::i16,
/*105807*/        OPC_MoveParent,
/*105808*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105821
/*105811*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105813*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e32), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (srl:i16 i16:i16:$src0, i32:i32:$src1)) - Complexity = 6
                    // Dst: (V_LSHRREV_B16_e32:i32 ?:i32:$src1, ?:i16:$src0)
/*105821*/        /*SwitchType*/ 40, MVT::i64,// ->105863
/*105823*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105825*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105828*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e32), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*105836*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105839*/          OPC_EmitInteger, MVT::i32, 0, 
/*105842*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105849*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105852*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (srl:i16 i16:i16:$src0, i32:i32:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHRREV_B16_e32:i16 ?:i32:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105863*/        0, // EndSwitchType
/*105864*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->105930
/*105867*/        OPC_RecordChild0, // #0 = $src0
/*105868*/        OPC_RecordChild1, // #1 = $src1
/*105869*/        OPC_CheckChild1Type, MVT::i32,
/*105871*/        OPC_CheckType, MVT::i16,
/*105873*/        OPC_MoveParent,
/*105874*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->105887
/*105877*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105879*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_B16_e32), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (sra:i16 i16:i16:$src0, i32:i32:$src1)) - Complexity = 6
                    // Dst: (V_ASHRREV_B16_e32:i32 ?:i32:$src1, ?:i16:$src0)
/*105887*/        /*SwitchType*/ 40, MVT::i64,// ->105929
/*105889*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105891*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105894*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ASHRREV_B16_e32), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*105902*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105905*/          OPC_EmitInteger, MVT::i32, 0, 
/*105908*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105915*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105918*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sra:i16 i16:i16:$src0, i32:i32:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ASHRREV_B16_e32:i16 ?:i32:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105929*/        0, // EndSwitchType
/*105930*/      0, // EndSwitchOpcode
/*105931*/    /*Scope*/ 101|128,1/*229*/, /*->106162*/
/*105933*/      OPC_RecordChild0, // #0 = $src
/*105934*/      OPC_SwitchType /*3 cases */, 17, MVT::i16,// ->105954
/*105937*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105939*/        OPC_EmitInteger, MVT::i32, 0, 
/*105942*/        OPC_EmitInteger, MVT::i32, 1, 
/*105945*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (zext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*105954*/      /*SwitchType*/ 48, MVT::i32,// ->106004
/*105956*/        OPC_Scope, 19, /*->105977*/ // 2 children in Scope
/*105958*/          OPC_CheckChild0Type, MVT::i1,
/*105960*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105962*/          OPC_EmitInteger, MVT::i32, 0, 
/*105965*/          OPC_EmitInteger, MVT::i32, 1, 
/*105968*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*105977*/        /*Scope*/ 25, /*->106003*/
/*105978*/          OPC_CheckChild0Type, MVT::i16,
/*105980*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105982*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*105987*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*105994*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 2, 0, 
                    // Src: (zext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 (S_MOV_B32:i16 65535:i32), ?:i16:$src)
/*106003*/        0, /*End of Scope*/
/*106004*/      /*SwitchType*/ 26|128,1/*154*/, MVT::i64,// ->106161
/*106007*/        OPC_Scope, 34, /*->106043*/ // 3 children in Scope
/*106009*/          OPC_CheckChild0Type, MVT::i32,
/*106011*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106013*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*106016*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106019*/          OPC_EmitInteger, MVT::i32, 0, 
/*106022*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*106029*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106032*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                    // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*106043*/        /*Scope*/ 49, /*->106093*/
/*106044*/          OPC_CheckChild0Type, MVT::i1,
/*106046*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106048*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*106051*/          OPC_EmitInteger, MVT::i32, 0, 
/*106054*/          OPC_EmitInteger, MVT::i32, 1, 
/*106057*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*106066*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106069*/          OPC_EmitInteger, MVT::i32, 0, 
/*106072*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*106079*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106082*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                    // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*106093*/        /*Scope*/ 66, /*->106160*/
/*106094*/          OPC_CheckChild0Type, MVT::i16,
/*106096*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106098*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*106101*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*106106*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*106113*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*106122*/          OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*106125*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*106133*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106136*/          OPC_EmitInteger, MVT::i32, 0, 
/*106139*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 9,  // Results = #10
/*106146*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106149*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 7, 8, 10, 11, 
                    // Src: (zext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_AND_B32:i16:i1 ?:i16:$src, (S_MOV_B32:i16 65535:i32)), SGPR_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*106160*/        0, /*End of Scope*/
/*106161*/      0, // EndSwitchType
/*106162*/    0, /*End of Scope*/
/*106163*/  /*SwitchOpcode*/ 59|128,3/*443*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->106610
/*106167*/    OPC_Scope, 38|128,1/*166*/, /*->106336*/ // 2 children in Scope
/*106170*/      OPC_MoveChild0,
/*106171*/      OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*106174*/      OPC_Scope, 24, /*->106200*/ // 4 children in Scope
/*106176*/        OPC_MoveChild0,
/*106177*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106180*/        OPC_RecordChild0, // #0 = $src0
/*106181*/        OPC_RecordChild1, // #1 = $src1
/*106182*/        OPC_MoveParent,
/*106183*/        OPC_RecordChild1, // #2 = $src2
/*106184*/        OPC_CheckType, MVT::i16,
/*106186*/        OPC_MoveParent,
/*106187*/        OPC_CheckType, MVT::i32,
/*106189*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106191*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106200*/      /*Scope*/ 24, /*->106225*/
/*106201*/        OPC_RecordChild0, // #0 = $src2
/*106202*/        OPC_MoveChild1,
/*106203*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106206*/        OPC_RecordChild0, // #1 = $src0
/*106207*/        OPC_RecordChild1, // #2 = $src1
/*106208*/        OPC_MoveParent,
/*106209*/        OPC_CheckType, MVT::i16,
/*106211*/        OPC_MoveParent,
/*106212*/        OPC_CheckType, MVT::i32,
/*106214*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106216*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106225*/      /*Scope*/ 54, /*->106280*/
/*106226*/        OPC_MoveChild0,
/*106227*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106230*/        OPC_RecordChild0, // #0 = $src0
/*106231*/        OPC_RecordChild1, // #1 = $src1
/*106232*/        OPC_MoveParent,
/*106233*/        OPC_RecordChild1, // #2 = $src2
/*106234*/        OPC_CheckType, MVT::i16,
/*106236*/        OPC_MoveParent,
/*106237*/        OPC_CheckType, MVT::i64,
/*106239*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106241*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*106244*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*106253*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106256*/        OPC_EmitInteger, MVT::i32, 0, 
/*106259*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*106266*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106269*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*106280*/      /*Scope*/ 54, /*->106335*/
/*106281*/        OPC_RecordChild0, // #0 = $src2
/*106282*/        OPC_MoveChild1,
/*106283*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106286*/        OPC_RecordChild0, // #1 = $src0
/*106287*/        OPC_RecordChild1, // #2 = $src1
/*106288*/        OPC_MoveParent,
/*106289*/        OPC_CheckType, MVT::i16,
/*106291*/        OPC_MoveParent,
/*106292*/        OPC_CheckType, MVT::i64,
/*106294*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106296*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*106299*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*106308*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106311*/        OPC_EmitInteger, MVT::i32, 0, 
/*106314*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*106321*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106324*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*106335*/      0, /*End of Scope*/
/*106336*/    /*Scope*/ 15|128,2/*271*/, /*->106609*/
/*106338*/      OPC_RecordChild0, // #0 = $src
/*106339*/      OPC_SwitchType /*3 cases */, 26, MVT::i16,// ->106368
/*106342*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106344*/        OPC_EmitInteger, MVT::i32, 0, 
/*106347*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106359*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src)
/*106368*/      /*SwitchType*/ 43, MVT::i32,// ->106413
/*106370*/        OPC_Scope, 11, /*->106383*/ // 2 children in Scope
/*106372*/          OPC_CheckChild0Type, MVT::i16,
/*106374*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106376*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 ?:i16:$src)
/*106383*/        /*Scope*/ 28, /*->106412*/
/*106384*/          OPC_CheckChild0Type, MVT::i1,
/*106386*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106388*/          OPC_EmitInteger, MVT::i32, 0, 
/*106391*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106403*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*106412*/        0, /*End of Scope*/
/*106413*/      /*SwitchType*/ 64|128,1/*192*/, MVT::i64,// ->106608
/*106416*/        OPC_Scope, 47, /*->106465*/ // 3 children in Scope
/*106418*/          OPC_CheckChild0Type, MVT::i32,
/*106420*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106422*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*106425*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106428*/          OPC_EmitInteger, MVT::i32, 31, 
/*106431*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*106440*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*106443*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*106451*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106454*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                    // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*106465*/        /*Scope*/ 72, /*->106538*/
/*106466*/          OPC_CheckChild0Type, MVT::i1,
/*106468*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106470*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*106473*/          OPC_EmitInteger, MVT::i32, 0, 
/*106476*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106488*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*106497*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106500*/          OPC_EmitInteger, MVT::i32, 0, 
/*106503*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106515*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*106524*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106527*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                    // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*106538*/        /*Scope*/ 68, /*->106607*/
/*106539*/          OPC_CheckChild0Type, MVT::i16,
/*106541*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106543*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*106546*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*106553*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106556*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #4
/*106563*/          OPC_EmitInteger, MVT::i32, 31, 
/*106566*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*106573*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 4, 6,  // Results = #7 #8
/*106582*/          OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*106585*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*106593*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106596*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 2, 3, 10, 11, 
                    // Src: (sext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_SEXT_I32_I16:i32 ?:i16:$src), sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 (S_SEXT_I32_I16:i32 ?:i16:$src), (S_MOV_B32:i16 31:i32)), SGPR_32:i32), sub1:i32)
/*106607*/        0, /*End of Scope*/
/*106608*/      0, // EndSwitchType
/*106609*/    0, /*End of Scope*/
/*106610*/  /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->106638
/*106613*/    OPC_RecordChild0, // #0 = $ptr_lo
/*106614*/    OPC_MoveChild0,
/*106615*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*106618*/    OPC_MoveParent,
/*106619*/    OPC_RecordChild1, // #1 = $ptr_hi
/*106620*/    OPC_MoveChild1,
/*106621*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*106624*/    OPC_MoveParent,
/*106625*/    OPC_CheckType, MVT::i64,
/*106627*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106629*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi) - Complexity = 9
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi)
/*106638*/  /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->106688
/*106641*/    OPC_RecordChild0, // #0 = $src
/*106642*/    OPC_CheckChild0Type, MVT::i32,
/*106644*/    OPC_Scope, 14, /*->106660*/ // 2 children in Scope
/*106646*/      OPC_CheckType, MVT::i32,
/*106648*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106650*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*106653*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*106660*/    /*Scope*/ 26, /*->106687*/
/*106661*/      OPC_RecordChild1, // #1 = $buffer_id
/*106662*/      OPC_MoveChild1,
/*106663*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106666*/      OPC_CheckType, MVT::i32,
/*106668*/      OPC_MoveParent,
/*106669*/      OPC_CheckType, MVT::v4i32,
/*106671*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106673*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*106676*/      OPC_EmitConvertToTarget, 1,
/*106678*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id)
/*106687*/    0, /*End of Scope*/
/*106688*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SETREG),// ->106714
/*106691*/    OPC_RecordNode, // #0 = 'AMDGPUsetreg' chained node
/*106692*/    OPC_CaptureGlueInput,
/*106693*/    OPC_RecordChild1, // #1 = $sdst
/*106694*/    OPC_CheckChild1Type, MVT::i32,
/*106696*/    OPC_RecordChild2, // #2 = $simm16
/*106697*/    OPC_MoveChild2,
/*106698*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*106701*/    OPC_CheckType, MVT::i16,
/*106703*/    OPC_MoveParent,
/*106704*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106706*/    OPC_EmitMergeInputChains1_0,
/*106707*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUsetreg i32:i32:$sdst, (timm:i16):$simm16) - Complexity = 6
              // Dst: (S_SETREG_B32 i32:i32:$sdst, (timm:i16):$simm16)
/*106714*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->106738
/*106717*/    OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*106718*/    OPC_CaptureGlueInput,
/*106719*/    OPC_RecordChild1, // #1 = $simm16
/*106720*/    OPC_MoveChild1,
/*106721*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106724*/    OPC_CheckType, MVT::i32,
/*106726*/    OPC_MoveParent,
/*106727*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106729*/    OPC_EmitMergeInputChains1_0,
/*106730*/    OPC_EmitConvertToTarget, 1,
/*106732*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*106738*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->106758
/*106741*/    OPC_RecordChild0, // #0 = $addr
/*106742*/    OPC_MoveChild0,
/*106743*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*106746*/    OPC_MoveParent,
/*106747*/    OPC_CheckType, MVT::i32,
/*106749*/    OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106751*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*106758*/  /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->106781
/*106761*/    OPC_RecordMemRef,
/*106762*/    OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*106763*/    OPC_RecordChild1, // #1 = $rw_gpr
/*106764*/    OPC_CheckChild1Type, MVT::v4i32,
/*106766*/    OPC_RecordChild2, // #2 = $index_gpr
/*106767*/    OPC_CheckChild2Type, MVT::i32,
/*106769*/    OPC_CheckPredicate, 25, // Predicate_mskor_global
/*106771*/    OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106773*/    OPC_EmitMergeInputChains1_0,
/*106774*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*106781*/  /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::SRL),// ->107035
/*106785*/    OPC_RecordChild0, // #0 = $src0
/*106786*/    OPC_RecordChild1, // #1 = $src1
/*106787*/    OPC_CheckChild1Type, MVT::i32,
/*106789*/    OPC_SwitchType /*3 cases */, 88|128,1/*216*/, MVT::i32,// ->107009
/*106793*/      OPC_Scope, 11, /*->106806*/ // 3 children in Scope
/*106795*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106797*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*106806*/      /*Scope*/ 100, /*->106907*/
/*106807*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*106809*/        OPC_EmitInteger, MVT::i32, 0, 
/*106812*/        OPC_EmitInteger, MVT::i32, 0, 
/*106815*/        OPC_EmitInteger, MVT::i32, 1, 
/*106818*/        OPC_EmitInteger, MVT::i32, 0, 
/*106821*/        OPC_EmitInteger, MVT::i32, 0, 
/*106824*/        OPC_EmitInteger, MVT::i32, 0, 
/*106827*/        OPC_EmitInteger, MVT::i32, 0, 
/*106830*/        OPC_EmitInteger, MVT::i32, 0, 
/*106833*/        OPC_EmitInteger, MVT::i32, 0, 
/*106836*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106848*/        OPC_EmitInteger, MVT::i32, 0, 
/*106851*/        OPC_EmitInteger, MVT::i32, 0, 
/*106854*/        OPC_EmitInteger, MVT::i32, 0, 
/*106857*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106869*/        OPC_EmitInteger, MVT::i32, 1, 
/*106872*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106875*/        OPC_EmitInteger, MVT::i32, 0, 
/*106878*/        OPC_EmitInteger, MVT::i32, 0, 
/*106881*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106907*/      /*Scope*/ 100, /*->107008*/
/*106908*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106910*/        OPC_EmitInteger, MVT::i32, 0, 
/*106913*/        OPC_EmitInteger, MVT::i32, 0, 
/*106916*/        OPC_EmitInteger, MVT::i32, 1, 
/*106919*/        OPC_EmitInteger, MVT::i32, 0, 
/*106922*/        OPC_EmitInteger, MVT::i32, 0, 
/*106925*/        OPC_EmitInteger, MVT::i32, 0, 
/*106928*/        OPC_EmitInteger, MVT::i32, 0, 
/*106931*/        OPC_EmitInteger, MVT::i32, 0, 
/*106934*/        OPC_EmitInteger, MVT::i32, 0, 
/*106937*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106949*/        OPC_EmitInteger, MVT::i32, 0, 
/*106952*/        OPC_EmitInteger, MVT::i32, 0, 
/*106955*/        OPC_EmitInteger, MVT::i32, 0, 
/*106958*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106970*/        OPC_EmitInteger, MVT::i32, 1, 
/*106973*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106976*/        OPC_EmitInteger, MVT::i32, 0, 
/*106979*/        OPC_EmitInteger, MVT::i32, 0, 
/*106982*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107008*/      0, /*End of Scope*/
/*107009*/    /*SwitchType*/ 11, MVT::i64,// ->107022
/*107011*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107013*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*107022*/    /*SwitchType*/ 10, MVT::i16,// ->107034
/*107024*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107026*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 0, 
                // Src: (srl:i16 i16:i16:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_LSHRREV_B16_e32:i16 ?:i32:$src1, ?:i16:$src0)
/*107034*/    0, // EndSwitchType
/*107035*/  /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->107289
/*107039*/    OPC_RecordChild0, // #0 = $src0
/*107040*/    OPC_RecordChild1, // #1 = $src1
/*107041*/    OPC_CheckChild1Type, MVT::i32,
/*107043*/    OPC_SwitchType /*3 cases */, 88|128,1/*216*/, MVT::i32,// ->107263
/*107047*/      OPC_Scope, 11, /*->107060*/ // 3 children in Scope
/*107049*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107051*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*107060*/      /*Scope*/ 100, /*->107161*/
/*107061*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*107063*/        OPC_EmitInteger, MVT::i32, 0, 
/*107066*/        OPC_EmitInteger, MVT::i32, 0, 
/*107069*/        OPC_EmitInteger, MVT::i32, 1, 
/*107072*/        OPC_EmitInteger, MVT::i32, 0, 
/*107075*/        OPC_EmitInteger, MVT::i32, 0, 
/*107078*/        OPC_EmitInteger, MVT::i32, 0, 
/*107081*/        OPC_EmitInteger, MVT::i32, 0, 
/*107084*/        OPC_EmitInteger, MVT::i32, 0, 
/*107087*/        OPC_EmitInteger, MVT::i32, 0, 
/*107090*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107102*/        OPC_EmitInteger, MVT::i32, 0, 
/*107105*/        OPC_EmitInteger, MVT::i32, 0, 
/*107108*/        OPC_EmitInteger, MVT::i32, 0, 
/*107111*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107123*/        OPC_EmitInteger, MVT::i32, 1, 
/*107126*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107129*/        OPC_EmitInteger, MVT::i32, 0, 
/*107132*/        OPC_EmitInteger, MVT::i32, 0, 
/*107135*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107161*/      /*Scope*/ 100, /*->107262*/
/*107162*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*107164*/        OPC_EmitInteger, MVT::i32, 0, 
/*107167*/        OPC_EmitInteger, MVT::i32, 0, 
/*107170*/        OPC_EmitInteger, MVT::i32, 1, 
/*107173*/        OPC_EmitInteger, MVT::i32, 0, 
/*107176*/        OPC_EmitInteger, MVT::i32, 0, 
/*107179*/        OPC_EmitInteger, MVT::i32, 0, 
/*107182*/        OPC_EmitInteger, MVT::i32, 0, 
/*107185*/        OPC_EmitInteger, MVT::i32, 0, 
/*107188*/        OPC_EmitInteger, MVT::i32, 0, 
/*107191*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107203*/        OPC_EmitInteger, MVT::i32, 0, 
/*107206*/        OPC_EmitInteger, MVT::i32, 0, 
/*107209*/        OPC_EmitInteger, MVT::i32, 0, 
/*107212*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107224*/        OPC_EmitInteger, MVT::i32, 1, 
/*107227*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107230*/        OPC_EmitInteger, MVT::i32, 0, 
/*107233*/        OPC_EmitInteger, MVT::i32, 0, 
/*107236*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107262*/      0, /*End of Scope*/
/*107263*/    /*SwitchType*/ 11, MVT::i64,// ->107276
/*107265*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107267*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*107276*/    /*SwitchType*/ 10, MVT::i16,// ->107288
/*107278*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107280*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_B16_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 0, 
                // Src: (sra:i16 i16:i16:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ASHRREV_B16_e32:i16 ?:i32:$src1, ?:i16:$src0)
/*107288*/    0, // EndSwitchType
/*107289*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->107410
/*107292*/    OPC_RecordChild0, // #0 = $src0
/*107293*/    OPC_RecordChild1, // #1 = $src1
/*107294*/    OPC_CheckType, MVT::i32,
/*107296*/    OPC_Scope, 10, /*->107308*/ // 2 children in Scope
/*107298*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107300*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*107308*/    /*Scope*/ 100, /*->107409*/
/*107309*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*107311*/      OPC_EmitInteger, MVT::i32, 0, 
/*107314*/      OPC_EmitInteger, MVT::i32, 0, 
/*107317*/      OPC_EmitInteger, MVT::i32, 1, 
/*107320*/      OPC_EmitInteger, MVT::i32, 0, 
/*107323*/      OPC_EmitInteger, MVT::i32, 0, 
/*107326*/      OPC_EmitInteger, MVT::i32, 0, 
/*107329*/      OPC_EmitInteger, MVT::i32, 0, 
/*107332*/      OPC_EmitInteger, MVT::i32, 0, 
/*107335*/      OPC_EmitInteger, MVT::i32, 0, 
/*107338*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107350*/      OPC_EmitInteger, MVT::i32, 0, 
/*107353*/      OPC_EmitInteger, MVT::i32, 0, 
/*107356*/      OPC_EmitInteger, MVT::i32, 0, 
/*107359*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107371*/      OPC_EmitInteger, MVT::i32, 1, 
/*107374*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107377*/      OPC_EmitInteger, MVT::i32, 0, 
/*107380*/      OPC_EmitInteger, MVT::i32, 0, 
/*107383*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*107409*/    0, /*End of Scope*/
/*107410*/  /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::MUL),// ->107749
/*107414*/    OPC_RecordChild0, // #0 = $src0
/*107415*/    OPC_RecordChild1, // #1 = $src1
/*107416*/    OPC_SwitchType /*2 cases */, 60|128,2/*316*/, MVT::i32,// ->107736
/*107420*/      OPC_Scope, 10, /*->107432*/ // 4 children in Scope
/*107422*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107424*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*107432*/      /*Scope*/ 100, /*->107533*/
/*107433*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*107435*/        OPC_EmitInteger, MVT::i32, 0, 
/*107438*/        OPC_EmitInteger, MVT::i32, 0, 
/*107441*/        OPC_EmitInteger, MVT::i32, 1, 
/*107444*/        OPC_EmitInteger, MVT::i32, 0, 
/*107447*/        OPC_EmitInteger, MVT::i32, 0, 
/*107450*/        OPC_EmitInteger, MVT::i32, 0, 
/*107453*/        OPC_EmitInteger, MVT::i32, 0, 
/*107456*/        OPC_EmitInteger, MVT::i32, 0, 
/*107459*/        OPC_EmitInteger, MVT::i32, 0, 
/*107462*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107474*/        OPC_EmitInteger, MVT::i32, 0, 
/*107477*/        OPC_EmitInteger, MVT::i32, 0, 
/*107480*/        OPC_EmitInteger, MVT::i32, 0, 
/*107483*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107495*/        OPC_EmitInteger, MVT::i32, 1, 
/*107498*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107501*/        OPC_EmitInteger, MVT::i32, 0, 
/*107504*/        OPC_EmitInteger, MVT::i32, 0, 
/*107507*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107533*/      /*Scope*/ 100, /*->107634*/
/*107534*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*107536*/        OPC_EmitInteger, MVT::i32, 0, 
/*107539*/        OPC_EmitInteger, MVT::i32, 0, 
/*107542*/        OPC_EmitInteger, MVT::i32, 1, 
/*107545*/        OPC_EmitInteger, MVT::i32, 0, 
/*107548*/        OPC_EmitInteger, MVT::i32, 0, 
/*107551*/        OPC_EmitInteger, MVT::i32, 0, 
/*107554*/        OPC_EmitInteger, MVT::i32, 0, 
/*107557*/        OPC_EmitInteger, MVT::i32, 0, 
/*107560*/        OPC_EmitInteger, MVT::i32, 0, 
/*107563*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107575*/        OPC_EmitInteger, MVT::i32, 0, 
/*107578*/        OPC_EmitInteger, MVT::i32, 0, 
/*107581*/        OPC_EmitInteger, MVT::i32, 0, 
/*107584*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107596*/        OPC_EmitInteger, MVT::i32, 1, 
/*107599*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107602*/        OPC_EmitInteger, MVT::i32, 0, 
/*107605*/        OPC_EmitInteger, MVT::i32, 0, 
/*107608*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107634*/      /*Scope*/ 100, /*->107735*/
/*107635*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*107637*/        OPC_EmitInteger, MVT::i32, 0, 
/*107640*/        OPC_EmitInteger, MVT::i32, 0, 
/*107643*/        OPC_EmitInteger, MVT::i32, 1, 
/*107646*/        OPC_EmitInteger, MVT::i32, 0, 
/*107649*/        OPC_EmitInteger, MVT::i32, 0, 
/*107652*/        OPC_EmitInteger, MVT::i32, 0, 
/*107655*/        OPC_EmitInteger, MVT::i32, 0, 
/*107658*/        OPC_EmitInteger, MVT::i32, 0, 
/*107661*/        OPC_EmitInteger, MVT::i32, 0, 
/*107664*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107676*/        OPC_EmitInteger, MVT::i32, 0, 
/*107679*/        OPC_EmitInteger, MVT::i32, 0, 
/*107682*/        OPC_EmitInteger, MVT::i32, 0, 
/*107685*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107697*/        OPC_EmitInteger, MVT::i32, 1, 
/*107700*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107703*/        OPC_EmitInteger, MVT::i32, 0, 
/*107706*/        OPC_EmitInteger, MVT::i32, 0, 
/*107709*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*107735*/      0, /*End of Scope*/
/*107736*/    /*SwitchType*/ 10, MVT::i16,// ->107748
/*107738*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107740*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*107748*/    0, // EndSwitchType
/*107749*/  /*SwitchOpcode*/ 78|128,28/*3662*/, TARGET_VAL(ISD::SETCC),// ->111415
/*107753*/    OPC_RecordChild0, // #0 = $src0
/*107754*/    OPC_Scope, 76|128,4/*588*/, /*->108345*/ // 5 children in Scope
/*107757*/      OPC_CheckChild0Type, MVT::i32,
/*107759*/      OPC_RecordChild1, // #1 = $src1
/*107760*/      OPC_MoveChild2,
/*107761*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*107764*/      OPC_Scope, 29, /*->107795*/ // 26 children in Scope
/*107766*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107768*/        OPC_MoveParent,
/*107769*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107771*/        OPC_CheckType, MVT::i1,
/*107773*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107775*/        OPC_Scope, 8, /*->107785*/ // 2 children in Scope
/*107777*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*107785*/        /*Scope*/ 8, /*->107794*/
/*107786*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*107794*/        0, /*End of Scope*/
/*107795*/      /*Scope*/ 17, /*->107813*/
/*107796*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*107798*/        OPC_MoveParent,
/*107799*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107801*/        OPC_CheckType, MVT::i1,
/*107803*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107805*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*107813*/      /*Scope*/ 17, /*->107831*/
/*107814*/        OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*107816*/        OPC_MoveParent,
/*107817*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107819*/        OPC_CheckType, MVT::i1,
/*107821*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107823*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*107831*/      /*Scope*/ 17, /*->107849*/
/*107832*/        OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*107834*/        OPC_MoveParent,
/*107835*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107837*/        OPC_CheckType, MVT::i1,
/*107839*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107841*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*107849*/      /*Scope*/ 17, /*->107867*/
/*107850*/        OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*107852*/        OPC_MoveParent,
/*107853*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107855*/        OPC_CheckType, MVT::i1,
/*107857*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107859*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*107867*/      /*Scope*/ 17, /*->107885*/
/*107868*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*107870*/        OPC_MoveParent,
/*107871*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107873*/        OPC_CheckType, MVT::i1,
/*107875*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107877*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*107885*/      /*Scope*/ 17, /*->107903*/
/*107886*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*107888*/        OPC_MoveParent,
/*107889*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107891*/        OPC_CheckType, MVT::i1,
/*107893*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107895*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*107903*/      /*Scope*/ 17, /*->107921*/
/*107904*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*107906*/        OPC_MoveParent,
/*107907*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107909*/        OPC_CheckType, MVT::i1,
/*107911*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107913*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*107921*/      /*Scope*/ 17, /*->107939*/
/*107922*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*107924*/        OPC_MoveParent,
/*107925*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107927*/        OPC_CheckType, MVT::i1,
/*107929*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107931*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*107939*/      /*Scope*/ 17, /*->107957*/
/*107940*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*107942*/        OPC_MoveParent,
/*107943*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107945*/        OPC_CheckType, MVT::i1,
/*107947*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107949*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*107957*/      /*Scope*/ 17, /*->107975*/
/*107958*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*107960*/        OPC_MoveParent,
/*107961*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107963*/        OPC_CheckType, MVT::i1,
/*107965*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107967*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*107975*/      /*Scope*/ 13, /*->107989*/
/*107976*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107978*/        OPC_MoveParent,
/*107979*/        OPC_CheckType, MVT::i1,
/*107981*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107989*/      /*Scope*/ 13, /*->108003*/
/*107990*/        OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*107992*/        OPC_MoveParent,
/*107993*/        OPC_CheckType, MVT::i1,
/*107995*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108003*/      /*Scope*/ 13, /*->108017*/
/*108004*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108006*/        OPC_MoveParent,
/*108007*/        OPC_CheckType, MVT::i1,
/*108009*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108017*/      /*Scope*/ 13, /*->108031*/
/*108018*/        OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*108020*/        OPC_MoveParent,
/*108021*/        OPC_CheckType, MVT::i1,
/*108023*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108031*/      /*Scope*/ 13, /*->108045*/
/*108032*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*108034*/        OPC_MoveParent,
/*108035*/        OPC_CheckType, MVT::i1,
/*108037*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108045*/      /*Scope*/ 13, /*->108059*/
/*108046*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108048*/        OPC_MoveParent,
/*108049*/        OPC_CheckType, MVT::i1,
/*108051*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108059*/      /*Scope*/ 13, /*->108073*/
/*108060*/        OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*108062*/        OPC_MoveParent,
/*108063*/        OPC_CheckType, MVT::i1,
/*108065*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108073*/      /*Scope*/ 97, /*->108171*/
/*108074*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108076*/        OPC_MoveParent,
/*108077*/        OPC_CheckType, MVT::i1,
/*108079*/        OPC_Scope, 8, /*->108089*/ // 10 children in Scope
/*108081*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108089*/        /*Scope*/ 8, /*->108098*/
/*108090*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108098*/        /*Scope*/ 8, /*->108107*/
/*108099*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108107*/        /*Scope*/ 8, /*->108116*/
/*108108*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108116*/        /*Scope*/ 8, /*->108125*/
/*108117*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108125*/        /*Scope*/ 8, /*->108134*/
/*108126*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108134*/        /*Scope*/ 8, /*->108143*/
/*108135*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108143*/        /*Scope*/ 8, /*->108152*/
/*108144*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108152*/        /*Scope*/ 8, /*->108161*/
/*108153*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108161*/        /*Scope*/ 8, /*->108170*/
/*108162*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108170*/        0, /*End of Scope*/
/*108171*/      /*Scope*/ 13, /*->108185*/
/*108172*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*108174*/        OPC_MoveParent,
/*108175*/        OPC_CheckType, MVT::i1,
/*108177*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108185*/      /*Scope*/ 13, /*->108199*/
/*108186*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*108188*/        OPC_MoveParent,
/*108189*/        OPC_CheckType, MVT::i1,
/*108191*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108199*/      /*Scope*/ 13, /*->108213*/
/*108200*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*108202*/        OPC_MoveParent,
/*108203*/        OPC_CheckType, MVT::i1,
/*108205*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108213*/      /*Scope*/ 13, /*->108227*/
/*108214*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*108216*/        OPC_MoveParent,
/*108217*/        OPC_CheckType, MVT::i1,
/*108219*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108227*/      /*Scope*/ 13, /*->108241*/
/*108228*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*108230*/        OPC_MoveParent,
/*108231*/        OPC_CheckType, MVT::i1,
/*108233*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108241*/      /*Scope*/ 13, /*->108255*/
/*108242*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*108244*/        OPC_MoveParent,
/*108245*/        OPC_CheckType, MVT::i1,
/*108247*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108255*/      /*Scope*/ 88, /*->108344*/
/*108256*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108258*/        OPC_MoveParent,
/*108259*/        OPC_CheckType, MVT::i1,
/*108261*/        OPC_Scope, 8, /*->108271*/ // 9 children in Scope
/*108263*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108271*/        /*Scope*/ 8, /*->108280*/
/*108272*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108280*/        /*Scope*/ 8, /*->108289*/
/*108281*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108289*/        /*Scope*/ 8, /*->108298*/
/*108290*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108298*/        /*Scope*/ 8, /*->108307*/
/*108299*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108307*/        /*Scope*/ 8, /*->108316*/
/*108308*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108316*/        /*Scope*/ 8, /*->108325*/
/*108317*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108325*/        /*Scope*/ 8, /*->108334*/
/*108326*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108334*/        /*Scope*/ 8, /*->108343*/
/*108335*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*108343*/        0, /*End of Scope*/
/*108344*/      0, /*End of Scope*/
/*108345*/    /*Scope*/ 30|128,3/*414*/, /*->108761*/
/*108347*/      OPC_CheckChild0Type, MVT::i64,
/*108349*/      OPC_RecordChild1, // #1 = $src1
/*108350*/      OPC_MoveChild2,
/*108351*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*108354*/      OPC_Scope, 17, /*->108373*/ // 17 children in Scope
/*108356*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*108358*/        OPC_MoveParent,
/*108359*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*108361*/        OPC_CheckType, MVT::i1,
/*108363*/        OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*108365*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*108373*/      /*Scope*/ 17, /*->108391*/
/*108374*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*108376*/        OPC_MoveParent,
/*108377*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*108379*/        OPC_CheckType, MVT::i1,
/*108381*/        OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*108383*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*108391*/      /*Scope*/ 13, /*->108405*/
/*108392*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108394*/        OPC_MoveParent,
/*108395*/        OPC_CheckType, MVT::i1,
/*108397*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108405*/      /*Scope*/ 13, /*->108419*/
/*108406*/        OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*108408*/        OPC_MoveParent,
/*108409*/        OPC_CheckType, MVT::i1,
/*108411*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108419*/      /*Scope*/ 13, /*->108433*/
/*108420*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108422*/        OPC_MoveParent,
/*108423*/        OPC_CheckType, MVT::i1,
/*108425*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108433*/      /*Scope*/ 13, /*->108447*/
/*108434*/        OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*108436*/        OPC_MoveParent,
/*108437*/        OPC_CheckType, MVT::i1,
/*108439*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108447*/      /*Scope*/ 13, /*->108461*/
/*108448*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*108450*/        OPC_MoveParent,
/*108451*/        OPC_CheckType, MVT::i1,
/*108453*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108461*/      /*Scope*/ 13, /*->108475*/
/*108462*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108464*/        OPC_MoveParent,
/*108465*/        OPC_CheckType, MVT::i1,
/*108467*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108475*/      /*Scope*/ 13, /*->108489*/
/*108476*/        OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*108478*/        OPC_MoveParent,
/*108479*/        OPC_CheckType, MVT::i1,
/*108481*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108489*/      /*Scope*/ 97, /*->108587*/
/*108490*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108492*/        OPC_MoveParent,
/*108493*/        OPC_CheckType, MVT::i1,
/*108495*/        OPC_Scope, 8, /*->108505*/ // 10 children in Scope
/*108497*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108505*/        /*Scope*/ 8, /*->108514*/
/*108506*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108514*/        /*Scope*/ 8, /*->108523*/
/*108515*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108523*/        /*Scope*/ 8, /*->108532*/
/*108524*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108532*/        /*Scope*/ 8, /*->108541*/
/*108533*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108541*/        /*Scope*/ 8, /*->108550*/
/*108542*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108550*/        /*Scope*/ 8, /*->108559*/
/*108551*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108559*/        /*Scope*/ 8, /*->108568*/
/*108560*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108568*/        /*Scope*/ 8, /*->108577*/
/*108569*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108577*/        /*Scope*/ 8, /*->108586*/
/*108578*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108586*/        0, /*End of Scope*/
/*108587*/      /*Scope*/ 13, /*->108601*/
/*108588*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*108590*/        OPC_MoveParent,
/*108591*/        OPC_CheckType, MVT::i1,
/*108593*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108601*/      /*Scope*/ 13, /*->108615*/
/*108602*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*108604*/        OPC_MoveParent,
/*108605*/        OPC_CheckType, MVT::i1,
/*108607*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108615*/      /*Scope*/ 13, /*->108629*/
/*108616*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*108618*/        OPC_MoveParent,
/*108619*/        OPC_CheckType, MVT::i1,
/*108621*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108629*/      /*Scope*/ 13, /*->108643*/
/*108630*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*108632*/        OPC_MoveParent,
/*108633*/        OPC_CheckType, MVT::i1,
/*108635*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108643*/      /*Scope*/ 13, /*->108657*/
/*108644*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*108646*/        OPC_MoveParent,
/*108647*/        OPC_CheckType, MVT::i1,
/*108649*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108657*/      /*Scope*/ 13, /*->108671*/
/*108658*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*108660*/        OPC_MoveParent,
/*108661*/        OPC_CheckType, MVT::i1,
/*108663*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108671*/      /*Scope*/ 88, /*->108760*/
/*108672*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108674*/        OPC_MoveParent,
/*108675*/        OPC_CheckType, MVT::i1,
/*108677*/        OPC_Scope, 8, /*->108687*/ // 9 children in Scope
/*108679*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108687*/        /*Scope*/ 8, /*->108696*/
/*108688*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108696*/        /*Scope*/ 8, /*->108705*/
/*108697*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108705*/        /*Scope*/ 8, /*->108714*/
/*108706*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108714*/        /*Scope*/ 8, /*->108723*/
/*108715*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108723*/        /*Scope*/ 8, /*->108732*/
/*108724*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108732*/        /*Scope*/ 8, /*->108741*/
/*108733*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108741*/        /*Scope*/ 8, /*->108750*/
/*108742*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108750*/        /*Scope*/ 8, /*->108759*/
/*108751*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*108759*/        0, /*End of Scope*/
/*108760*/      0, /*End of Scope*/
/*108761*/    /*Scope*/ 125|128,7/*1021*/, /*->109784*/
/*108763*/      OPC_CheckChild0Type, MVT::f32,
/*108765*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*108766*/      OPC_MoveChild2,
/*108767*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*108770*/      OPC_Scope, 23, /*->108795*/ // 16 children in Scope
/*108772*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108774*/        OPC_MoveParent,
/*108775*/        OPC_CheckType, MVT::i1,
/*108777*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108780*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108783*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108795*/      /*Scope*/ 23, /*->108819*/
/*108796*/        OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*108798*/        OPC_MoveParent,
/*108799*/        OPC_CheckType, MVT::i1,
/*108801*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108804*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108807*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108819*/      /*Scope*/ 23, /*->108843*/
/*108820*/        OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*108822*/        OPC_MoveParent,
/*108823*/        OPC_CheckType, MVT::i1,
/*108825*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108828*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108831*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108843*/      /*Scope*/ 23, /*->108867*/
/*108844*/        OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*108846*/        OPC_MoveParent,
/*108847*/        OPC_CheckType, MVT::i1,
/*108849*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108852*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108855*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108867*/      /*Scope*/ 23, /*->108891*/
/*108868*/        OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*108870*/        OPC_MoveParent,
/*108871*/        OPC_CheckType, MVT::i1,
/*108873*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108876*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108879*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108891*/      /*Scope*/ 23, /*->108915*/
/*108892*/        OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*108894*/        OPC_MoveParent,
/*108895*/        OPC_CheckType, MVT::i1,
/*108897*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108900*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108903*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108915*/      /*Scope*/ 23, /*->108939*/
/*108916*/        OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*108918*/        OPC_MoveParent,
/*108919*/        OPC_CheckType, MVT::i1,
/*108921*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108924*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108927*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108939*/      /*Scope*/ 23, /*->108963*/
/*108940*/        OPC_CheckPredicate, 62, // Predicate_COND_O
/*108942*/        OPC_MoveParent,
/*108943*/        OPC_CheckType, MVT::i1,
/*108945*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108948*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108951*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108963*/      /*Scope*/ 23, /*->108987*/
/*108964*/        OPC_CheckPredicate, 63, // Predicate_COND_UO
/*108966*/        OPC_MoveParent,
/*108967*/        OPC_CheckType, MVT::i1,
/*108969*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108972*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108975*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108987*/      /*Scope*/ 23, /*->109011*/
/*108988*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*108990*/        OPC_MoveParent,
/*108991*/        OPC_CheckType, MVT::i1,
/*108993*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108996*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108999*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109011*/      /*Scope*/ 23, /*->109035*/
/*109012*/        OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*109014*/        OPC_MoveParent,
/*109015*/        OPC_CheckType, MVT::i1,
/*109017*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109020*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109023*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109035*/      /*Scope*/ 23, /*->109059*/
/*109036*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*109038*/        OPC_MoveParent,
/*109039*/        OPC_CheckType, MVT::i1,
/*109041*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109044*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109047*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109059*/      /*Scope*/ 23, /*->109083*/
/*109060*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*109062*/        OPC_MoveParent,
/*109063*/        OPC_CheckType, MVT::i1,
/*109065*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109068*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109071*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109083*/      /*Scope*/ 23, /*->109107*/
/*109084*/        OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*109086*/        OPC_MoveParent,
/*109087*/        OPC_CheckType, MVT::i1,
/*109089*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109092*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109095*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109107*/      /*Scope*/ 23, /*->109131*/
/*109108*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*109110*/        OPC_MoveParent,
/*109111*/        OPC_CheckType, MVT::i1,
/*109113*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109116*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109119*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109131*/      /*Scope*/ 10|128,5/*650*/, /*->109783*/
/*109133*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*109135*/        OPC_MoveParent,
/*109136*/        OPC_CheckType, MVT::i1,
/*109138*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109141*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109144*/        OPC_Scope, 12, /*->109158*/ // 49 children in Scope
/*109146*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109158*/        /*Scope*/ 12, /*->109171*/
/*109159*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109171*/        /*Scope*/ 12, /*->109184*/
/*109172*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109184*/        /*Scope*/ 12, /*->109197*/
/*109185*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109197*/        /*Scope*/ 12, /*->109210*/
/*109198*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109210*/        /*Scope*/ 12, /*->109223*/
/*109211*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109223*/        /*Scope*/ 12, /*->109236*/
/*109224*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109236*/        /*Scope*/ 12, /*->109249*/
/*109237*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109249*/        /*Scope*/ 12, /*->109262*/
/*109250*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109262*/        /*Scope*/ 12, /*->109275*/
/*109263*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109275*/        /*Scope*/ 12, /*->109288*/
/*109276*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109288*/        /*Scope*/ 12, /*->109301*/
/*109289*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109301*/        /*Scope*/ 12, /*->109314*/
/*109302*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109314*/        /*Scope*/ 12, /*->109327*/
/*109315*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109327*/        /*Scope*/ 12, /*->109340*/
/*109328*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109340*/        /*Scope*/ 12, /*->109353*/
/*109341*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109353*/        /*Scope*/ 12, /*->109366*/
/*109354*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109366*/        /*Scope*/ 12, /*->109379*/
/*109367*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109379*/        /*Scope*/ 12, /*->109392*/
/*109380*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109392*/        /*Scope*/ 12, /*->109405*/
/*109393*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109405*/        /*Scope*/ 12, /*->109418*/
/*109406*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109418*/        /*Scope*/ 12, /*->109431*/
/*109419*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109431*/        /*Scope*/ 12, /*->109444*/
/*109432*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109444*/        /*Scope*/ 12, /*->109457*/
/*109445*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109457*/        /*Scope*/ 12, /*->109470*/
/*109458*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109470*/        /*Scope*/ 12, /*->109483*/
/*109471*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109483*/        /*Scope*/ 12, /*->109496*/
/*109484*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109496*/        /*Scope*/ 12, /*->109509*/
/*109497*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109509*/        /*Scope*/ 12, /*->109522*/
/*109510*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109522*/        /*Scope*/ 12, /*->109535*/
/*109523*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109535*/        /*Scope*/ 12, /*->109548*/
/*109536*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109548*/        /*Scope*/ 12, /*->109561*/
/*109549*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109561*/        /*Scope*/ 12, /*->109574*/
/*109562*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109574*/        /*Scope*/ 12, /*->109587*/
/*109575*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109587*/        /*Scope*/ 12, /*->109600*/
/*109588*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109600*/        /*Scope*/ 12, /*->109613*/
/*109601*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109613*/        /*Scope*/ 12, /*->109626*/
/*109614*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109626*/        /*Scope*/ 12, /*->109639*/
/*109627*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109639*/        /*Scope*/ 12, /*->109652*/
/*109640*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109652*/        /*Scope*/ 12, /*->109665*/
/*109653*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109665*/        /*Scope*/ 12, /*->109678*/
/*109666*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109678*/        /*Scope*/ 12, /*->109691*/
/*109679*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109691*/        /*Scope*/ 12, /*->109704*/
/*109692*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109704*/        /*Scope*/ 12, /*->109717*/
/*109705*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109717*/        /*Scope*/ 12, /*->109730*/
/*109718*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109730*/        /*Scope*/ 12, /*->109743*/
/*109731*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109743*/        /*Scope*/ 12, /*->109756*/
/*109744*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109756*/        /*Scope*/ 12, /*->109769*/
/*109757*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109769*/        /*Scope*/ 12, /*->109782*/
/*109770*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109782*/        0, /*End of Scope*/
/*109783*/      0, /*End of Scope*/
/*109784*/    /*Scope*/ 125|128,7/*1021*/, /*->110807*/
/*109786*/      OPC_CheckChild0Type, MVT::f64,
/*109788*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*109789*/      OPC_MoveChild2,
/*109790*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*109793*/      OPC_Scope, 23, /*->109818*/ // 16 children in Scope
/*109795*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*109797*/        OPC_MoveParent,
/*109798*/        OPC_CheckType, MVT::i1,
/*109800*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109803*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109818*/      /*Scope*/ 23, /*->109842*/
/*109819*/        OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*109821*/        OPC_MoveParent,
/*109822*/        OPC_CheckType, MVT::i1,
/*109824*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109827*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109830*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109842*/      /*Scope*/ 23, /*->109866*/
/*109843*/        OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*109845*/        OPC_MoveParent,
/*109846*/        OPC_CheckType, MVT::i1,
/*109848*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109851*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109854*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109866*/      /*Scope*/ 23, /*->109890*/
/*109867*/        OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*109869*/        OPC_MoveParent,
/*109870*/        OPC_CheckType, MVT::i1,
/*109872*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109875*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109878*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109890*/      /*Scope*/ 23, /*->109914*/
/*109891*/        OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*109893*/        OPC_MoveParent,
/*109894*/        OPC_CheckType, MVT::i1,
/*109896*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109899*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109902*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109914*/      /*Scope*/ 23, /*->109938*/
/*109915*/        OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*109917*/        OPC_MoveParent,
/*109918*/        OPC_CheckType, MVT::i1,
/*109920*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109923*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109926*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109938*/      /*Scope*/ 23, /*->109962*/
/*109939*/        OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*109941*/        OPC_MoveParent,
/*109942*/        OPC_CheckType, MVT::i1,
/*109944*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109947*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109950*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109962*/      /*Scope*/ 23, /*->109986*/
/*109963*/        OPC_CheckPredicate, 62, // Predicate_COND_O
/*109965*/        OPC_MoveParent,
/*109966*/        OPC_CheckType, MVT::i1,
/*109968*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109971*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109974*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109986*/      /*Scope*/ 23, /*->110010*/
/*109987*/        OPC_CheckPredicate, 63, // Predicate_COND_UO
/*109989*/        OPC_MoveParent,
/*109990*/        OPC_CheckType, MVT::i1,
/*109992*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109995*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109998*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110010*/      /*Scope*/ 23, /*->110034*/
/*110011*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*110013*/        OPC_MoveParent,
/*110014*/        OPC_CheckType, MVT::i1,
/*110016*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110019*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110022*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110034*/      /*Scope*/ 23, /*->110058*/
/*110035*/        OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*110037*/        OPC_MoveParent,
/*110038*/        OPC_CheckType, MVT::i1,
/*110040*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110043*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110046*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110058*/      /*Scope*/ 23, /*->110082*/
/*110059*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*110061*/        OPC_MoveParent,
/*110062*/        OPC_CheckType, MVT::i1,
/*110064*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110067*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110070*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110082*/      /*Scope*/ 23, /*->110106*/
/*110083*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*110085*/        OPC_MoveParent,
/*110086*/        OPC_CheckType, MVT::i1,
/*110088*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110091*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110094*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110106*/      /*Scope*/ 23, /*->110130*/
/*110107*/        OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*110109*/        OPC_MoveParent,
/*110110*/        OPC_CheckType, MVT::i1,
/*110112*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110115*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110118*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110130*/      /*Scope*/ 23, /*->110154*/
/*110131*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*110133*/        OPC_MoveParent,
/*110134*/        OPC_CheckType, MVT::i1,
/*110136*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110139*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110142*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110154*/      /*Scope*/ 10|128,5/*650*/, /*->110806*/
/*110156*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110158*/        OPC_MoveParent,
/*110159*/        OPC_CheckType, MVT::i1,
/*110161*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110164*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110167*/        OPC_Scope, 12, /*->110181*/ // 49 children in Scope
/*110169*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110181*/        /*Scope*/ 12, /*->110194*/
/*110182*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110194*/        /*Scope*/ 12, /*->110207*/
/*110195*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110207*/        /*Scope*/ 12, /*->110220*/
/*110208*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110220*/        /*Scope*/ 12, /*->110233*/
/*110221*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110233*/        /*Scope*/ 12, /*->110246*/
/*110234*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110246*/        /*Scope*/ 12, /*->110259*/
/*110247*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110259*/        /*Scope*/ 12, /*->110272*/
/*110260*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110272*/        /*Scope*/ 12, /*->110285*/
/*110273*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110285*/        /*Scope*/ 12, /*->110298*/
/*110286*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110298*/        /*Scope*/ 12, /*->110311*/
/*110299*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110311*/        /*Scope*/ 12, /*->110324*/
/*110312*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110324*/        /*Scope*/ 12, /*->110337*/
/*110325*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110337*/        /*Scope*/ 12, /*->110350*/
/*110338*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110350*/        /*Scope*/ 12, /*->110363*/
/*110351*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110363*/        /*Scope*/ 12, /*->110376*/
/*110364*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110376*/        /*Scope*/ 12, /*->110389*/
/*110377*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110389*/        /*Scope*/ 12, /*->110402*/
/*110390*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110402*/        /*Scope*/ 12, /*->110415*/
/*110403*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110415*/        /*Scope*/ 12, /*->110428*/
/*110416*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110428*/        /*Scope*/ 12, /*->110441*/
/*110429*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110441*/        /*Scope*/ 12, /*->110454*/
/*110442*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110454*/        /*Scope*/ 12, /*->110467*/
/*110455*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110467*/        /*Scope*/ 12, /*->110480*/
/*110468*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110480*/        /*Scope*/ 12, /*->110493*/
/*110481*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110493*/        /*Scope*/ 12, /*->110506*/
/*110494*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110506*/        /*Scope*/ 12, /*->110519*/
/*110507*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110519*/        /*Scope*/ 12, /*->110532*/
/*110520*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110532*/        /*Scope*/ 12, /*->110545*/
/*110533*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110545*/        /*Scope*/ 12, /*->110558*/
/*110546*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110558*/        /*Scope*/ 12, /*->110571*/
/*110559*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110571*/        /*Scope*/ 12, /*->110584*/
/*110572*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110584*/        /*Scope*/ 12, /*->110597*/
/*110585*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110597*/        /*Scope*/ 12, /*->110610*/
/*110598*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110610*/        /*Scope*/ 12, /*->110623*/
/*110611*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110623*/        /*Scope*/ 12, /*->110636*/
/*110624*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110636*/        /*Scope*/ 12, /*->110649*/
/*110637*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110649*/        /*Scope*/ 12, /*->110662*/
/*110650*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110662*/        /*Scope*/ 12, /*->110675*/
/*110663*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110675*/        /*Scope*/ 12, /*->110688*/
/*110676*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110688*/        /*Scope*/ 12, /*->110701*/
/*110689*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110701*/        /*Scope*/ 12, /*->110714*/
/*110702*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110714*/        /*Scope*/ 12, /*->110727*/
/*110715*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110727*/        /*Scope*/ 12, /*->110740*/
/*110728*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110740*/        /*Scope*/ 12, /*->110753*/
/*110741*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110753*/        /*Scope*/ 12, /*->110766*/
/*110754*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110766*/        /*Scope*/ 12, /*->110779*/
/*110767*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110779*/        /*Scope*/ 12, /*->110792*/
/*110780*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110792*/        /*Scope*/ 12, /*->110805*/
/*110793*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110805*/        0, /*End of Scope*/
/*110806*/      0, /*End of Scope*/
/*110807*/    /*Scope*/ 93|128,4/*605*/, /*->111414*/
/*110809*/      OPC_CheckChild0Type, MVT::f16,
/*110811*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*110812*/      OPC_MoveChild2,
/*110813*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*110816*/      OPC_Scope, 23, /*->110841*/ // 16 children in Scope
/*110818*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110820*/        OPC_MoveParent,
/*110821*/        OPC_CheckType, MVT::i1,
/*110823*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110826*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110829*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110841*/      /*Scope*/ 23, /*->110865*/
/*110842*/        OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*110844*/        OPC_MoveParent,
/*110845*/        OPC_CheckType, MVT::i1,
/*110847*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110850*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110853*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110865*/      /*Scope*/ 23, /*->110889*/
/*110866*/        OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*110868*/        OPC_MoveParent,
/*110869*/        OPC_CheckType, MVT::i1,
/*110871*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110874*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110877*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110889*/      /*Scope*/ 23, /*->110913*/
/*110890*/        OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*110892*/        OPC_MoveParent,
/*110893*/        OPC_CheckType, MVT::i1,
/*110895*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110898*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110901*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110913*/      /*Scope*/ 23, /*->110937*/
/*110914*/        OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*110916*/        OPC_MoveParent,
/*110917*/        OPC_CheckType, MVT::i1,
/*110919*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110922*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110925*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110937*/      /*Scope*/ 23, /*->110961*/
/*110938*/        OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*110940*/        OPC_MoveParent,
/*110941*/        OPC_CheckType, MVT::i1,
/*110943*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110946*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110949*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110961*/      /*Scope*/ 23, /*->110985*/
/*110962*/        OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*110964*/        OPC_MoveParent,
/*110965*/        OPC_CheckType, MVT::i1,
/*110967*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110970*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110973*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110985*/      /*Scope*/ 23, /*->111009*/
/*110986*/        OPC_CheckPredicate, 62, // Predicate_COND_O
/*110988*/        OPC_MoveParent,
/*110989*/        OPC_CheckType, MVT::i1,
/*110991*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110994*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110997*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111009*/      /*Scope*/ 23, /*->111033*/
/*111010*/        OPC_CheckPredicate, 63, // Predicate_COND_UO
/*111012*/        OPC_MoveParent,
/*111013*/        OPC_CheckType, MVT::i1,
/*111015*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111018*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111021*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111033*/      /*Scope*/ 23, /*->111057*/
/*111034*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*111036*/        OPC_MoveParent,
/*111037*/        OPC_CheckType, MVT::i1,
/*111039*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111042*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111045*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111057*/      /*Scope*/ 23, /*->111081*/
/*111058*/        OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*111060*/        OPC_MoveParent,
/*111061*/        OPC_CheckType, MVT::i1,
/*111063*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111066*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111069*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111081*/      /*Scope*/ 23, /*->111105*/
/*111082*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*111084*/        OPC_MoveParent,
/*111085*/        OPC_CheckType, MVT::i1,
/*111087*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111090*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111093*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111105*/      /*Scope*/ 23, /*->111129*/
/*111106*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*111108*/        OPC_MoveParent,
/*111109*/        OPC_CheckType, MVT::i1,
/*111111*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111114*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111117*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111129*/      /*Scope*/ 23, /*->111153*/
/*111130*/        OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*111132*/        OPC_MoveParent,
/*111133*/        OPC_CheckType, MVT::i1,
/*111135*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111138*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111141*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111153*/      /*Scope*/ 23, /*->111177*/
/*111154*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*111156*/        OPC_MoveParent,
/*111157*/        OPC_CheckType, MVT::i1,
/*111159*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111162*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111165*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111177*/      /*Scope*/ 106|128,1/*234*/, /*->111413*/
/*111179*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*111181*/        OPC_MoveParent,
/*111182*/        OPC_CheckType, MVT::i1,
/*111184*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111187*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111190*/        OPC_Scope, 12, /*->111204*/ // 17 children in Scope
/*111192*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111204*/        /*Scope*/ 12, /*->111217*/
/*111205*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111217*/        /*Scope*/ 12, /*->111230*/
/*111218*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111230*/        /*Scope*/ 12, /*->111243*/
/*111231*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111243*/        /*Scope*/ 12, /*->111256*/
/*111244*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111256*/        /*Scope*/ 12, /*->111269*/
/*111257*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111269*/        /*Scope*/ 12, /*->111282*/
/*111270*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111282*/        /*Scope*/ 12, /*->111295*/
/*111283*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111295*/        /*Scope*/ 12, /*->111308*/
/*111296*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111308*/        /*Scope*/ 12, /*->111321*/
/*111309*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111321*/        /*Scope*/ 12, /*->111334*/
/*111322*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111334*/        /*Scope*/ 12, /*->111347*/
/*111335*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111347*/        /*Scope*/ 12, /*->111360*/
/*111348*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111360*/        /*Scope*/ 12, /*->111373*/
/*111361*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111373*/        /*Scope*/ 12, /*->111386*/
/*111374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111386*/        /*Scope*/ 12, /*->111399*/
/*111387*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111399*/        /*Scope*/ 12, /*->111412*/
/*111400*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111412*/        0, /*End of Scope*/
/*111413*/      0, /*End of Scope*/
/*111414*/    0, /*End of Scope*/
/*111415*/  /*SwitchOpcode*/ 26, TARGET_VAL(ISD::BRCOND),// ->111444
/*111418*/    OPC_RecordNode, // #0 = 'brcond' chained node
/*111419*/    OPC_RecordChild1, // #1 = physreg input SCC
/*111420*/    OPC_CheckChild1Type, MVT::i1,
/*111422*/    OPC_RecordChild2, // #2 = $simm16
/*111423*/    OPC_MoveChild2,
/*111424*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*111427*/    OPC_MoveParent,
/*111428*/    OPC_CheckPredicate, 64, // Predicate_si_uniform_br
/*111430*/    OPC_CheckPredicate, 65, // Predicate_si_uniform_br_scc
/*111432*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111434*/    OPC_EmitMergeInputChains1_0,
/*111435*/    OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*111438*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
              // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*111444*/  /*SwitchOpcode*/ 87, TARGET_VAL(ISD::Constant),// ->111534
/*111447*/    OPC_RecordNode, // #0 = $imm
/*111448*/    OPC_SwitchType /*4 cases */, 40, MVT::i32,// ->111491
/*111451*/      OPC_Scope, 13, /*->111466*/ // 3 children in Scope
/*111453*/        OPC_CheckPredicate, 66, // Predicate_anonymous_1375
/*111455*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111457*/        OPC_EmitConvertToTarget, 0,
/*111459*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1375>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*111466*/      /*Scope*/ 11, /*->111478*/
/*111467*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111469*/        OPC_EmitConvertToTarget, 0,
/*111471*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*111478*/      /*Scope*/ 11, /*->111490*/
/*111479*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111481*/        OPC_EmitConvertToTarget, 0,
/*111483*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$val - Complexity = 3
                  // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*111490*/      0, /*End of Scope*/
/*111491*/    /*SwitchType*/ 13, MVT::i64,// ->111506
/*111493*/      OPC_CheckPredicate, 67, // Predicate_anonymous_1385
/*111495*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111497*/      OPC_EmitConvertToTarget, 0,
/*111499*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1385>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1386>>:$imm)
/*111506*/    /*SwitchType*/ 11, MVT::i16,// ->111519
/*111508*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111510*/      OPC_EmitConvertToTarget, 0,
/*111512*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1, 
                // Src: (imm:i16):$imm - Complexity = 3
                // Dst: (S_MOV_B32:i16 (imm:i16):$imm)
/*111519*/    /*SwitchType*/ 12, MVT::i1,// ->111533
/*111521*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111523*/      OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*111526*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*111533*/    0, // EndSwitchType
/*111534*/  /*SwitchOpcode*/ 117|128,2/*373*/, TARGET_VAL(ISD::BITCAST),// ->111911
/*111538*/    OPC_RecordChild0, // #0 = $src0
/*111539*/    OPC_Scope, 25, /*->111566*/ // 16 children in Scope
/*111541*/      OPC_CheckChild0Type, MVT::f32,
/*111543*/      OPC_CheckType, MVT::i32,
/*111545*/      OPC_Scope, 5, /*->111552*/ // 2 children in Scope
/*111547*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111549*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*111552*/      /*Scope*/ 12, /*->111565*/
/*111553*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111555*/        OPC_Scope, 3, /*->111560*/ // 2 children in Scope
/*111557*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*111560*/        /*Scope*/ 3, /*->111564*/
/*111561*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*111564*/        0, /*End of Scope*/
/*111565*/      0, /*End of Scope*/
/*111566*/    /*Scope*/ 16, /*->111583*/
/*111567*/      OPC_CheckChild0Type, MVT::f16,
/*111569*/      OPC_CheckType, MVT::i16,
/*111571*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111573*/      OPC_Scope, 3, /*->111578*/ // 2 children in Scope
/*111575*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 VGPR_32:f16:$src0) - Complexity = 3
                  // Dst: VGPR_32:i16:$src0
/*111578*/      /*Scope*/ 3, /*->111582*/
/*111579*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 SReg_32:f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i16:$src0
/*111582*/      0, /*End of Scope*/
/*111583*/    /*Scope*/ 25, /*->111609*/
/*111584*/      OPC_CheckChild0Type, MVT::f64,
/*111586*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->111594
/*111589*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111591*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*111594*/      /*SwitchType*/ 5, MVT::v2i32,// ->111601
/*111596*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111598*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*111601*/      /*SwitchType*/ 5, MVT::v2f32,// ->111608
/*111603*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111605*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*111608*/      0, // EndSwitchType
/*111609*/    /*Scope*/ 34, /*->111644*/
/*111610*/      OPC_CheckChild0Type, MVT::v2i32,
/*111612*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->111620
/*111615*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111617*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*111620*/      /*SwitchType*/ 5, MVT::f64,// ->111627
/*111622*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111624*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*111627*/      /*SwitchType*/ 14, MVT::v2f32,// ->111643
/*111629*/        OPC_Scope, 5, /*->111636*/ // 2 children in Scope
/*111631*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111633*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*111636*/        /*Scope*/ 5, /*->111642*/
/*111637*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111639*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*111642*/        0, /*End of Scope*/
/*111643*/      0, // EndSwitchType
/*111644*/    /*Scope*/ 34, /*->111679*/
/*111645*/      OPC_CheckChild0Type, MVT::v2f32,
/*111647*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->111655
/*111650*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111652*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*111655*/      /*SwitchType*/ 5, MVT::f64,// ->111662
/*111657*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111659*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*111662*/      /*SwitchType*/ 14, MVT::v2i32,// ->111678
/*111664*/        OPC_Scope, 5, /*->111671*/ // 2 children in Scope
/*111666*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111668*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*111671*/        /*Scope*/ 5, /*->111677*/
/*111672*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111674*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*111677*/        0, /*End of Scope*/
/*111678*/      0, // EndSwitchType
/*111679*/    /*Scope*/ 25, /*->111705*/
/*111680*/      OPC_CheckChild0Type, MVT::i32,
/*111682*/      OPC_CheckType, MVT::f32,
/*111684*/      OPC_Scope, 5, /*->111691*/ // 2 children in Scope
/*111686*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111688*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*111691*/      /*Scope*/ 12, /*->111704*/
/*111692*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111694*/        OPC_Scope, 3, /*->111699*/ // 2 children in Scope
/*111696*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*111699*/        /*Scope*/ 3, /*->111703*/
/*111700*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*111703*/        0, /*End of Scope*/
/*111704*/      0, /*End of Scope*/
/*111705*/    /*Scope*/ 16, /*->111722*/
/*111706*/      OPC_CheckChild0Type, MVT::i16,
/*111708*/      OPC_CheckType, MVT::f16,
/*111710*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111712*/      OPC_Scope, 3, /*->111717*/ // 2 children in Scope
/*111714*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 VGPR_32:i16:$src0) - Complexity = 3
                  // Dst: VGPR_32:f16:$src0
/*111717*/      /*Scope*/ 3, /*->111721*/
/*111718*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 SReg_32:i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f16:$src0
/*111721*/      0, /*End of Scope*/
/*111722*/    /*Scope*/ 25, /*->111748*/
/*111723*/      OPC_CheckChild0Type, MVT::i64,
/*111725*/      OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->111733
/*111728*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111730*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*111733*/      /*SwitchType*/ 5, MVT::v2i32,// ->111740
/*111735*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111737*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*111740*/      /*SwitchType*/ 5, MVT::v2f32,// ->111747
/*111742*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111744*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*111747*/      0, // EndSwitchType
/*111748*/    /*Scope*/ 27, /*->111776*/
/*111749*/      OPC_CheckChild0Type, MVT::v4f32,
/*111751*/      OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->111768
/*111754*/        OPC_Scope, 5, /*->111761*/ // 2 children in Scope
/*111756*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111758*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*111761*/        /*Scope*/ 5, /*->111767*/
/*111762*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111764*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*111767*/        0, /*End of Scope*/
/*111768*/      /*SwitchType*/ 5, MVT::v2f64,// ->111775
/*111770*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111772*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*111775*/      0, // EndSwitchType
/*111776*/    /*Scope*/ 34, /*->111811*/
/*111777*/      OPC_CheckChild0Type, MVT::v4i32,
/*111779*/      OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->111787
/*111782*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111784*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*111787*/      /*SwitchType*/ 14, MVT::v4f32,// ->111803
/*111789*/        OPC_Scope, 5, /*->111796*/ // 2 children in Scope
/*111791*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111793*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*111796*/        /*Scope*/ 5, /*->111802*/
/*111797*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111799*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*111802*/        0, /*End of Scope*/
/*111803*/      /*SwitchType*/ 5, MVT::v2f64,// ->111810
/*111805*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111807*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*111810*/      0, // EndSwitchType
/*111811*/    /*Scope*/ 18, /*->111830*/
/*111812*/      OPC_CheckChild0Type, MVT::v2i64,
/*111814*/      OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->111822
/*111817*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111819*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*111822*/      /*SwitchType*/ 5, MVT::v2f64,// ->111829
/*111824*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111826*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*111829*/      0, // EndSwitchType
/*111830*/    /*Scope*/ 25, /*->111856*/
/*111831*/      OPC_CheckChild0Type, MVT::v2f64,
/*111833*/      OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->111841
/*111836*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111838*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*111841*/      /*SwitchType*/ 5, MVT::v2i64,// ->111848
/*111843*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111845*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*111848*/      /*SwitchType*/ 5, MVT::v4f32,// ->111855
/*111850*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111852*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*111855*/      0, // EndSwitchType
/*111856*/    /*Scope*/ 16, /*->111873*/
/*111857*/      OPC_CheckChild0Type, MVT::v8f32,
/*111859*/      OPC_CheckType, MVT::v8i32,
/*111861*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111863*/      OPC_Scope, 3, /*->111868*/ // 2 children in Scope
/*111865*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*111868*/      /*Scope*/ 3, /*->111872*/
/*111869*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*111872*/      0, /*End of Scope*/
/*111873*/    /*Scope*/ 9, /*->111883*/
/*111874*/      OPC_CheckChild0Type, MVT::v16f32,
/*111876*/      OPC_CheckType, MVT::v16i32,
/*111878*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111880*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*111883*/    /*Scope*/ 16, /*->111900*/
/*111884*/      OPC_CheckChild0Type, MVT::v8i32,
/*111886*/      OPC_CheckType, MVT::v8f32,
/*111888*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111890*/      OPC_Scope, 3, /*->111895*/ // 2 children in Scope
/*111892*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*111895*/      /*Scope*/ 3, /*->111899*/
/*111896*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*111899*/      0, /*End of Scope*/
/*111900*/    /*Scope*/ 9, /*->111910*/
/*111901*/      OPC_CheckChild0Type, MVT::v16i32,
/*111903*/      OPC_CheckType, MVT::v16f32,
/*111905*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111907*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*111910*/    0, /*End of Scope*/
/*111911*/  /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->111922
/*111914*/    OPC_RecordChild0, // #0 = $addr
/*111915*/    OPC_CheckType, MVT::i32,
/*111917*/    OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111919*/    OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*111922*/  /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::SUB),// ->112059
/*111926*/    OPC_RecordChild0, // #0 = $src0
/*111927*/    OPC_RecordChild1, // #1 = $src1
/*111928*/    OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->112046
/*111931*/      OPC_Scope, 100, /*->112033*/ // 2 children in Scope
/*111933*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111935*/        OPC_EmitInteger, MVT::i32, 0, 
/*111938*/        OPC_EmitInteger, MVT::i32, 0, 
/*111941*/        OPC_EmitInteger, MVT::i32, 1, 
/*111944*/        OPC_EmitInteger, MVT::i32, 0, 
/*111947*/        OPC_EmitInteger, MVT::i32, 0, 
/*111950*/        OPC_EmitInteger, MVT::i32, 0, 
/*111953*/        OPC_EmitInteger, MVT::i32, 0, 
/*111956*/        OPC_EmitInteger, MVT::i32, 0, 
/*111959*/        OPC_EmitInteger, MVT::i32, 0, 
/*111962*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111974*/        OPC_EmitInteger, MVT::i32, 0, 
/*111977*/        OPC_EmitInteger, MVT::i32, 0, 
/*111980*/        OPC_EmitInteger, MVT::i32, 0, 
/*111983*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111995*/        OPC_EmitInteger, MVT::i32, 1, 
/*111998*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112001*/        OPC_EmitInteger, MVT::i32, 0, 
/*112004*/        OPC_EmitInteger, MVT::i32, 0, 
/*112007*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112033*/      /*Scope*/ 11, /*->112045*/
/*112034*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112036*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*112045*/      0, /*End of Scope*/
/*112046*/    /*SwitchType*/ 10, MVT::i16,// ->112058
/*112048*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*112050*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*112058*/    0, // EndSwitchType
/*112059*/  /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::SMIN),// ->112196
/*112063*/    OPC_RecordChild0, // #0 = $src0
/*112064*/    OPC_RecordChild1, // #1 = $src1
/*112065*/    OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->112183
/*112068*/      OPC_Scope, 100, /*->112170*/ // 2 children in Scope
/*112070*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*112072*/        OPC_EmitInteger, MVT::i32, 0, 
/*112075*/        OPC_EmitInteger, MVT::i32, 0, 
/*112078*/        OPC_EmitInteger, MVT::i32, 1, 
/*112081*/        OPC_EmitInteger, MVT::i32, 0, 
/*112084*/        OPC_EmitInteger, MVT::i32, 0, 
/*112087*/        OPC_EmitInteger, MVT::i32, 0, 
/*112090*/        OPC_EmitInteger, MVT::i32, 0, 
/*112093*/        OPC_EmitInteger, MVT::i32, 0, 
/*112096*/        OPC_EmitInteger, MVT::i32, 0, 
/*112099*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112111*/        OPC_EmitInteger, MVT::i32, 0, 
/*112114*/        OPC_EmitInteger, MVT::i32, 0, 
/*112117*/        OPC_EmitInteger, MVT::i32, 0, 
/*112120*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112132*/        OPC_EmitInteger, MVT::i32, 1, 
/*112135*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112138*/        OPC_EmitInteger, MVT::i32, 0, 
/*112141*/        OPC_EmitInteger, MVT::i32, 0, 
/*112144*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112170*/      /*Scope*/ 11, /*->112182*/
/*112171*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112173*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*112182*/      0, /*End of Scope*/
/*112183*/    /*SwitchType*/ 10, MVT::i16,// ->112195
/*112185*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*112187*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*112195*/    0, // EndSwitchType
/*112196*/  /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::UMIN),// ->112333
/*112200*/    OPC_RecordChild0, // #0 = $src0
/*112201*/    OPC_RecordChild1, // #1 = $src1
/*112202*/    OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->112320
/*112205*/      OPC_Scope, 100, /*->112307*/ // 2 children in Scope
/*112207*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*112209*/        OPC_EmitInteger, MVT::i32, 0, 
/*112212*/        OPC_EmitInteger, MVT::i32, 0, 
/*112215*/        OPC_EmitInteger, MVT::i32, 1, 
/*112218*/        OPC_EmitInteger, MVT::i32, 0, 
/*112221*/        OPC_EmitInteger, MVT::i32, 0, 
/*112224*/        OPC_EmitInteger, MVT::i32, 0, 
/*112227*/        OPC_EmitInteger, MVT::i32, 0, 
/*112230*/        OPC_EmitInteger, MVT::i32, 0, 
/*112233*/        OPC_EmitInteger, MVT::i32, 0, 
/*112236*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112248*/        OPC_EmitInteger, MVT::i32, 0, 
/*112251*/        OPC_EmitInteger, MVT::i32, 0, 
/*112254*/        OPC_EmitInteger, MVT::i32, 0, 
/*112257*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112269*/        OPC_EmitInteger, MVT::i32, 1, 
/*112272*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112275*/        OPC_EmitInteger, MVT::i32, 0, 
/*112278*/        OPC_EmitInteger, MVT::i32, 0, 
/*112281*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112307*/      /*Scope*/ 11, /*->112319*/
/*112308*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112310*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*112319*/      0, /*End of Scope*/
/*112320*/    /*SwitchType*/ 10, MVT::i16,// ->112332
/*112322*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*112324*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*112332*/    0, // EndSwitchType
/*112333*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->112655
/*112337*/    OPC_RecordChild0, // #0 = $src0
/*112338*/    OPC_RecordChild1, // #1 = $src1
/*112339*/    OPC_CheckType, MVT::i32,
/*112341*/    OPC_Scope, 100, /*->112443*/ // 4 children in Scope
/*112343*/      OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112345*/      OPC_EmitInteger, MVT::i32, 0, 
/*112348*/      OPC_EmitInteger, MVT::i32, 0, 
/*112351*/      OPC_EmitInteger, MVT::i32, 1, 
/*112354*/      OPC_EmitInteger, MVT::i32, 0, 
/*112357*/      OPC_EmitInteger, MVT::i32, 0, 
/*112360*/      OPC_EmitInteger, MVT::i32, 0, 
/*112363*/      OPC_EmitInteger, MVT::i32, 0, 
/*112366*/      OPC_EmitInteger, MVT::i32, 0, 
/*112369*/      OPC_EmitInteger, MVT::i32, 0, 
/*112372*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112384*/      OPC_EmitInteger, MVT::i32, 0, 
/*112387*/      OPC_EmitInteger, MVT::i32, 0, 
/*112390*/      OPC_EmitInteger, MVT::i32, 0, 
/*112393*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112405*/      OPC_EmitInteger, MVT::i32, 1, 
/*112408*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112411*/      OPC_EmitInteger, MVT::i32, 0, 
/*112414*/      OPC_EmitInteger, MVT::i32, 0, 
/*112417*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112443*/    /*Scope*/ 100, /*->112544*/
/*112444*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112446*/      OPC_EmitInteger, MVT::i32, 0, 
/*112449*/      OPC_EmitInteger, MVT::i32, 0, 
/*112452*/      OPC_EmitInteger, MVT::i32, 1, 
/*112455*/      OPC_EmitInteger, MVT::i32, 0, 
/*112458*/      OPC_EmitInteger, MVT::i32, 0, 
/*112461*/      OPC_EmitInteger, MVT::i32, 0, 
/*112464*/      OPC_EmitInteger, MVT::i32, 0, 
/*112467*/      OPC_EmitInteger, MVT::i32, 0, 
/*112470*/      OPC_EmitInteger, MVT::i32, 0, 
/*112473*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112485*/      OPC_EmitInteger, MVT::i32, 0, 
/*112488*/      OPC_EmitInteger, MVT::i32, 0, 
/*112491*/      OPC_EmitInteger, MVT::i32, 0, 
/*112494*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112506*/      OPC_EmitInteger, MVT::i32, 1, 
/*112509*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112512*/      OPC_EmitInteger, MVT::i32, 0, 
/*112515*/      OPC_EmitInteger, MVT::i32, 0, 
/*112518*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112544*/    /*Scope*/ 100, /*->112645*/
/*112545*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*112547*/      OPC_EmitInteger, MVT::i32, 0, 
/*112550*/      OPC_EmitInteger, MVT::i32, 0, 
/*112553*/      OPC_EmitInteger, MVT::i32, 1, 
/*112556*/      OPC_EmitInteger, MVT::i32, 0, 
/*112559*/      OPC_EmitInteger, MVT::i32, 0, 
/*112562*/      OPC_EmitInteger, MVT::i32, 0, 
/*112565*/      OPC_EmitInteger, MVT::i32, 0, 
/*112568*/      OPC_EmitInteger, MVT::i32, 0, 
/*112571*/      OPC_EmitInteger, MVT::i32, 0, 
/*112574*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112586*/      OPC_EmitInteger, MVT::i32, 0, 
/*112589*/      OPC_EmitInteger, MVT::i32, 0, 
/*112592*/      OPC_EmitInteger, MVT::i32, 0, 
/*112595*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112607*/      OPC_EmitInteger, MVT::i32, 1, 
/*112610*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112613*/      OPC_EmitInteger, MVT::i32, 0, 
/*112616*/      OPC_EmitInteger, MVT::i32, 0, 
/*112619*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112645*/    /*Scope*/ 8, /*->112654*/
/*112646*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*112654*/    0, /*End of Scope*/
/*112655*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->112977
/*112659*/    OPC_RecordChild0, // #0 = $src0
/*112660*/    OPC_RecordChild1, // #1 = $src1
/*112661*/    OPC_CheckType, MVT::i32,
/*112663*/    OPC_Scope, 100, /*->112765*/ // 4 children in Scope
/*112665*/      OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112667*/      OPC_EmitInteger, MVT::i32, 0, 
/*112670*/      OPC_EmitInteger, MVT::i32, 0, 
/*112673*/      OPC_EmitInteger, MVT::i32, 1, 
/*112676*/      OPC_EmitInteger, MVT::i32, 0, 
/*112679*/      OPC_EmitInteger, MVT::i32, 0, 
/*112682*/      OPC_EmitInteger, MVT::i32, 0, 
/*112685*/      OPC_EmitInteger, MVT::i32, 0, 
/*112688*/      OPC_EmitInteger, MVT::i32, 0, 
/*112691*/      OPC_EmitInteger, MVT::i32, 0, 
/*112694*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112706*/      OPC_EmitInteger, MVT::i32, 0, 
/*112709*/      OPC_EmitInteger, MVT::i32, 0, 
/*112712*/      OPC_EmitInteger, MVT::i32, 0, 
/*112715*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112727*/      OPC_EmitInteger, MVT::i32, 1, 
/*112730*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112733*/      OPC_EmitInteger, MVT::i32, 0, 
/*112736*/      OPC_EmitInteger, MVT::i32, 0, 
/*112739*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112765*/    /*Scope*/ 100, /*->112866*/
/*112766*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112768*/      OPC_EmitInteger, MVT::i32, 0, 
/*112771*/      OPC_EmitInteger, MVT::i32, 0, 
/*112774*/      OPC_EmitInteger, MVT::i32, 1, 
/*112777*/      OPC_EmitInteger, MVT::i32, 0, 
/*112780*/      OPC_EmitInteger, MVT::i32, 0, 
/*112783*/      OPC_EmitInteger, MVT::i32, 0, 
/*112786*/      OPC_EmitInteger, MVT::i32, 0, 
/*112789*/      OPC_EmitInteger, MVT::i32, 0, 
/*112792*/      OPC_EmitInteger, MVT::i32, 0, 
/*112795*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112807*/      OPC_EmitInteger, MVT::i32, 0, 
/*112810*/      OPC_EmitInteger, MVT::i32, 0, 
/*112813*/      OPC_EmitInteger, MVT::i32, 0, 
/*112816*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112828*/      OPC_EmitInteger, MVT::i32, 1, 
/*112831*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112834*/      OPC_EmitInteger, MVT::i32, 0, 
/*112837*/      OPC_EmitInteger, MVT::i32, 0, 
/*112840*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112866*/    /*Scope*/ 100, /*->112967*/
/*112867*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*112869*/      OPC_EmitInteger, MVT::i32, 0, 
/*112872*/      OPC_EmitInteger, MVT::i32, 0, 
/*112875*/      OPC_EmitInteger, MVT::i32, 1, 
/*112878*/      OPC_EmitInteger, MVT::i32, 0, 
/*112881*/      OPC_EmitInteger, MVT::i32, 0, 
/*112884*/      OPC_EmitInteger, MVT::i32, 0, 
/*112887*/      OPC_EmitInteger, MVT::i32, 0, 
/*112890*/      OPC_EmitInteger, MVT::i32, 0, 
/*112893*/      OPC_EmitInteger, MVT::i32, 0, 
/*112896*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112908*/      OPC_EmitInteger, MVT::i32, 0, 
/*112911*/      OPC_EmitInteger, MVT::i32, 0, 
/*112914*/      OPC_EmitInteger, MVT::i32, 0, 
/*112917*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112929*/      OPC_EmitInteger, MVT::i32, 1, 
/*112932*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112935*/      OPC_EmitInteger, MVT::i32, 0, 
/*112938*/      OPC_EmitInteger, MVT::i32, 0, 
/*112941*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112967*/    /*Scope*/ 8, /*->112976*/
/*112968*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*112976*/    0, /*End of Scope*/
/*112977*/  /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->113467
/*112981*/    OPC_RecordChild0, // #0 = $src0
/*112982*/    OPC_CheckType, MVT::i32,
/*112984*/    OPC_Scope, 66, /*->113052*/ // 4 children in Scope
/*112986*/      OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112988*/      OPC_EmitInteger, MVT::i32, 1, 
/*112991*/      OPC_EmitInteger, MVT::i32, 0, 
/*112994*/      OPC_EmitInteger, MVT::i32, 0, 
/*112997*/      OPC_EmitInteger, MVT::i32, 0, 
/*113000*/      OPC_EmitInteger, MVT::i32, 0, 
/*113003*/      OPC_EmitInteger, MVT::i32, 0, 
/*113006*/      OPC_EmitInteger, MVT::i32, 0, 
/*113009*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113021*/      OPC_EmitInteger, MVT::i32, 1, 
/*113024*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113027*/      OPC_EmitInteger, MVT::i32, 0, 
/*113030*/      OPC_EmitInteger, MVT::i32, 0, 
/*113033*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*113052*/    /*Scope*/ 66, /*->113119*/
/*113053*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*113055*/      OPC_EmitInteger, MVT::i32, 1, 
/*113058*/      OPC_EmitInteger, MVT::i32, 0, 
/*113061*/      OPC_EmitInteger, MVT::i32, 0, 
/*113064*/      OPC_EmitInteger, MVT::i32, 0, 
/*113067*/      OPC_EmitInteger, MVT::i32, 0, 
/*113070*/      OPC_EmitInteger, MVT::i32, 0, 
/*113073*/      OPC_EmitInteger, MVT::i32, 0, 
/*113076*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113088*/      OPC_EmitInteger, MVT::i32, 1, 
/*113091*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113094*/      OPC_EmitInteger, MVT::i32, 0, 
/*113097*/      OPC_EmitInteger, MVT::i32, 0, 
/*113100*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*113119*/    /*Scope*/ 38, /*->113158*/
/*113120*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113122*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*113129*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*113136*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113143*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 3,  // Results = #4
/*113151*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i16 1333788672:i32, (V_RCP_IFLAG_F32_e32:i16 (V_CVT_F32_U32_e32:i16 ?:i32:$src0))))
/*113158*/    /*Scope*/ 50|128,2/*306*/, /*->113466*/
/*113160*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*113162*/      OPC_EmitInteger, MVT::i32, 1, 
/*113165*/      OPC_EmitInteger, MVT::i32, 0, 
/*113168*/      OPC_EmitInteger, MVT::i32, 0, 
/*113171*/      OPC_EmitInteger, MVT::i32, 0, 
/*113174*/      OPC_EmitInteger, MVT::i32, 0, 
/*113177*/      OPC_EmitInteger, MVT::i32, 0, 
/*113180*/      OPC_EmitInteger, MVT::i32, 1, 
/*113183*/      OPC_EmitInteger, MVT::i32, 0, 
/*113186*/      OPC_EmitInteger, MVT::i32, 0, 
/*113189*/      OPC_EmitInteger, MVT::i32, 0, 
/*113192*/      OPC_EmitInteger, MVT::i32, 1, 
/*113195*/      OPC_EmitInteger, MVT::i32, 0, 
/*113198*/      OPC_EmitInteger, MVT::i32, 0, 
/*113201*/      OPC_EmitInteger, MVT::i32, 0, 
/*113204*/      OPC_EmitInteger, MVT::i32, 1, 
/*113207*/      OPC_EmitInteger, MVT::i32, 0, 
/*113210*/      OPC_EmitInteger, MVT::i32, 0, 
/*113213*/      OPC_EmitInteger, MVT::i32, 0, 
/*113216*/      OPC_EmitInteger, MVT::i32, 0, 
/*113219*/      OPC_EmitInteger, MVT::i32, 0, 
/*113222*/      OPC_EmitInteger, MVT::i32, 0, 
/*113225*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113237*/      OPC_EmitInteger, MVT::i32, 1, 
/*113240*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113243*/      OPC_EmitInteger, MVT::i32, 0, 
/*113246*/      OPC_EmitInteger, MVT::i32, 0, 
/*113249*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*113268*/      OPC_EmitInteger, MVT::i32, 0, 
/*113271*/      OPC_EmitInteger, MVT::i32, 0, 
/*113274*/      OPC_EmitInteger, MVT::i32, 0, 
/*113277*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113289*/      OPC_EmitInteger, MVT::i32, 1, 
/*113292*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113295*/      OPC_EmitInteger, MVT::i32, 0, 
/*113298*/      OPC_EmitInteger, MVT::i32, 0, 
/*113301*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*113320*/      OPC_EmitInteger, MVT::i32, 0, 
/*113323*/      OPC_EmitInteger, MVT::i32, 0, 
/*113326*/      OPC_EmitInteger, MVT::i32, 0, 
/*113329*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113341*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*113348*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*113355*/      OPC_EmitInteger, MVT::i32, 0, 
/*113358*/      OPC_EmitInteger, MVT::i32, 0, 
/*113361*/      OPC_EmitInteger, MVT::i32, 0, 
/*113364*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113376*/      OPC_EmitInteger, MVT::i32, 1, 
/*113379*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113382*/      OPC_EmitInteger, MVT::i32, 0, 
/*113385*/      OPC_EmitInteger, MVT::i32, 0, 
/*113388*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*113414*/      OPC_EmitInteger, MVT::i32, 0, 
/*113417*/      OPC_EmitInteger, MVT::i32, 0, 
/*113420*/      OPC_EmitInteger, MVT::i32, 0, 
/*113423*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113435*/      OPC_EmitInteger, MVT::i32, 1, 
/*113438*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113441*/      OPC_EmitInteger, MVT::i32, 0, 
/*113444*/      OPC_EmitInteger, MVT::i32, 0, 
/*113447*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*113466*/    0, /*End of Scope*/
/*113467*/  /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->113688
/*113471*/    OPC_RecordChild0, // #0 = $src0
/*113472*/    OPC_RecordChild1, // #1 = $src1
/*113473*/    OPC_CheckType, MVT::i32,
/*113475*/    OPC_Scope, 100, /*->113577*/ // 3 children in Scope
/*113477*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*113479*/      OPC_EmitInteger, MVT::i32, 0, 
/*113482*/      OPC_EmitInteger, MVT::i32, 0, 
/*113485*/      OPC_EmitInteger, MVT::i32, 1, 
/*113488*/      OPC_EmitInteger, MVT::i32, 0, 
/*113491*/      OPC_EmitInteger, MVT::i32, 0, 
/*113494*/      OPC_EmitInteger, MVT::i32, 0, 
/*113497*/      OPC_EmitInteger, MVT::i32, 0, 
/*113500*/      OPC_EmitInteger, MVT::i32, 0, 
/*113503*/      OPC_EmitInteger, MVT::i32, 0, 
/*113506*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113518*/      OPC_EmitInteger, MVT::i32, 0, 
/*113521*/      OPC_EmitInteger, MVT::i32, 0, 
/*113524*/      OPC_EmitInteger, MVT::i32, 0, 
/*113527*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113539*/      OPC_EmitInteger, MVT::i32, 1, 
/*113542*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113545*/      OPC_EmitInteger, MVT::i32, 0, 
/*113548*/      OPC_EmitInteger, MVT::i32, 0, 
/*113551*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT24_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*113577*/    /*Scope*/ 100, /*->113678*/
/*113578*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*113580*/      OPC_EmitInteger, MVT::i32, 0, 
/*113583*/      OPC_EmitInteger, MVT::i32, 0, 
/*113586*/      OPC_EmitInteger, MVT::i32, 1, 
/*113589*/      OPC_EmitInteger, MVT::i32, 0, 
/*113592*/      OPC_EmitInteger, MVT::i32, 0, 
/*113595*/      OPC_EmitInteger, MVT::i32, 0, 
/*113598*/      OPC_EmitInteger, MVT::i32, 0, 
/*113601*/      OPC_EmitInteger, MVT::i32, 0, 
/*113604*/      OPC_EmitInteger, MVT::i32, 0, 
/*113607*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113619*/      OPC_EmitInteger, MVT::i32, 0, 
/*113622*/      OPC_EmitInteger, MVT::i32, 0, 
/*113625*/      OPC_EmitInteger, MVT::i32, 0, 
/*113628*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113640*/      OPC_EmitInteger, MVT::i32, 1, 
/*113643*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113646*/      OPC_EmitInteger, MVT::i32, 0, 
/*113649*/      OPC_EmitInteger, MVT::i32, 0, 
/*113652*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*113678*/    /*Scope*/ 8, /*->113687*/
/*113679*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*113687*/    0, /*End of Scope*/
/*113688*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->113809
/*113691*/    OPC_RecordChild0, // #0 = $src0
/*113692*/    OPC_RecordChild1, // #1 = $src1
/*113693*/    OPC_RecordChild2, // #2 = $src2
/*113694*/    OPC_CheckChild2Type, MVT::i32,
/*113696*/    OPC_CheckType, MVT::i32,
/*113698*/    OPC_Scope, 98, /*->113798*/ // 2 children in Scope
/*113700*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113702*/      OPC_EmitInteger, MVT::i32, 0, 
/*113705*/      OPC_EmitInteger, MVT::i32, 0, 
/*113708*/      OPC_EmitInteger, MVT::i32, 0, 
/*113711*/      OPC_EmitInteger, MVT::i32, 0, 
/*113714*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113726*/      OPC_EmitInteger, MVT::i32, 0, 
/*113729*/      OPC_EmitInteger, MVT::i32, 0, 
/*113732*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113744*/      OPC_EmitInteger, MVT::i32, 0, 
/*113747*/      OPC_EmitInteger, MVT::i32, 0, 
/*113750*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113762*/      OPC_EmitInteger, MVT::i32, 1, 
/*113765*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113768*/      OPC_EmitInteger, MVT::i32, 0, 
/*113771*/      OPC_EmitInteger, MVT::i32, 0, 
/*113774*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113798*/    /*Scope*/ 9, /*->113808*/
/*113799*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113808*/    0, /*End of Scope*/
/*113809*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->113930
/*113812*/    OPC_RecordChild0, // #0 = $src0
/*113813*/    OPC_RecordChild1, // #1 = $src1
/*113814*/    OPC_RecordChild2, // #2 = $src2
/*113815*/    OPC_CheckChild2Type, MVT::i32,
/*113817*/    OPC_CheckType, MVT::i32,
/*113819*/    OPC_Scope, 98, /*->113919*/ // 2 children in Scope
/*113821*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113823*/      OPC_EmitInteger, MVT::i32, 0, 
/*113826*/      OPC_EmitInteger, MVT::i32, 0, 
/*113829*/      OPC_EmitInteger, MVT::i32, 0, 
/*113832*/      OPC_EmitInteger, MVT::i32, 0, 
/*113835*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113847*/      OPC_EmitInteger, MVT::i32, 0, 
/*113850*/      OPC_EmitInteger, MVT::i32, 0, 
/*113853*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113865*/      OPC_EmitInteger, MVT::i32, 0, 
/*113868*/      OPC_EmitInteger, MVT::i32, 0, 
/*113871*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113883*/      OPC_EmitInteger, MVT::i32, 1, 
/*113886*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113889*/      OPC_EmitInteger, MVT::i32, 0, 
/*113892*/      OPC_EmitInteger, MVT::i32, 0, 
/*113895*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113919*/    /*Scope*/ 9, /*->113929*/
/*113920*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113929*/    0, /*End of Scope*/
/*113930*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->114051
/*113933*/    OPC_RecordChild0, // #0 = $src0
/*113934*/    OPC_RecordChild1, // #1 = $src1
/*113935*/    OPC_RecordChild2, // #2 = $src2
/*113936*/    OPC_CheckChild2Type, MVT::i32,
/*113938*/    OPC_CheckType, MVT::i32,
/*113940*/    OPC_Scope, 98, /*->114040*/ // 2 children in Scope
/*113942*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113944*/      OPC_EmitInteger, MVT::i32, 0, 
/*113947*/      OPC_EmitInteger, MVT::i32, 0, 
/*113950*/      OPC_EmitInteger, MVT::i32, 0, 
/*113953*/      OPC_EmitInteger, MVT::i32, 0, 
/*113956*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113968*/      OPC_EmitInteger, MVT::i32, 0, 
/*113971*/      OPC_EmitInteger, MVT::i32, 0, 
/*113974*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113986*/      OPC_EmitInteger, MVT::i32, 0, 
/*113989*/      OPC_EmitInteger, MVT::i32, 0, 
/*113992*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114004*/      OPC_EmitInteger, MVT::i32, 1, 
/*114007*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114010*/      OPC_EmitInteger, MVT::i32, 0, 
/*114013*/      OPC_EmitInteger, MVT::i32, 0, 
/*114016*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*114040*/    /*Scope*/ 9, /*->114050*/
/*114041*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*114050*/    0, /*End of Scope*/
/*114051*/  /*SwitchOpcode*/ 112|128,3/*496*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->114551
/*114055*/    OPC_RecordChild0, // #0 = $src
/*114056*/    OPC_MoveChild1,
/*114057*/    OPC_Scope, 21|128,1/*149*/, /*->114209*/ // 4 children in Scope
/*114060*/      OPC_CheckValueType, MVT::i1,
/*114062*/      OPC_MoveParent,
/*114063*/      OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->114190
/*114066*/        OPC_Scope, 104, /*->114172*/ // 2 children in Scope
/*114068*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114070*/          OPC_EmitInteger, MVT::i32, 0, 
/*114073*/          OPC_EmitInteger, MVT::i32, 0, 
/*114076*/          OPC_EmitInteger, MVT::i32, 0, 
/*114079*/          OPC_EmitInteger, MVT::i32, 0, 
/*114082*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114094*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*114097*/          OPC_EmitInteger, MVT::i32, 0, 
/*114100*/          OPC_EmitInteger, MVT::i32, 0, 
/*114103*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114115*/          OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*114118*/          OPC_EmitInteger, MVT::i32, 0, 
/*114121*/          OPC_EmitInteger, MVT::i32, 0, 
/*114124*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114136*/          OPC_EmitInteger, MVT::i32, 1, 
/*114139*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114142*/          OPC_EmitInteger, MVT::i32, 0, 
/*114145*/          OPC_EmitInteger, MVT::i32, 0, 
/*114148*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*114172*/        /*Scope*/ 16, /*->114189*/
/*114173*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114175*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*114180*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*114189*/        0, /*End of Scope*/
/*114190*/      /*SwitchType*/ 16, MVT::i64,// ->114208
/*114192*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114194*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*114199*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*114208*/      0, // EndSwitchType
/*114209*/    /*Scope*/ 39|128,1/*167*/, /*->114378*/
/*114211*/      OPC_CheckValueType, MVT::i8,
/*114213*/      OPC_MoveParent,
/*114214*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->114341
/*114217*/        OPC_Scope, 9, /*->114228*/ // 2 children in Scope
/*114219*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114221*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*114228*/        /*Scope*/ 111, /*->114340*/
/*114229*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114231*/          OPC_EmitInteger, MVT::i32, 0, 
/*114234*/          OPC_EmitInteger, MVT::i32, 0, 
/*114237*/          OPC_EmitInteger, MVT::i32, 0, 
/*114240*/          OPC_EmitInteger, MVT::i32, 0, 
/*114243*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114255*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*114258*/          OPC_EmitInteger, MVT::i32, 0, 
/*114261*/          OPC_EmitInteger, MVT::i32, 0, 
/*114264*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114276*/          OPC_EmitInteger, MVT::i32, 8, 
/*114279*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*114286*/          OPC_EmitInteger, MVT::i32, 0, 
/*114289*/          OPC_EmitInteger, MVT::i32, 0, 
/*114292*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114304*/          OPC_EmitInteger, MVT::i32, 1, 
/*114307*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114310*/          OPC_EmitInteger, MVT::i32, 0, 
/*114313*/          OPC_EmitInteger, MVT::i32, 0, 
/*114316*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*114340*/        0, /*End of Scope*/
/*114341*/      /*SwitchType*/ 16, MVT::i16,// ->114359
/*114343*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114345*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*114350*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 524288:i32)
/*114359*/      /*SwitchType*/ 16, MVT::i64,// ->114377
/*114361*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114363*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*114368*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*114377*/      0, // EndSwitchType
/*114378*/    /*Scope*/ 21|128,1/*149*/, /*->114529*/
/*114380*/      OPC_CheckValueType, MVT::i16,
/*114382*/      OPC_MoveParent,
/*114383*/      OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->114510
/*114386*/        OPC_Scope, 9, /*->114397*/ // 2 children in Scope
/*114388*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114390*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*114397*/        /*Scope*/ 111, /*->114509*/
/*114398*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114400*/          OPC_EmitInteger, MVT::i32, 0, 
/*114403*/          OPC_EmitInteger, MVT::i32, 0, 
/*114406*/          OPC_EmitInteger, MVT::i32, 0, 
/*114409*/          OPC_EmitInteger, MVT::i32, 0, 
/*114412*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114424*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*114427*/          OPC_EmitInteger, MVT::i32, 0, 
/*114430*/          OPC_EmitInteger, MVT::i32, 0, 
/*114433*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114445*/          OPC_EmitInteger, MVT::i32, 16, 
/*114448*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*114455*/          OPC_EmitInteger, MVT::i32, 0, 
/*114458*/          OPC_EmitInteger, MVT::i32, 0, 
/*114461*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114473*/          OPC_EmitInteger, MVT::i32, 1, 
/*114476*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114479*/          OPC_EmitInteger, MVT::i32, 0, 
/*114482*/          OPC_EmitInteger, MVT::i32, 0, 
/*114485*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*114509*/        0, /*End of Scope*/
/*114510*/      /*SwitchType*/ 16, MVT::i64,// ->114528
/*114512*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114514*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*114519*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*114528*/      0, // EndSwitchType
/*114529*/    /*Scope*/ 20, /*->114550*/
/*114530*/      OPC_CheckValueType, MVT::i32,
/*114532*/      OPC_MoveParent,
/*114533*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114535*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*114541*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*114550*/    0, /*End of Scope*/
/*114551*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_U24),// ->114672
/*114554*/    OPC_RecordChild0, // #0 = $src0
/*114555*/    OPC_RecordChild1, // #1 = $src1
/*114556*/    OPC_RecordChild2, // #2 = $src2
/*114557*/    OPC_CheckChild2Type, MVT::i32,
/*114559*/    OPC_CheckType, MVT::i32,
/*114561*/    OPC_Scope, 98, /*->114661*/ // 2 children in Scope
/*114563*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114565*/      OPC_EmitInteger, MVT::i32, 0, 
/*114568*/      OPC_EmitInteger, MVT::i32, 0, 
/*114571*/      OPC_EmitInteger, MVT::i32, 0, 
/*114574*/      OPC_EmitInteger, MVT::i32, 0, 
/*114577*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114589*/      OPC_EmitInteger, MVT::i32, 0, 
/*114592*/      OPC_EmitInteger, MVT::i32, 0, 
/*114595*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114607*/      OPC_EmitInteger, MVT::i32, 0, 
/*114610*/      OPC_EmitInteger, MVT::i32, 0, 
/*114613*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114625*/      OPC_EmitInteger, MVT::i32, 1, 
/*114628*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114631*/      OPC_EmitInteger, MVT::i32, 0, 
/*114634*/      OPC_EmitInteger, MVT::i32, 0, 
/*114637*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*114661*/    /*Scope*/ 9, /*->114671*/
/*114662*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*114671*/    0, /*End of Scope*/
/*114672*/  /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->114794
/*114675*/    OPC_RecordChild0, // #0 = $src0
/*114676*/    OPC_RecordChild1, // #1 = $src1
/*114677*/    OPC_CheckChild1Type, MVT::i32,
/*114679*/    OPC_CheckType, MVT::i32,
/*114681*/    OPC_Scope, 98, /*->114781*/ // 2 children in Scope
/*114683*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114685*/      OPC_EmitInteger, MVT::i32, 0, 
/*114688*/      OPC_EmitInteger, MVT::i32, 0, 
/*114691*/      OPC_EmitInteger, MVT::i32, 0, 
/*114694*/      OPC_EmitInteger, MVT::i32, 0, 
/*114697*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114709*/      OPC_EmitInteger, MVT::i32, 0, 
/*114712*/      OPC_EmitInteger, MVT::i32, 0, 
/*114715*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114727*/      OPC_EmitInteger, MVT::i32, 0, 
/*114730*/      OPC_EmitInteger, MVT::i32, 0, 
/*114733*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114745*/      OPC_EmitInteger, MVT::i32, 1, 
/*114748*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114751*/      OPC_EmitInteger, MVT::i32, 0, 
/*114754*/      OPC_EmitInteger, MVT::i32, 0, 
/*114757*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*114781*/    /*Scope*/ 11, /*->114793*/
/*114782*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114784*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*114793*/    0, /*End of Scope*/
/*114794*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->114913
/*114797*/    OPC_RecordChild0, // #0 = $src0
/*114798*/    OPC_RecordChild1, // #1 = $src1
/*114799*/    OPC_CheckType, MVT::i32,
/*114801*/    OPC_Scope, 100, /*->114903*/ // 2 children in Scope
/*114803*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114805*/      OPC_EmitInteger, MVT::i32, 0, 
/*114808*/      OPC_EmitInteger, MVT::i32, 0, 
/*114811*/      OPC_EmitInteger, MVT::i32, 1, 
/*114814*/      OPC_EmitInteger, MVT::i32, 0, 
/*114817*/      OPC_EmitInteger, MVT::i32, 0, 
/*114820*/      OPC_EmitInteger, MVT::i32, 0, 
/*114823*/      OPC_EmitInteger, MVT::i32, 0, 
/*114826*/      OPC_EmitInteger, MVT::i32, 0, 
/*114829*/      OPC_EmitInteger, MVT::i32, 0, 
/*114832*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114844*/      OPC_EmitInteger, MVT::i32, 0, 
/*114847*/      OPC_EmitInteger, MVT::i32, 0, 
/*114850*/      OPC_EmitInteger, MVT::i32, 0, 
/*114853*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114865*/      OPC_EmitInteger, MVT::i32, 1, 
/*114868*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114871*/      OPC_EmitInteger, MVT::i32, 0, 
/*114874*/      OPC_EmitInteger, MVT::i32, 0, 
/*114877*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*114903*/    /*Scope*/ 8, /*->114912*/
/*114904*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*114912*/    0, /*End of Scope*/
/*114913*/  /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->115055
/*114917*/    OPC_RecordChild0, // #0 = $src0
/*114918*/    OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->115001
/*114921*/      OPC_Scope, 66, /*->114989*/ // 2 children in Scope
/*114923*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114925*/        OPC_EmitInteger, MVT::i32, 1, 
/*114928*/        OPC_EmitInteger, MVT::i32, 0, 
/*114931*/        OPC_EmitInteger, MVT::i32, 0, 
/*114934*/        OPC_EmitInteger, MVT::i32, 0, 
/*114937*/        OPC_EmitInteger, MVT::i32, 0, 
/*114940*/        OPC_EmitInteger, MVT::i32, 0, 
/*114943*/        OPC_EmitInteger, MVT::i32, 0, 
/*114946*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114958*/        OPC_EmitInteger, MVT::i32, 1, 
/*114961*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114964*/        OPC_EmitInteger, MVT::i32, 0, 
/*114967*/        OPC_EmitInteger, MVT::i32, 0, 
/*114970*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*114989*/      /*Scope*/ 10, /*->115000*/
/*114990*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114992*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*115000*/      0, /*End of Scope*/
/*115001*/    /*SwitchType*/ 51, MVT::i64,// ->115054
/*115003*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115005*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*115008*/      OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i16, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*115016*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*115019*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*115027*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115030*/      OPC_EmitInteger, MVT::i32, 0, 
/*115033*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*115040*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115043*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i16:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*115054*/    0, // EndSwitchType
/*115055*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->115162
/*115058*/    OPC_RecordChild0, // #0 = $src0
/*115059*/    OPC_RecordChild1, // #1 = $src1
/*115060*/    OPC_CheckType, MVT::i32,
/*115062*/    OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115064*/    OPC_EmitInteger, MVT::i32, 0, 
/*115067*/    OPC_EmitInteger, MVT::i32, 0, 
/*115070*/    OPC_EmitInteger, MVT::i32, 1, 
/*115073*/    OPC_EmitInteger, MVT::i32, 0, 
/*115076*/    OPC_EmitInteger, MVT::i32, 0, 
/*115079*/    OPC_EmitInteger, MVT::i32, 0, 
/*115082*/    OPC_EmitInteger, MVT::i32, 0, 
/*115085*/    OPC_EmitInteger, MVT::i32, 0, 
/*115088*/    OPC_EmitInteger, MVT::i32, 0, 
/*115091*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115103*/    OPC_EmitInteger, MVT::i32, 0, 
/*115106*/    OPC_EmitInteger, MVT::i32, 0, 
/*115109*/    OPC_EmitInteger, MVT::i32, 0, 
/*115112*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115124*/    OPC_EmitInteger, MVT::i32, 1, 
/*115127*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115130*/    OPC_EmitInteger, MVT::i32, 0, 
/*115133*/    OPC_EmitInteger, MVT::i32, 0, 
/*115136*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*115162*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->115269
/*115165*/    OPC_RecordChild0, // #0 = $src0
/*115166*/    OPC_RecordChild1, // #1 = $src1
/*115167*/    OPC_CheckType, MVT::i32,
/*115169*/    OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115171*/    OPC_EmitInteger, MVT::i32, 0, 
/*115174*/    OPC_EmitInteger, MVT::i32, 0, 
/*115177*/    OPC_EmitInteger, MVT::i32, 1, 
/*115180*/    OPC_EmitInteger, MVT::i32, 0, 
/*115183*/    OPC_EmitInteger, MVT::i32, 0, 
/*115186*/    OPC_EmitInteger, MVT::i32, 0, 
/*115189*/    OPC_EmitInteger, MVT::i32, 0, 
/*115192*/    OPC_EmitInteger, MVT::i32, 0, 
/*115195*/    OPC_EmitInteger, MVT::i32, 0, 
/*115198*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115210*/    OPC_EmitInteger, MVT::i32, 0, 
/*115213*/    OPC_EmitInteger, MVT::i32, 0, 
/*115216*/    OPC_EmitInteger, MVT::i32, 0, 
/*115219*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115231*/    OPC_EmitInteger, MVT::i32, 1, 
/*115234*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115237*/    OPC_EmitInteger, MVT::i32, 0, 
/*115240*/    OPC_EmitInteger, MVT::i32, 0, 
/*115243*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*115269*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->115354
/*115272*/    OPC_RecordChild0, // #0 = $src0
/*115273*/    OPC_CheckType, MVT::i32,
/*115275*/    OPC_Scope, 66, /*->115343*/ // 2 children in Scope
/*115277*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115279*/      OPC_EmitInteger, MVT::i32, 1, 
/*115282*/      OPC_EmitInteger, MVT::i32, 0, 
/*115285*/      OPC_EmitInteger, MVT::i32, 0, 
/*115288*/      OPC_EmitInteger, MVT::i32, 0, 
/*115291*/      OPC_EmitInteger, MVT::i32, 0, 
/*115294*/      OPC_EmitInteger, MVT::i32, 0, 
/*115297*/      OPC_EmitInteger, MVT::i32, 0, 
/*115300*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115312*/      OPC_EmitInteger, MVT::i32, 1, 
/*115315*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115318*/      OPC_EmitInteger, MVT::i32, 0, 
/*115321*/      OPC_EmitInteger, MVT::i32, 0, 
/*115324*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*115343*/    /*Scope*/ 9, /*->115353*/
/*115344*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115346*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*115353*/    0, /*End of Scope*/
/*115354*/  /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->115439
/*115357*/    OPC_RecordChild0, // #0 = $src0
/*115358*/    OPC_CheckType, MVT::i32,
/*115360*/    OPC_Scope, 66, /*->115428*/ // 2 children in Scope
/*115362*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115364*/      OPC_EmitInteger, MVT::i32, 1, 
/*115367*/      OPC_EmitInteger, MVT::i32, 0, 
/*115370*/      OPC_EmitInteger, MVT::i32, 0, 
/*115373*/      OPC_EmitInteger, MVT::i32, 0, 
/*115376*/      OPC_EmitInteger, MVT::i32, 0, 
/*115379*/      OPC_EmitInteger, MVT::i32, 0, 
/*115382*/      OPC_EmitInteger, MVT::i32, 0, 
/*115385*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115397*/      OPC_EmitInteger, MVT::i32, 1, 
/*115400*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115403*/      OPC_EmitInteger, MVT::i32, 0, 
/*115406*/      OPC_EmitInteger, MVT::i32, 0, 
/*115409*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*115428*/    /*Scope*/ 9, /*->115438*/
/*115429*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115431*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*115438*/    0, /*End of Scope*/
/*115439*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_I24),// ->115560
/*115442*/    OPC_RecordChild0, // #0 = $src0
/*115443*/    OPC_RecordChild1, // #1 = $src1
/*115444*/    OPC_RecordChild2, // #2 = $src2
/*115445*/    OPC_CheckChild2Type, MVT::i32,
/*115447*/    OPC_CheckType, MVT::i32,
/*115449*/    OPC_Scope, 98, /*->115549*/ // 2 children in Scope
/*115451*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*115453*/      OPC_EmitInteger, MVT::i32, 0, 
/*115456*/      OPC_EmitInteger, MVT::i32, 0, 
/*115459*/      OPC_EmitInteger, MVT::i32, 0, 
/*115462*/      OPC_EmitInteger, MVT::i32, 0, 
/*115465*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115477*/      OPC_EmitInteger, MVT::i32, 0, 
/*115480*/      OPC_EmitInteger, MVT::i32, 0, 
/*115483*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115495*/      OPC_EmitInteger, MVT::i32, 0, 
/*115498*/      OPC_EmitInteger, MVT::i32, 0, 
/*115501*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115513*/      OPC_EmitInteger, MVT::i32, 1, 
/*115516*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115519*/      OPC_EmitInteger, MVT::i32, 0, 
/*115522*/      OPC_EmitInteger, MVT::i32, 0, 
/*115525*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115549*/    /*Scope*/ 9, /*->115559*/
/*115550*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115559*/    0, /*End of Scope*/
/*115560*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->115679
/*115563*/    OPC_RecordChild0, // #0 = $src0
/*115564*/    OPC_RecordChild1, // #1 = $src1
/*115565*/    OPC_CheckType, MVT::i32,
/*115567*/    OPC_Scope, 100, /*->115669*/ // 2 children in Scope
/*115569*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*115571*/      OPC_EmitInteger, MVT::i32, 0, 
/*115574*/      OPC_EmitInteger, MVT::i32, 0, 
/*115577*/      OPC_EmitInteger, MVT::i32, 1, 
/*115580*/      OPC_EmitInteger, MVT::i32, 0, 
/*115583*/      OPC_EmitInteger, MVT::i32, 0, 
/*115586*/      OPC_EmitInteger, MVT::i32, 0, 
/*115589*/      OPC_EmitInteger, MVT::i32, 0, 
/*115592*/      OPC_EmitInteger, MVT::i32, 0, 
/*115595*/      OPC_EmitInteger, MVT::i32, 0, 
/*115598*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115610*/      OPC_EmitInteger, MVT::i32, 0, 
/*115613*/      OPC_EmitInteger, MVT::i32, 0, 
/*115616*/      OPC_EmitInteger, MVT::i32, 0, 
/*115619*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115631*/      OPC_EmitInteger, MVT::i32, 1, 
/*115634*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115637*/      OPC_EmitInteger, MVT::i32, 0, 
/*115640*/      OPC_EmitInteger, MVT::i32, 0, 
/*115643*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*115669*/    /*Scope*/ 8, /*->115678*/
/*115670*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*115678*/    0, /*End of Scope*/
/*115679*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->115798
/*115682*/    OPC_RecordChild0, // #0 = $src0
/*115683*/    OPC_RecordChild1, // #1 = $src1
/*115684*/    OPC_CheckType, MVT::i32,
/*115686*/    OPC_Scope, 100, /*->115788*/ // 2 children in Scope
/*115688*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*115690*/      OPC_EmitInteger, MVT::i32, 0, 
/*115693*/      OPC_EmitInteger, MVT::i32, 0, 
/*115696*/      OPC_EmitInteger, MVT::i32, 1, 
/*115699*/      OPC_EmitInteger, MVT::i32, 0, 
/*115702*/      OPC_EmitInteger, MVT::i32, 0, 
/*115705*/      OPC_EmitInteger, MVT::i32, 0, 
/*115708*/      OPC_EmitInteger, MVT::i32, 0, 
/*115711*/      OPC_EmitInteger, MVT::i32, 0, 
/*115714*/      OPC_EmitInteger, MVT::i32, 0, 
/*115717*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115729*/      OPC_EmitInteger, MVT::i32, 0, 
/*115732*/      OPC_EmitInteger, MVT::i32, 0, 
/*115735*/      OPC_EmitInteger, MVT::i32, 0, 
/*115738*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115750*/      OPC_EmitInteger, MVT::i32, 1, 
/*115753*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115756*/      OPC_EmitInteger, MVT::i32, 0, 
/*115759*/      OPC_EmitInteger, MVT::i32, 0, 
/*115762*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_i24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*115788*/    /*Scope*/ 8, /*->115797*/
/*115789*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*115797*/    0, /*End of Scope*/
/*115798*/  /*SwitchOpcode*/ 31, TARGET_VAL(ISD::FP_TO_FP16),// ->115832
/*115801*/    OPC_RecordChild0, // #0 = $src
/*115802*/    OPC_CheckChild0Type, MVT::f32,
/*115804*/    OPC_SwitchType /*2 cases */, 9, MVT::i16,// ->115816
/*115807*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115809*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0, 
                // Src: (fp_to_f16:i16 f32:f32:$src) - Complexity = 3
                // Dst: (V_CVT_F16_F32_e32:i16 ?:f32:$src)
/*115816*/    /*SwitchType*/ 13, MVT::i32,// ->115831
/*115818*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115821*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                    MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115831*/    0, // EndSwitchType
/*115832*/  /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ISD::ANY_EXTEND),// ->116021
/*115836*/    OPC_RecordChild0, // #0 = $src
/*115837*/    OPC_SwitchType /*3 cases */, 34, MVT::i32,// ->115874
/*115840*/      OPC_Scope, 11, /*->115853*/ // 2 children in Scope
/*115842*/        OPC_CheckChild0Type, MVT::i16,
/*115844*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115846*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (anyext:i32 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i32 ?:i16:$src)
/*115853*/      /*Scope*/ 19, /*->115873*/
/*115854*/        OPC_CheckChild0Type, MVT::i1,
/*115856*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115858*/        OPC_EmitInteger, MVT::i32, 0, 
/*115861*/        OPC_EmitInteger, MVT::i32, 1, 
/*115864*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*115873*/      0, /*End of Scope*/
/*115874*/    /*SwitchType*/ 17, MVT::i16,// ->115893
/*115876*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115878*/      OPC_EmitInteger, MVT::i32, 0, 
/*115881*/      OPC_EmitInteger, MVT::i32, 1, 
/*115884*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i16 i1:i1:$src) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*115893*/    /*SwitchType*/ 125, MVT::i64,// ->116020
/*115895*/      OPC_Scope, 30, /*->115927*/ // 3 children in Scope
/*115897*/        OPC_CheckChild0Type, MVT::i32,
/*115899*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115901*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*115904*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115907*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::i32, 0/*#Ops*/,  // Results = #3
/*115913*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115916*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (IMPLICIT_DEF:i32), sub1:i32)
/*115927*/      /*Scope*/ 41, /*->115969*/
/*115928*/        OPC_CheckChild0Type, MVT::i16,
/*115930*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115932*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*115935*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*115942*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115945*/        OPC_EmitInteger, MVT::i32, 0, 
/*115948*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 4,  // Results = #5
/*115955*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115958*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                  // Src: (anyext:i64 i16:i16:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (COPY:i32 ?:i16:$src), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*115969*/      /*Scope*/ 49, /*->116019*/
/*115970*/        OPC_CheckChild0Type, MVT::i1,
/*115972*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115974*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*115977*/        OPC_EmitInteger, MVT::i32, 0, 
/*115980*/        OPC_EmitInteger, MVT::i32, 1, 
/*115983*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*115992*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115995*/        OPC_EmitInteger, MVT::i32, 0, 
/*115998*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*116005*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116008*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*116019*/      0, /*End of Scope*/
/*116020*/    0, // EndSwitchType
/*116021*/  /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::TRUNCATE),// ->116158
/*116025*/    OPC_RecordChild0, // #0 = $src
/*116026*/    OPC_SwitchType /*3 cases */, 30, MVT::i16,// ->116059
/*116029*/      OPC_Scope, 11, /*->116042*/ // 2 children in Scope
/*116031*/        OPC_CheckChild0Type, MVT::i32,
/*116033*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*116035*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i16, 1/*#Ops*/, 0, 
                  // Src: (trunc:i16 i32:i32:$src) - Complexity = 3
                  // Dst: (COPY:i16 ?:i32:$src)
/*116042*/      /*Scope*/ 15, /*->116058*/
/*116043*/        OPC_CheckChild0Type, MVT::i64,
/*116045*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*116047*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116050*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (trunc:i16 i64:i64:$src) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:i16 ?:i64:$src, sub0:i32)
/*116058*/      0, /*End of Scope*/
/*116059*/    /*SwitchType*/ 81, MVT::i1,// ->116142
/*116061*/      OPC_Scope, 11, /*->116074*/ // 3 children in Scope
/*116063*/        OPC_CheckChild0Type, MVT::i16,
/*116065*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*116067*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (trunc:i1 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i1 ?:i16:$src)
/*116074*/      /*Scope*/ 27, /*->116102*/
/*116075*/        OPC_CheckChild0Type, MVT::i32,
/*116077*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116079*/        OPC_EmitInteger, MVT::i32, 1, 
/*116082*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*116091*/        OPC_EmitInteger, MVT::i32, 1, 
/*116094*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i32:$a), 1:i32)
/*116102*/      /*Scope*/ 38, /*->116141*/
/*116103*/        OPC_CheckChild0Type, MVT::i64,
/*116105*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116107*/        OPC_EmitInteger, MVT::i32, 1, 
/*116110*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116113*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*116121*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*116130*/        OPC_EmitInteger, MVT::i32, 1, 
/*116133*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 4, 6, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*116141*/      0, /*End of Scope*/
/*116142*/    /*SwitchType*/ 13, MVT::i32,// ->116157
/*116144*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116146*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116149*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*116157*/    0, // EndSwitchType
/*116158*/  /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->116173
/*116161*/    OPC_RecordChild0, // #0 = $src0
/*116162*/    OPC_CheckType, MVT::i32,
/*116164*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116166*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*116173*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::FFBH_I32),// ->116188
/*116176*/    OPC_RecordChild0, // #0 = $src0
/*116177*/    OPC_CheckType, MVT::i32,
/*116179*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116181*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUffbh_i32:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*116188*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->116207
/*116191*/    OPC_CaptureGlueInput,
/*116192*/    OPC_RecordChild0, // #0 = $src0
/*116193*/    OPC_RecordChild1, // #1 = $src1
/*116194*/    OPC_CheckType, MVT::i32,
/*116196*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116198*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*116207*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->116226
/*116210*/    OPC_CaptureGlueInput,
/*116211*/    OPC_RecordChild0, // #0 = $src0
/*116212*/    OPC_RecordChild1, // #1 = $src1
/*116213*/    OPC_CheckType, MVT::i32,
/*116215*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116217*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*116226*/  /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->116251
/*116229*/    OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*116230*/    OPC_CaptureGlueInput,
/*116231*/    OPC_Scope, 8, /*->116241*/ // 2 children in Scope
/*116233*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116235*/      OPC_EmitMergeInputChains1_0,
/*116236*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*116241*/    /*Scope*/ 8, /*->116250*/
/*116242*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116244*/      OPC_EmitMergeInputChains1_0,
/*116245*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*116250*/    0, /*End of Scope*/
/*116251*/  /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->116283
/*116254*/    OPC_RecordNode, // #0 = 'br' chained node
/*116255*/    OPC_RecordChild1, // #1 = $simm16
/*116256*/    OPC_MoveChild1,
/*116257*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*116260*/    OPC_MoveParent,
/*116261*/    OPC_Scope, 9, /*->116272*/ // 2 children in Scope
/*116263*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116265*/      OPC_EmitMergeInputChains1_0,
/*116266*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*116272*/    /*Scope*/ 9, /*->116282*/
/*116273*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116275*/      OPC_EmitMergeInputChains1_0,
/*116276*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*116282*/    0, /*End of Scope*/
/*116283*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->116301
/*116286*/    OPC_RecordChild0, // #0 = $src0
/*116287*/    OPC_RecordChild1, // #1 = $src1
/*116288*/    OPC_CheckType, MVT::i32,
/*116290*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116292*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*116301*/  /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->116329
/*116304*/    OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*116305*/    OPC_CheckType, MVT::i64,
/*116307*/    OPC_Scope, 9, /*->116318*/ // 2 children in Scope
/*116309*/      OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*116311*/      OPC_EmitMergeInputChains1_0,
/*116312*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*116318*/    /*Scope*/ 9, /*->116328*/
/*116319*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*116321*/      OPC_EmitMergeInputChains1_0,
/*116322*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*116328*/    0, /*End of Scope*/
/*116329*/  /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN),// ->116342
/*116332*/    OPC_RecordNode, // #0 = 'AMDGPUreturn' chained node
/*116333*/    OPC_CaptureGlueInput,
/*116334*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116336*/    OPC_EmitMergeInputChains1_0,
/*116337*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn) - Complexity = 3
              // Dst: (SI_RETURN)
/*116342*/  /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SELECT),// ->116404
/*116345*/    OPC_RecordChild0, // #0 = $src0
/*116346*/    OPC_CheckChild0Type, MVT::i1,
/*116348*/    OPC_RecordChild1, // #1 = $src1
/*116349*/    OPC_RecordChild2, // #2 = $src2
/*116350*/    OPC_SwitchType /*4 cases */, 11, MVT::i16,// ->116364
/*116353*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116355*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 i1:i1:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 ?:i16:$src2, ?:i16:$src1, ?:i1:$src0)
/*116364*/    /*SwitchType*/ 11, MVT::i32,// ->116377
/*116366*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116368*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*116377*/    /*SwitchType*/ 11, MVT::f16,// ->116390
/*116379*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116381*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f16 i1:i1:$src0, f16:f16:$src1, f16:f16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f16 ?:f16:$src2, ?:f16:$src1, ?:i1:$src0)
/*116390*/    /*SwitchType*/ 11, MVT::f32,// ->116403
/*116392*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116394*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, ?:i1:$src0)
/*116403*/    0, // EndSwitchType
/*116404*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FrameIndex),// ->116422
/*116407*/    OPC_RecordNode, // #0 = $fi
/*116408*/    OPC_CheckType, MVT::i32,
/*116410*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116412*/    OPC_EmitNodeXForm, 6, 0, // frameindex_to_targetframeindex
/*116415*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (frameindex:i32):$fi - Complexity = 3
              // Dst: (V_MOV_B32_e32:i32 (frameindex_to_targetframeindex:i32 ?:i32:$fi))
/*116422*/  /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->116476
/*116425*/    OPC_RecordChild0, // #0 = $a
/*116426*/    OPC_CheckType, MVT::i32,
/*116428*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116430*/    OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*116436*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*116443*/    OPC_EmitInteger, MVT::i32, 24, 
/*116446*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*116455*/    OPC_EmitInteger, MVT::i32, 8, 
/*116458*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*116467*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i16 16711935:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 8:i32))
/*116476*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->116515
/*116479*/    OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*116480*/    OPC_RecordChild1, // #1 = $target
/*116481*/    OPC_MoveChild1,
/*116482*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*116485*/    OPC_MoveParent,
/*116486*/    OPC_RecordChild2, // #2 = $src0
/*116487*/    OPC_Scope, 12, /*->116501*/ // 2 children in Scope
/*116489*/      OPC_CheckChild2Type, MVT::i32,
/*116491*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116493*/      OPC_EmitMergeInputChains1_0,
/*116494*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*116501*/    /*Scope*/ 12, /*->116514*/
/*116502*/      OPC_CheckChild2Type, MVT::f32,
/*116504*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116506*/      OPC_EmitMergeInputChains1_0,
/*116507*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*116514*/    0, /*End of Scope*/
/*116515*/  /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::KILL),// ->116531
/*116518*/    OPC_RecordNode, // #0 = 'AMDGPUkill' chained node
/*116519*/    OPC_RecordChild1, // #1 = $src
/*116520*/    OPC_CheckChild1Type, MVT::i32,
/*116522*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116524*/    OPC_EmitMergeInputChains1_0,
/*116525*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUkill i32:i32:$src) - Complexity = 3
              // Dst: (SI_KILL i32:i32:$src)
/*116531*/  /*SwitchOpcode*/ 95, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->116629
/*116534*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*116535*/    OPC_CheckType, MVT::i1,
/*116537*/    OPC_Scope, 40, /*->116579*/ // 3 children in Scope
/*116539*/      OPC_CheckChild0Type, MVT::f32,
/*116541*/      OPC_RecordChild1, // #1 = $src1
/*116542*/      OPC_CheckChild1Type, MVT::i32,
/*116544*/      OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*116547*/      OPC_Scope, 9, /*->116558*/ // 3 children in Scope
/*116549*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*116558*/      /*Scope*/ 9, /*->116568*/
/*116559*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*116568*/      /*Scope*/ 9, /*->116578*/
/*116569*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*116578*/      0, /*End of Scope*/
/*116579*/    /*Scope*/ 30, /*->116610*/
/*116580*/      OPC_CheckChild0Type, MVT::f64,
/*116582*/      OPC_RecordChild1, // #1 = $src1
/*116583*/      OPC_CheckChild1Type, MVT::i32,
/*116585*/      OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*116588*/      OPC_Scope, 9, /*->116599*/ // 2 children in Scope
/*116590*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*116599*/      /*Scope*/ 9, /*->116609*/
/*116600*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*116609*/      0, /*End of Scope*/
/*116610*/    /*Scope*/ 17, /*->116628*/
/*116611*/      OPC_CheckChild0Type, MVT::f16,
/*116613*/      OPC_RecordChild1, // #1 = $src1
/*116614*/      OPC_CheckChild1Type, MVT::i32,
/*116616*/      OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*116619*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F16_e64), 0,
                    MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                // Dst: (V_CMP_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*116628*/    0, /*End of Scope*/
/*116629*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMIN3),// ->116648
/*116632*/    OPC_RecordChild0, // #0 = $src0
/*116633*/    OPC_RecordChild1, // #1 = $src1
/*116634*/    OPC_RecordChild2, // #2 = $src2
/*116635*/    OPC_CheckChild2Type, MVT::i32,
/*116637*/    OPC_CheckType, MVT::i32,
/*116639*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116648*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMIN3),// ->116667
/*116651*/    OPC_RecordChild0, // #0 = $src0
/*116652*/    OPC_RecordChild1, // #1 = $src1
/*116653*/    OPC_RecordChild2, // #2 = $src2
/*116654*/    OPC_CheckChild2Type, MVT::i32,
/*116656*/    OPC_CheckType, MVT::i32,
/*116658*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116667*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMAX3),// ->116686
/*116670*/    OPC_RecordChild0, // #0 = $src0
/*116671*/    OPC_RecordChild1, // #1 = $src1
/*116672*/    OPC_RecordChild2, // #2 = $src2
/*116673*/    OPC_CheckChild2Type, MVT::i32,
/*116675*/    OPC_CheckType, MVT::i32,
/*116677*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116686*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMAX3),// ->116705
/*116689*/    OPC_RecordChild0, // #0 = $src0
/*116690*/    OPC_RecordChild1, // #1 = $src1
/*116691*/    OPC_RecordChild2, // #2 = $src2
/*116692*/    OPC_CheckChild2Type, MVT::i32,
/*116694*/    OPC_CheckType, MVT::i32,
/*116696*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116705*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMED3),// ->116724
/*116708*/    OPC_RecordChild0, // #0 = $src0
/*116709*/    OPC_RecordChild1, // #1 = $src1
/*116710*/    OPC_RecordChild2, // #2 = $src2
/*116711*/    OPC_CheckChild2Type, MVT::i32,
/*116713*/    OPC_CheckType, MVT::i32,
/*116715*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116724*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMED3),// ->116743
/*116727*/    OPC_RecordChild0, // #0 = $src0
/*116728*/    OPC_RecordChild1, // #1 = $src1
/*116729*/    OPC_RecordChild2, // #2 = $src2
/*116730*/    OPC_CheckChild2Type, MVT::i32,
/*116732*/    OPC_CheckType, MVT::i32,
/*116734*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116743*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->116862
/*116746*/    OPC_RecordMemRef,
/*116747*/    OPC_RecordChild0, // #0 = $sbase
/*116748*/    OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*116749*/    OPC_Scope, 36, /*->116787*/ // 4 children in Scope
/*116751*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116753*/      OPC_Scope, 15, /*->116770*/ // 2 children in Scope
/*116755*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectSMRDBufferImm:$ #2
/*116758*/        OPC_EmitInteger, MVT::i1, 0, 
/*116761*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*116770*/      /*Scope*/ 15, /*->116786*/
/*116771*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*116774*/        OPC_EmitInteger, MVT::i1, 0, 
/*116777*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*116786*/      0, /*End of Scope*/
/*116787*/    /*Scope*/ 17, /*->116805*/
/*116788*/      OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*116790*/      OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*116793*/      OPC_EmitInteger, MVT::i1, 0, 
/*116796*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*116805*/    /*Scope*/ 24, /*->116830*/
/*116806*/      OPC_MoveChild1,
/*116807*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*116810*/      OPC_CheckPredicate, 68, // Predicate_IMM20bit
/*116812*/      OPC_MoveParent,
/*116813*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*116815*/      OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*116818*/      OPC_EmitInteger, MVT::i1, 0, 
/*116821*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset), 0:i1)
/*116830*/    /*Scope*/ 30, /*->116861*/
/*116831*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116833*/      OPC_EmitInteger, MVT::i32, 0, 
/*116836*/      OPC_EmitInteger, MVT::i16, 0, 
/*116839*/      OPC_EmitInteger, MVT::i1, 0, 
/*116842*/      OPC_EmitInteger, MVT::i1, 0, 
/*116845*/      OPC_EmitInteger, MVT::i1, 0, 
/*116848*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*116861*/    0, /*End of Scope*/
/*116862*/  /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::FMAD),// ->117178
/*116866*/    OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*116867*/    OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*116868*/    OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*116869*/    OPC_SwitchType /*2 cases */, 52, MVT::f16,// ->116924
/*116872*/      OPC_Scope, 25, /*->116899*/ // 2 children in Scope
/*116874*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116876*/        OPC_CheckComplexPat, /*CP*/25, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*116879*/        OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*116882*/        OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*116885*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F16_e64), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3NoMods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F16_e64:f16 ?:i32:$src0_modifiers, ?:f16:$src0, ?:i32:$src1_modifiers, ?:f16:$src1, ?:i32:$src2_modifiers, ?:f16:$src2, ?:i1:$clamp, ?:i32:$omod)
/*116899*/      /*Scope*/ 23, /*->116923*/
/*116900*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*116903*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*116906*/        OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*116909*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F16), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*116923*/      0, /*End of Scope*/
/*116924*/    /*SwitchType*/ 122|128,1/*250*/, MVT::f32,// ->117177
/*116927*/      OPC_Scope, 25, /*->116954*/ // 4 children in Scope
/*116929*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116931*/        OPC_CheckComplexPat, /*CP*/25, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*116934*/        OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*116937*/        OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*116940*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*116954*/      /*Scope*/ 98, /*->117053*/
/*116955*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*116957*/        OPC_EmitInteger, MVT::i32, 0, 
/*116960*/        OPC_EmitInteger, MVT::i32, 0, 
/*116963*/        OPC_EmitInteger, MVT::i32, 0, 
/*116966*/        OPC_EmitInteger, MVT::i32, 0, 
/*116969*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116981*/        OPC_EmitInteger, MVT::i32, 0, 
/*116984*/        OPC_EmitInteger, MVT::i32, 0, 
/*116987*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116999*/        OPC_EmitInteger, MVT::i32, 0, 
/*117002*/        OPC_EmitInteger, MVT::i32, 0, 
/*117005*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117017*/        OPC_EmitInteger, MVT::i32, 1, 
/*117020*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117023*/        OPC_EmitInteger, MVT::i32, 0, 
/*117026*/        OPC_EmitInteger, MVT::i32, 0, 
/*117029*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*117053*/      /*Scope*/ 98, /*->117152*/
/*117054*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*117056*/        OPC_EmitInteger, MVT::i32, 0, 
/*117059*/        OPC_EmitInteger, MVT::i32, 0, 
/*117062*/        OPC_EmitInteger, MVT::i32, 0, 
/*117065*/        OPC_EmitInteger, MVT::i32, 0, 
/*117068*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117080*/        OPC_EmitInteger, MVT::i32, 0, 
/*117083*/        OPC_EmitInteger, MVT::i32, 0, 
/*117086*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117098*/        OPC_EmitInteger, MVT::i32, 0, 
/*117101*/        OPC_EmitInteger, MVT::i32, 0, 
/*117104*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117116*/        OPC_EmitInteger, MVT::i32, 1, 
/*117119*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117122*/        OPC_EmitInteger, MVT::i32, 0, 
/*117125*/        OPC_EmitInteger, MVT::i32, 0, 
/*117128*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*117152*/      /*Scope*/ 23, /*->117176*/
/*117153*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*117156*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*117159*/        OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*117162*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*117176*/      0, /*End of Scope*/
/*117177*/    0, // EndSwitchType
/*117178*/  /*SwitchOpcode*/ 54|128,2/*310*/, TARGET_VAL(ISD::FADD),// ->117492
/*117182*/    OPC_Scope, 36, /*->117220*/ // 3 children in Scope
/*117184*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*117185*/      OPC_MoveChild1,
/*117186*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*117189*/      OPC_MoveChild0,
/*117190*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*117193*/      OPC_CheckChild0Same, 0,
/*117195*/      OPC_MoveParent,
/*117196*/      OPC_MoveParent,
/*117197*/      OPC_CheckType, MVT::f64,
/*117199*/      OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*117201*/      OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*117204*/      OPC_EmitInteger, MVT::i1, 0, 
/*117207*/      OPC_EmitInteger, MVT::i32, 0, 
/*117210*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*117220*/    /*Scope*/ 36, /*->117257*/
/*117221*/      OPC_MoveChild0,
/*117222*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*117225*/      OPC_MoveChild0,
/*117226*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*117229*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*117230*/      OPC_MoveParent,
/*117231*/      OPC_MoveParent,
/*117232*/      OPC_CheckChild1Same, 0,
/*117234*/      OPC_CheckType, MVT::f64,
/*117236*/      OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*117238*/      OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*117241*/      OPC_EmitInteger, MVT::i1, 0, 
/*117244*/      OPC_EmitInteger, MVT::i32, 0, 
/*117247*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*117257*/    /*Scope*/ 104|128,1/*232*/, /*->117491*/
/*117259*/      OPC_RecordChild0, // #0 = $src0
/*117260*/      OPC_RecordChild1, // #1 = $src1
/*117261*/      OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->117406
/*117265*/        OPC_Scope, 100, /*->117367*/ // 3 children in Scope
/*117267*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117269*/          OPC_EmitInteger, MVT::i32, 0, 
/*117272*/          OPC_EmitInteger, MVT::i32, 0, 
/*117275*/          OPC_EmitInteger, MVT::i32, 1, 
/*117278*/          OPC_EmitInteger, MVT::i32, 0, 
/*117281*/          OPC_EmitInteger, MVT::i32, 0, 
/*117284*/          OPC_EmitInteger, MVT::i32, 0, 
/*117287*/          OPC_EmitInteger, MVT::i32, 0, 
/*117290*/          OPC_EmitInteger, MVT::i32, 0, 
/*117293*/          OPC_EmitInteger, MVT::i32, 0, 
/*117296*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117308*/          OPC_EmitInteger, MVT::i32, 0, 
/*117311*/          OPC_EmitInteger, MVT::i32, 0, 
/*117314*/          OPC_EmitInteger, MVT::i32, 0, 
/*117317*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117329*/          OPC_EmitInteger, MVT::i32, 1, 
/*117332*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117335*/          OPC_EmitInteger, MVT::i32, 0, 
/*117338*/          OPC_EmitInteger, MVT::i32, 0, 
/*117341*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*117367*/        /*Scope*/ 18, /*->117386*/
/*117368*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*117371*/          OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*117374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117386*/        /*Scope*/ 18, /*->117405*/
/*117387*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*117390*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*117393*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117405*/        0, /*End of Scope*/
/*117406*/      /*SwitchType*/ 40, MVT::f16,// ->117448
/*117408*/        OPC_Scope, 18, /*->117428*/ // 2 children in Scope
/*117410*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*117413*/          OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*117416*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117428*/        /*Scope*/ 18, /*->117447*/
/*117429*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*117432*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*117435*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117447*/        0, /*End of Scope*/
/*117448*/      /*SwitchType*/ 40, MVT::f64,// ->117490
/*117450*/        OPC_Scope, 18, /*->117470*/ // 2 children in Scope
/*117452*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*117455*/          OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*117458*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117470*/        /*Scope*/ 18, /*->117489*/
/*117471*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*117474*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*117477*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117489*/        0, /*End of Scope*/
/*117490*/      0, // EndSwitchType
/*117491*/    0, /*End of Scope*/
/*117492*/  /*SwitchOpcode*/ 78, TARGET_VAL(ISD::FSUB),// ->117573
/*117495*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*117496*/    OPC_Scope, 30, /*->117528*/ // 2 children in Scope
/*117498*/      OPC_MoveChild1,
/*117499*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*117502*/      OPC_CheckChild0Same, 0,
/*117504*/      OPC_MoveParent,
/*117505*/      OPC_CheckType, MVT::f32,
/*117507*/      OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*117509*/      OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*117512*/      OPC_EmitInteger, MVT::i1, 0, 
/*117515*/      OPC_EmitInteger, MVT::i32, 0, 
/*117518*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*117528*/    /*Scope*/ 43, /*->117572*/
/*117529*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*117530*/      OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->117551
/*117533*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*117536*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*117539*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117551*/      /*SwitchType*/ 18, MVT::f16,// ->117571
/*117553*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*117556*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*117559*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117571*/      0, // EndSwitchType
/*117572*/    0, /*End of Scope*/
/*117573*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::CLAMP),// ->117632
/*117576*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*117577*/    OPC_MoveChild1,
/*117578*/    OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*117581*/    OPC_CheckPredicate, 53, // Predicate_FP_ZERO
/*117583*/    OPC_MoveParent,
/*117584*/    OPC_MoveChild2,
/*117585*/    OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*117588*/    OPC_CheckPredicate, 52, // Predicate_FP_ONE
/*117590*/    OPC_MoveParent,
/*117591*/    OPC_CheckType, MVT::f32,
/*117593*/    OPC_Scope, 26, /*->117621*/ // 2 children in Scope
/*117595*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117597*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*117600*/      OPC_EmitInteger, MVT::i32, 0, 
/*117603*/      OPC_EmitInteger, MVT::i32, 0, 
/*117606*/      OPC_EmitInteger, MVT::i1, 1, 
/*117609*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*117621*/    /*Scope*/ 9, /*->117631*/
/*117622*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117624*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*117631*/    0, /*End of Scope*/
/*117632*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->117679
/*117635*/    OPC_CaptureGlueInput,
/*117636*/    OPC_RecordChild0, // #0 = $vsrc
/*117637*/    OPC_MoveChild0,
/*117638*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117641*/    OPC_CheckType, MVT::i32,
/*117643*/    OPC_MoveParent,
/*117644*/    OPC_RecordChild1, // #1 = $attrchan
/*117645*/    OPC_MoveChild1,
/*117646*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117649*/    OPC_CheckType, MVT::i32,
/*117651*/    OPC_MoveParent,
/*117652*/    OPC_RecordChild2, // #2 = $attr
/*117653*/    OPC_MoveChild2,
/*117654*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117657*/    OPC_CheckType, MVT::i32,
/*117659*/    OPC_MoveParent,
/*117660*/    OPC_CheckType, MVT::f32,
/*117662*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117664*/    OPC_EmitConvertToTarget, 0,
/*117666*/    OPC_EmitConvertToTarget, 2,
/*117668*/    OPC_EmitConvertToTarget, 1,
/*117670*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*117679*/  /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::FFLOOR),// ->117913
/*117683*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*117684*/    OPC_SwitchType /*3 cases */, 125, MVT::f64,// ->117812
/*117687*/      OPC_Scope, 108, /*->117797*/ // 2 children in Scope
/*117689*/        OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*117691*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*117694*/        OPC_EmitInteger, MVT::i32, 1, 
/*117697*/        OPC_EmitInteger, MVT::i32, 0, 
/*117700*/        OPC_EmitInteger, MVT::i1, 0, 
/*117703*/        OPC_EmitInteger, MVT::i32, 0, 
/*117706*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*117716*/        OPC_EmitInteger, MVT::i32, 0, 
/*117719*/        OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*117730*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*117737*/        OPC_EmitInteger, MVT::i1, 0, 
/*117740*/        OPC_EmitInteger, MVT::i32, 0, 
/*117743*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*117755*/        OPC_EmitInteger, MVT::i32, 0, 
/*117758*/        OPC_EmitInteger, MVT::i32, 3, 
/*117761*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*117770*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*117779*/        OPC_EmitInteger, MVT::i1, 0, 
/*117782*/        OPC_EmitInteger, MVT::i32, 0, 
/*117785*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*117797*/      /*Scope*/ 13, /*->117811*/
/*117798*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117801*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117811*/      0, /*End of Scope*/
/*117812*/    /*SwitchType*/ 83, MVT::f32,// ->117897
/*117814*/      OPC_Scope, 66, /*->117882*/ // 2 children in Scope
/*117816*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117818*/        OPC_EmitInteger, MVT::i32, 1, 
/*117821*/        OPC_EmitInteger, MVT::i32, 0, 
/*117824*/        OPC_EmitInteger, MVT::i32, 0, 
/*117827*/        OPC_EmitInteger, MVT::i32, 0, 
/*117830*/        OPC_EmitInteger, MVT::i32, 0, 
/*117833*/        OPC_EmitInteger, MVT::i32, 0, 
/*117836*/        OPC_EmitInteger, MVT::i32, 0, 
/*117839*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117851*/        OPC_EmitInteger, MVT::i32, 1, 
/*117854*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117857*/        OPC_EmitInteger, MVT::i32, 0, 
/*117860*/        OPC_EmitInteger, MVT::i32, 0, 
/*117863*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*117882*/      /*Scope*/ 13, /*->117896*/
/*117883*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117886*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117896*/      0, /*End of Scope*/
/*117897*/    /*SwitchType*/ 13, MVT::f16,// ->117912
/*117899*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117902*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117912*/    0, // EndSwitchType
/*117913*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->117972
/*117916*/    OPC_CaptureGlueInput,
/*117917*/    OPC_RecordChild0, // #0 = $vsrc
/*117918*/    OPC_CheckChild0Type, MVT::f32,
/*117920*/    OPC_RecordChild1, // #1 = $attrchan
/*117921*/    OPC_MoveChild1,
/*117922*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117925*/    OPC_CheckType, MVT::i32,
/*117927*/    OPC_MoveParent,
/*117928*/    OPC_RecordChild2, // #2 = $attr
/*117929*/    OPC_MoveChild2,
/*117930*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117933*/    OPC_CheckType, MVT::i32,
/*117935*/    OPC_MoveParent,
/*117936*/    OPC_CheckType, MVT::f32,
/*117938*/    OPC_Scope, 15, /*->117955*/ // 2 children in Scope
/*117940*/      OPC_CheckPatternPredicate, 18, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117942*/      OPC_EmitConvertToTarget, 2,
/*117944*/      OPC_EmitConvertToTarget, 1,
/*117946*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*117955*/    /*Scope*/ 15, /*->117971*/
/*117956*/      OPC_CheckPatternPredicate, 19, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117958*/      OPC_EmitConvertToTarget, 2,
/*117960*/      OPC_EmitConvertToTarget, 1,
/*117962*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*117971*/    0, /*End of Scope*/
/*117972*/  /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->118016
/*117975*/    OPC_CaptureGlueInput,
/*117976*/    OPC_RecordChild0, // #0 = $src0
/*117977*/    OPC_CheckChild0Type, MVT::f32,
/*117979*/    OPC_RecordChild1, // #1 = $vsrc
/*117980*/    OPC_CheckChild1Type, MVT::f32,
/*117982*/    OPC_RecordChild2, // #2 = $attrchan
/*117983*/    OPC_MoveChild2,
/*117984*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117987*/    OPC_CheckType, MVT::i32,
/*117989*/    OPC_MoveParent,
/*117990*/    OPC_RecordChild3, // #3 = $attr
/*117991*/    OPC_MoveChild3,
/*117992*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117995*/    OPC_CheckType, MVT::i32,
/*117997*/    OPC_MoveParent,
/*117998*/    OPC_CheckType, MVT::f32,
/*118000*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118002*/    OPC_EmitConvertToTarget, 3,
/*118004*/    OPC_EmitConvertToTarget, 2,
/*118006*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*118016*/  /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->118743
/*118020*/    OPC_Scope, 85|128,1/*213*/, /*->118236*/ // 2 children in Scope
/*118023*/      OPC_MoveChild0,
/*118024*/      OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*118027*/      OPC_CheckPredicate, 52, // Predicate_FP_ONE
/*118029*/      OPC_MoveParent,
/*118030*/      OPC_RecordChild1, // #0 = $src
/*118031*/      OPC_CheckType, MVT::f32,
/*118033*/      OPC_Scope, 66, /*->118101*/ // 3 children in Scope
/*118035*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118037*/        OPC_EmitInteger, MVT::i32, 1, 
/*118040*/        OPC_EmitInteger, MVT::i32, 0, 
/*118043*/        OPC_EmitInteger, MVT::i32, 0, 
/*118046*/        OPC_EmitInteger, MVT::i32, 0, 
/*118049*/        OPC_EmitInteger, MVT::i32, 0, 
/*118052*/        OPC_EmitInteger, MVT::i32, 0, 
/*118055*/        OPC_EmitInteger, MVT::i32, 0, 
/*118058*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118070*/        OPC_EmitInteger, MVT::i32, 1, 
/*118073*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118076*/        OPC_EmitInteger, MVT::i32, 0, 
/*118079*/        OPC_EmitInteger, MVT::i32, 0, 
/*118082*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*118101*/      /*Scope*/ 66, /*->118168*/
/*118102*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*118104*/        OPC_EmitInteger, MVT::i32, 1, 
/*118107*/        OPC_EmitInteger, MVT::i32, 0, 
/*118110*/        OPC_EmitInteger, MVT::i32, 0, 
/*118113*/        OPC_EmitInteger, MVT::i32, 0, 
/*118116*/        OPC_EmitInteger, MVT::i32, 0, 
/*118119*/        OPC_EmitInteger, MVT::i32, 0, 
/*118122*/        OPC_EmitInteger, MVT::i32, 0, 
/*118125*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118137*/        OPC_EmitInteger, MVT::i32, 1, 
/*118140*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118143*/        OPC_EmitInteger, MVT::i32, 0, 
/*118146*/        OPC_EmitInteger, MVT::i32, 0, 
/*118149*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*118168*/      /*Scope*/ 66, /*->118235*/
/*118169*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*118171*/        OPC_EmitInteger, MVT::i32, 1, 
/*118174*/        OPC_EmitInteger, MVT::i32, 0, 
/*118177*/        OPC_EmitInteger, MVT::i32, 0, 
/*118180*/        OPC_EmitInteger, MVT::i32, 0, 
/*118183*/        OPC_EmitInteger, MVT::i32, 0, 
/*118186*/        OPC_EmitInteger, MVT::i32, 0, 
/*118189*/        OPC_EmitInteger, MVT::i32, 0, 
/*118192*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118204*/        OPC_EmitInteger, MVT::i32, 1, 
/*118207*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118210*/        OPC_EmitInteger, MVT::i32, 0, 
/*118213*/        OPC_EmitInteger, MVT::i32, 0, 
/*118216*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*118235*/      0, /*End of Scope*/
/*118236*/    /*Scope*/ 120|128,3/*504*/, /*->118742*/
/*118238*/      OPC_RecordChild0, // #0 = $src0
/*118239*/      OPC_RecordChild1, // #1 = $src1
/*118240*/      OPC_CheckType, MVT::f32,
/*118242*/      OPC_Scope, 36|128,1/*164*/, /*->118409*/ // 3 children in Scope
/*118245*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118247*/        OPC_EmitInteger, MVT::i32, 0, 
/*118250*/        OPC_EmitInteger, MVT::i32, 0, 
/*118253*/        OPC_EmitInteger, MVT::i32, 1, 
/*118256*/        OPC_EmitInteger, MVT::i32, 0, 
/*118259*/        OPC_EmitInteger, MVT::i32, 0, 
/*118262*/        OPC_EmitInteger, MVT::i32, 0, 
/*118265*/        OPC_EmitInteger, MVT::i32, 0, 
/*118268*/        OPC_EmitInteger, MVT::i32, 0, 
/*118271*/        OPC_EmitInteger, MVT::i32, 0, 
/*118274*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118286*/        OPC_EmitInteger, MVT::i32, 1, 
/*118289*/        OPC_EmitInteger, MVT::i32, 0, 
/*118292*/        OPC_EmitInteger, MVT::i32, 0, 
/*118295*/        OPC_EmitInteger, MVT::i32, 0, 
/*118298*/        OPC_EmitInteger, MVT::i32, 0, 
/*118301*/        OPC_EmitInteger, MVT::i32, 0, 
/*118304*/        OPC_EmitInteger, MVT::i32, 0, 
/*118307*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118319*/        OPC_EmitInteger, MVT::i32, 1, 
/*118322*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118325*/        OPC_EmitInteger, MVT::i32, 0, 
/*118328*/        OPC_EmitInteger, MVT::i32, 0, 
/*118331*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*118350*/        OPC_EmitInteger, MVT::i32, 0, 
/*118353*/        OPC_EmitInteger, MVT::i32, 0, 
/*118356*/        OPC_EmitInteger, MVT::i32, 0, 
/*118359*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118371*/        OPC_EmitInteger, MVT::i32, 1, 
/*118374*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118377*/        OPC_EmitInteger, MVT::i32, 0, 
/*118380*/        OPC_EmitInteger, MVT::i32, 0, 
/*118383*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*118409*/      /*Scope*/ 36|128,1/*164*/, /*->118575*/
/*118411*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*118413*/        OPC_EmitInteger, MVT::i32, 0, 
/*118416*/        OPC_EmitInteger, MVT::i32, 0, 
/*118419*/        OPC_EmitInteger, MVT::i32, 1, 
/*118422*/        OPC_EmitInteger, MVT::i32, 0, 
/*118425*/        OPC_EmitInteger, MVT::i32, 0, 
/*118428*/        OPC_EmitInteger, MVT::i32, 0, 
/*118431*/        OPC_EmitInteger, MVT::i32, 0, 
/*118434*/        OPC_EmitInteger, MVT::i32, 0, 
/*118437*/        OPC_EmitInteger, MVT::i32, 0, 
/*118440*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118452*/        OPC_EmitInteger, MVT::i32, 1, 
/*118455*/        OPC_EmitInteger, MVT::i32, 0, 
/*118458*/        OPC_EmitInteger, MVT::i32, 0, 
/*118461*/        OPC_EmitInteger, MVT::i32, 0, 
/*118464*/        OPC_EmitInteger, MVT::i32, 0, 
/*118467*/        OPC_EmitInteger, MVT::i32, 0, 
/*118470*/        OPC_EmitInteger, MVT::i32, 0, 
/*118473*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118485*/        OPC_EmitInteger, MVT::i32, 1, 
/*118488*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118491*/        OPC_EmitInteger, MVT::i32, 0, 
/*118494*/        OPC_EmitInteger, MVT::i32, 0, 
/*118497*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*118516*/        OPC_EmitInteger, MVT::i32, 0, 
/*118519*/        OPC_EmitInteger, MVT::i32, 0, 
/*118522*/        OPC_EmitInteger, MVT::i32, 0, 
/*118525*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118537*/        OPC_EmitInteger, MVT::i32, 1, 
/*118540*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118543*/        OPC_EmitInteger, MVT::i32, 0, 
/*118546*/        OPC_EmitInteger, MVT::i32, 0, 
/*118549*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*118575*/      /*Scope*/ 36|128,1/*164*/, /*->118741*/
/*118577*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*118579*/        OPC_EmitInteger, MVT::i32, 0, 
/*118582*/        OPC_EmitInteger, MVT::i32, 0, 
/*118585*/        OPC_EmitInteger, MVT::i32, 1, 
/*118588*/        OPC_EmitInteger, MVT::i32, 0, 
/*118591*/        OPC_EmitInteger, MVT::i32, 0, 
/*118594*/        OPC_EmitInteger, MVT::i32, 0, 
/*118597*/        OPC_EmitInteger, MVT::i32, 0, 
/*118600*/        OPC_EmitInteger, MVT::i32, 0, 
/*118603*/        OPC_EmitInteger, MVT::i32, 0, 
/*118606*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118618*/        OPC_EmitInteger, MVT::i32, 1, 
/*118621*/        OPC_EmitInteger, MVT::i32, 0, 
/*118624*/        OPC_EmitInteger, MVT::i32, 0, 
/*118627*/        OPC_EmitInteger, MVT::i32, 0, 
/*118630*/        OPC_EmitInteger, MVT::i32, 0, 
/*118633*/        OPC_EmitInteger, MVT::i32, 0, 
/*118636*/        OPC_EmitInteger, MVT::i32, 0, 
/*118639*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118651*/        OPC_EmitInteger, MVT::i32, 1, 
/*118654*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118657*/        OPC_EmitInteger, MVT::i32, 0, 
/*118660*/        OPC_EmitInteger, MVT::i32, 0, 
/*118663*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*118682*/        OPC_EmitInteger, MVT::i32, 0, 
/*118685*/        OPC_EmitInteger, MVT::i32, 0, 
/*118688*/        OPC_EmitInteger, MVT::i32, 0, 
/*118691*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118703*/        OPC_EmitInteger, MVT::i32, 1, 
/*118706*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118709*/        OPC_EmitInteger, MVT::i32, 0, 
/*118712*/        OPC_EmitInteger, MVT::i32, 0, 
/*118715*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*118741*/      0, /*End of Scope*/
/*118742*/    0, /*End of Scope*/
/*118743*/  /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->119241
/*118747*/    OPC_Scope, 107|128,1/*235*/, /*->118985*/ // 2 children in Scope
/*118750*/      OPC_MoveChild0,
/*118751*/      OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*118754*/      OPC_RecordChild0, // #0 = $src
/*118755*/      OPC_MoveParent,
/*118756*/      OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->118973
/*118760*/        OPC_Scope, 66, /*->118828*/ // 4 children in Scope
/*118762*/          OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118764*/          OPC_EmitInteger, MVT::i32, 1, 
/*118767*/          OPC_EmitInteger, MVT::i32, 0, 
/*118770*/          OPC_EmitInteger, MVT::i32, 0, 
/*118773*/          OPC_EmitInteger, MVT::i32, 0, 
/*118776*/          OPC_EmitInteger, MVT::i32, 0, 
/*118779*/          OPC_EmitInteger, MVT::i32, 0, 
/*118782*/          OPC_EmitInteger, MVT::i32, 0, 
/*118785*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118797*/          OPC_EmitInteger, MVT::i32, 1, 
/*118800*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118803*/          OPC_EmitInteger, MVT::i32, 0, 
/*118806*/          OPC_EmitInteger, MVT::i32, 0, 
/*118809*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*118828*/        /*Scope*/ 66, /*->118895*/
/*118829*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*118831*/          OPC_EmitInteger, MVT::i32, 1, 
/*118834*/          OPC_EmitInteger, MVT::i32, 0, 
/*118837*/          OPC_EmitInteger, MVT::i32, 0, 
/*118840*/          OPC_EmitInteger, MVT::i32, 0, 
/*118843*/          OPC_EmitInteger, MVT::i32, 0, 
/*118846*/          OPC_EmitInteger, MVT::i32, 0, 
/*118849*/          OPC_EmitInteger, MVT::i32, 0, 
/*118852*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118864*/          OPC_EmitInteger, MVT::i32, 1, 
/*118867*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118870*/          OPC_EmitInteger, MVT::i32, 0, 
/*118873*/          OPC_EmitInteger, MVT::i32, 0, 
/*118876*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*118895*/        /*Scope*/ 66, /*->118962*/
/*118896*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*118898*/          OPC_EmitInteger, MVT::i32, 1, 
/*118901*/          OPC_EmitInteger, MVT::i32, 0, 
/*118904*/          OPC_EmitInteger, MVT::i32, 0, 
/*118907*/          OPC_EmitInteger, MVT::i32, 0, 
/*118910*/          OPC_EmitInteger, MVT::i32, 0, 
/*118913*/          OPC_EmitInteger, MVT::i32, 0, 
/*118916*/          OPC_EmitInteger, MVT::i32, 0, 
/*118919*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118931*/          OPC_EmitInteger, MVT::i32, 1, 
/*118934*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118937*/          OPC_EmitInteger, MVT::i32, 0, 
/*118940*/          OPC_EmitInteger, MVT::i32, 0, 
/*118943*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*118962*/        /*Scope*/ 9, /*->118972*/
/*118963*/          OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*118965*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*118972*/        0, /*End of Scope*/
/*118973*/      /*SwitchType*/ 9, MVT::f64,// ->118984
/*118975*/        OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*118977*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*118984*/      0, // EndSwitchType
/*118985*/    /*Scope*/ 125|128,1/*253*/, /*->119240*/
/*118987*/      OPC_RecordChild0, // #0 = $src0
/*118988*/      OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->119209
/*118992*/        OPC_Scope, 66, /*->119060*/ // 4 children in Scope
/*118994*/          OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118996*/          OPC_EmitInteger, MVT::i32, 1, 
/*118999*/          OPC_EmitInteger, MVT::i32, 0, 
/*119002*/          OPC_EmitInteger, MVT::i32, 0, 
/*119005*/          OPC_EmitInteger, MVT::i32, 0, 
/*119008*/          OPC_EmitInteger, MVT::i32, 0, 
/*119011*/          OPC_EmitInteger, MVT::i32, 0, 
/*119014*/          OPC_EmitInteger, MVT::i32, 0, 
/*119017*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119029*/          OPC_EmitInteger, MVT::i32, 1, 
/*119032*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119035*/          OPC_EmitInteger, MVT::i32, 0, 
/*119038*/          OPC_EmitInteger, MVT::i32, 0, 
/*119041*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*119060*/        /*Scope*/ 66, /*->119127*/
/*119061*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*119063*/          OPC_EmitInteger, MVT::i32, 1, 
/*119066*/          OPC_EmitInteger, MVT::i32, 0, 
/*119069*/          OPC_EmitInteger, MVT::i32, 0, 
/*119072*/          OPC_EmitInteger, MVT::i32, 0, 
/*119075*/          OPC_EmitInteger, MVT::i32, 0, 
/*119078*/          OPC_EmitInteger, MVT::i32, 0, 
/*119081*/          OPC_EmitInteger, MVT::i32, 0, 
/*119084*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119096*/          OPC_EmitInteger, MVT::i32, 1, 
/*119099*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119102*/          OPC_EmitInteger, MVT::i32, 0, 
/*119105*/          OPC_EmitInteger, MVT::i32, 0, 
/*119108*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*119127*/        /*Scope*/ 66, /*->119194*/
/*119128*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*119130*/          OPC_EmitInteger, MVT::i32, 1, 
/*119133*/          OPC_EmitInteger, MVT::i32, 0, 
/*119136*/          OPC_EmitInteger, MVT::i32, 0, 
/*119139*/          OPC_EmitInteger, MVT::i32, 0, 
/*119142*/          OPC_EmitInteger, MVT::i32, 0, 
/*119145*/          OPC_EmitInteger, MVT::i32, 0, 
/*119148*/          OPC_EmitInteger, MVT::i32, 0, 
/*119151*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119163*/          OPC_EmitInteger, MVT::i32, 1, 
/*119166*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119169*/          OPC_EmitInteger, MVT::i32, 0, 
/*119172*/          OPC_EmitInteger, MVT::i32, 0, 
/*119175*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*119194*/        /*Scope*/ 13, /*->119208*/
/*119195*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119198*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119208*/        0, /*End of Scope*/
/*119209*/      /*SwitchType*/ 13, MVT::f64,// ->119224
/*119211*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119214*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119224*/      /*SwitchType*/ 13, MVT::f16,// ->119239
/*119226*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119229*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119239*/      0, // EndSwitchType
/*119240*/    0, /*End of Scope*/
/*119241*/  /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ISD::FNEG),// ->119513
/*119245*/    OPC_Scope, 0|128,1/*128*/, /*->119376*/ // 2 children in Scope
/*119248*/      OPC_MoveChild0,
/*119249*/      OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*119252*/      OPC_RecordChild0, // #0 = $src
/*119253*/      OPC_MoveParent,
/*119254*/      OPC_SwitchType /*3 cases */, 25, MVT::f32,// ->119282
/*119257*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119259*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*119266*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119273*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, (S_MOV_B32:i16 2147483648:i32))
/*119282*/      /*SwitchType*/ 23, MVT::f16,// ->119307
/*119284*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119286*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*119291*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119298*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f16, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 (fabs:f16 f16:f16:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f16:i1 ?:f16:$src, (S_MOV_B32:i16 32768:i32))
/*119307*/      /*SwitchType*/ 66, MVT::f64,// ->119375
/*119309*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119311*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*119314*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*119317*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*119325*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*119328*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*119331*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*119339*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*119346*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*119353*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*119361*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*119364*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483648:i32)), sub1:i32)
/*119375*/      0, // EndSwitchType
/*119376*/    /*Scope*/ 6|128,1/*134*/, /*->119512*/
/*119378*/      OPC_RecordChild0, // #0 = $src
/*119379*/      OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->119419
/*119382*/        OPC_Scope, 24, /*->119408*/ // 2 children in Scope
/*119384*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119386*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*119393*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119400*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483648:i32))
/*119408*/        /*Scope*/ 9, /*->119418*/
/*119409*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119411*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*119418*/        0, /*End of Scope*/
/*119419*/      /*SwitchType*/ 22, MVT::f16,// ->119443
/*119421*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119423*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*119428*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119435*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::f16, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 f16:f16:$src) - Complexity = 3
                  // Dst: (V_XOR_B32_e32:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32768:i32))
/*119443*/      /*SwitchType*/ 66, MVT::f64,// ->119511
/*119445*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119447*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*119450*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*119453*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*119461*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*119464*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*119467*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*119475*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*119482*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*119489*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*119497*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*119500*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*119511*/      0, // EndSwitchType
/*119512*/    0, /*End of Scope*/
/*119513*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::ConstantFP),// ->119613
/*119516*/    OPC_RecordNode, // #0 = $imm
/*119517*/    OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->119562
/*119520*/      OPC_Scope, 14, /*->119536*/ // 3 children in Scope
/*119522*/        OPC_CheckPredicate, 69, // Predicate_anonymous_1377
/*119524*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119526*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*119529*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1377>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*119536*/      /*Scope*/ 12, /*->119549*/
/*119537*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119539*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*119542*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*119549*/      /*Scope*/ 11, /*->119561*/
/*119550*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119552*/        OPC_EmitConvertToTarget, 0,
/*119554*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*119561*/      0, /*End of Scope*/
/*119562*/    /*SwitchType*/ 30, MVT::f16,// ->119594
/*119564*/      OPC_Scope, 14, /*->119580*/ // 2 children in Scope
/*119566*/        OPC_CheckPredicate, 69, // Predicate_anonymous_1380
/*119568*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119570*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*119573*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16)<<P:Predicate_anonymous_1380>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f16 (bitcast_fpimm_to_i32:f16 ?:f16:$imm))
/*119580*/      /*Scope*/ 12, /*->119593*/
/*119581*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119583*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*119586*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f16 (bitcast_fpimm_to_i32:i32 ?:f16:$imm))
/*119593*/      0, /*End of Scope*/
/*119594*/    /*SwitchType*/ 16, MVT::f64,// ->119612
/*119596*/      OPC_CheckPredicate, 70, // Predicate_anonymous_1389
/*119598*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119600*/      OPC_EmitConvertToTarget, 0,
/*119602*/      OPC_EmitNodeXForm, 8, 1, // bitcast_fpimm_to_i64
/*119605*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1389>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1390>>:$imm))
/*119612*/    0, // EndSwitchType
/*119613*/  /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMUL),// ->119849
/*119617*/    OPC_RecordChild0, // #0 = $src0
/*119618*/    OPC_RecordChild1, // #1 = $src1
/*119619*/    OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->119764
/*119623*/      OPC_Scope, 100, /*->119725*/ // 3 children in Scope
/*119625*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119627*/        OPC_EmitInteger, MVT::i32, 0, 
/*119630*/        OPC_EmitInteger, MVT::i32, 0, 
/*119633*/        OPC_EmitInteger, MVT::i32, 1, 
/*119636*/        OPC_EmitInteger, MVT::i32, 0, 
/*119639*/        OPC_EmitInteger, MVT::i32, 0, 
/*119642*/        OPC_EmitInteger, MVT::i32, 0, 
/*119645*/        OPC_EmitInteger, MVT::i32, 0, 
/*119648*/        OPC_EmitInteger, MVT::i32, 0, 
/*119651*/        OPC_EmitInteger, MVT::i32, 0, 
/*119654*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119666*/        OPC_EmitInteger, MVT::i32, 0, 
/*119669*/        OPC_EmitInteger, MVT::i32, 0, 
/*119672*/        OPC_EmitInteger, MVT::i32, 0, 
/*119675*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119687*/        OPC_EmitInteger, MVT::i32, 1, 
/*119690*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119693*/        OPC_EmitInteger, MVT::i32, 0, 
/*119696*/        OPC_EmitInteger, MVT::i32, 0, 
/*119699*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*119725*/      /*Scope*/ 18, /*->119744*/
/*119726*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119729*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119732*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119744*/      /*Scope*/ 18, /*->119763*/
/*119745*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*119748*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*119751*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119763*/      0, /*End of Scope*/
/*119764*/    /*SwitchType*/ 40, MVT::f16,// ->119806
/*119766*/      OPC_Scope, 18, /*->119786*/ // 2 children in Scope
/*119768*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119771*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119774*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119786*/      /*Scope*/ 18, /*->119805*/
/*119787*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*119790*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*119793*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119805*/      0, /*End of Scope*/
/*119806*/    /*SwitchType*/ 40, MVT::f64,// ->119848
/*119808*/      OPC_Scope, 18, /*->119828*/ // 2 children in Scope
/*119810*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119813*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119816*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119828*/      /*Scope*/ 18, /*->119847*/
/*119829*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*119832*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*119835*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119847*/      0, /*End of Scope*/
/*119848*/    0, // EndSwitchType
/*119849*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->119978
/*119852*/    OPC_RecordChild0, // #0 = $src0
/*119853*/    OPC_RecordChild1, // #1 = $src1
/*119854*/    OPC_CheckType, MVT::f32,
/*119856*/    OPC_Scope, 100, /*->119958*/ // 2 children in Scope
/*119858*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119860*/      OPC_EmitInteger, MVT::i32, 0, 
/*119863*/      OPC_EmitInteger, MVT::i32, 0, 
/*119866*/      OPC_EmitInteger, MVT::i32, 1, 
/*119869*/      OPC_EmitInteger, MVT::i32, 0, 
/*119872*/      OPC_EmitInteger, MVT::i32, 0, 
/*119875*/      OPC_EmitInteger, MVT::i32, 0, 
/*119878*/      OPC_EmitInteger, MVT::i32, 0, 
/*119881*/      OPC_EmitInteger, MVT::i32, 0, 
/*119884*/      OPC_EmitInteger, MVT::i32, 0, 
/*119887*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119899*/      OPC_EmitInteger, MVT::i32, 0, 
/*119902*/      OPC_EmitInteger, MVT::i32, 0, 
/*119905*/      OPC_EmitInteger, MVT::i32, 0, 
/*119908*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119920*/      OPC_EmitInteger, MVT::i32, 1, 
/*119923*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119926*/      OPC_EmitInteger, MVT::i32, 0, 
/*119929*/      OPC_EmitInteger, MVT::i32, 0, 
/*119932*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*119958*/    /*Scope*/ 18, /*->119977*/
/*119959*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119962*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119965*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119977*/    0, /*End of Scope*/
/*119978*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->120107
/*119981*/    OPC_RecordChild0, // #0 = $src0
/*119982*/    OPC_RecordChild1, // #1 = $src1
/*119983*/    OPC_CheckType, MVT::f32,
/*119985*/    OPC_Scope, 100, /*->120087*/ // 2 children in Scope
/*119987*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119989*/      OPC_EmitInteger, MVT::i32, 0, 
/*119992*/      OPC_EmitInteger, MVT::i32, 0, 
/*119995*/      OPC_EmitInteger, MVT::i32, 1, 
/*119998*/      OPC_EmitInteger, MVT::i32, 0, 
/*120001*/      OPC_EmitInteger, MVT::i32, 0, 
/*120004*/      OPC_EmitInteger, MVT::i32, 0, 
/*120007*/      OPC_EmitInteger, MVT::i32, 0, 
/*120010*/      OPC_EmitInteger, MVT::i32, 0, 
/*120013*/      OPC_EmitInteger, MVT::i32, 0, 
/*120016*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120028*/      OPC_EmitInteger, MVT::i32, 0, 
/*120031*/      OPC_EmitInteger, MVT::i32, 0, 
/*120034*/      OPC_EmitInteger, MVT::i32, 0, 
/*120037*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120049*/      OPC_EmitInteger, MVT::i32, 1, 
/*120052*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120055*/      OPC_EmitInteger, MVT::i32, 0, 
/*120058*/      OPC_EmitInteger, MVT::i32, 0, 
/*120061*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120087*/    /*Scope*/ 18, /*->120106*/
/*120088*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120091*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120094*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120106*/    0, /*End of Scope*/
/*120107*/  /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMAXNUM),// ->120343
/*120111*/    OPC_RecordChild0, // #0 = $src0
/*120112*/    OPC_RecordChild1, // #1 = $src1
/*120113*/    OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->120258
/*120117*/      OPC_Scope, 100, /*->120219*/ // 3 children in Scope
/*120119*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120121*/        OPC_EmitInteger, MVT::i32, 0, 
/*120124*/        OPC_EmitInteger, MVT::i32, 0, 
/*120127*/        OPC_EmitInteger, MVT::i32, 1, 
/*120130*/        OPC_EmitInteger, MVT::i32, 0, 
/*120133*/        OPC_EmitInteger, MVT::i32, 0, 
/*120136*/        OPC_EmitInteger, MVT::i32, 0, 
/*120139*/        OPC_EmitInteger, MVT::i32, 0, 
/*120142*/        OPC_EmitInteger, MVT::i32, 0, 
/*120145*/        OPC_EmitInteger, MVT::i32, 0, 
/*120148*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120160*/        OPC_EmitInteger, MVT::i32, 0, 
/*120163*/        OPC_EmitInteger, MVT::i32, 0, 
/*120166*/        OPC_EmitInteger, MVT::i32, 0, 
/*120169*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120181*/        OPC_EmitInteger, MVT::i32, 1, 
/*120184*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120187*/        OPC_EmitInteger, MVT::i32, 0, 
/*120190*/        OPC_EmitInteger, MVT::i32, 0, 
/*120193*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120219*/      /*Scope*/ 18, /*->120238*/
/*120220*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120223*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120226*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120238*/      /*Scope*/ 18, /*->120257*/
/*120239*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120242*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120245*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120257*/      0, /*End of Scope*/
/*120258*/    /*SwitchType*/ 40, MVT::f16,// ->120300
/*120260*/      OPC_Scope, 18, /*->120280*/ // 2 children in Scope
/*120262*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120265*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120268*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120280*/      /*Scope*/ 18, /*->120299*/
/*120281*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120284*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120287*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120299*/      0, /*End of Scope*/
/*120300*/    /*SwitchType*/ 40, MVT::f64,// ->120342
/*120302*/      OPC_Scope, 18, /*->120322*/ // 2 children in Scope
/*120304*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120307*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120310*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120322*/      /*Scope*/ 18, /*->120341*/
/*120323*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120326*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120329*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120341*/      0, /*End of Scope*/
/*120342*/    0, // EndSwitchType
/*120343*/  /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMINNUM),// ->120579
/*120347*/    OPC_RecordChild0, // #0 = $src0
/*120348*/    OPC_RecordChild1, // #1 = $src1
/*120349*/    OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->120494
/*120353*/      OPC_Scope, 100, /*->120455*/ // 3 children in Scope
/*120355*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120357*/        OPC_EmitInteger, MVT::i32, 0, 
/*120360*/        OPC_EmitInteger, MVT::i32, 0, 
/*120363*/        OPC_EmitInteger, MVT::i32, 1, 
/*120366*/        OPC_EmitInteger, MVT::i32, 0, 
/*120369*/        OPC_EmitInteger, MVT::i32, 0, 
/*120372*/        OPC_EmitInteger, MVT::i32, 0, 
/*120375*/        OPC_EmitInteger, MVT::i32, 0, 
/*120378*/        OPC_EmitInteger, MVT::i32, 0, 
/*120381*/        OPC_EmitInteger, MVT::i32, 0, 
/*120384*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120396*/        OPC_EmitInteger, MVT::i32, 0, 
/*120399*/        OPC_EmitInteger, MVT::i32, 0, 
/*120402*/        OPC_EmitInteger, MVT::i32, 0, 
/*120405*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120417*/        OPC_EmitInteger, MVT::i32, 1, 
/*120420*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120423*/        OPC_EmitInteger, MVT::i32, 0, 
/*120426*/        OPC_EmitInteger, MVT::i32, 0, 
/*120429*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120455*/      /*Scope*/ 18, /*->120474*/
/*120456*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120459*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120462*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120474*/      /*Scope*/ 18, /*->120493*/
/*120475*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120478*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120481*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120493*/      0, /*End of Scope*/
/*120494*/    /*SwitchType*/ 40, MVT::f16,// ->120536
/*120496*/      OPC_Scope, 18, /*->120516*/ // 2 children in Scope
/*120498*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120501*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120504*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120516*/      /*Scope*/ 18, /*->120535*/
/*120517*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120520*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120523*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120535*/      0, /*End of Scope*/
/*120536*/    /*SwitchType*/ 40, MVT::f64,// ->120578
/*120538*/      OPC_Scope, 18, /*->120558*/ // 2 children in Scope
/*120540*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120543*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120546*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120558*/      /*Scope*/ 18, /*->120577*/
/*120559*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120562*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120565*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120577*/      0, /*End of Scope*/
/*120578*/    0, // EndSwitchType
/*120579*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::FRACT),// ->120700
/*120582*/    OPC_RecordChild0, // #0 = $src0
/*120583*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->120669
/*120586*/      OPC_Scope, 66, /*->120654*/ // 2 children in Scope
/*120588*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120590*/        OPC_EmitInteger, MVT::i32, 1, 
/*120593*/        OPC_EmitInteger, MVT::i32, 0, 
/*120596*/        OPC_EmitInteger, MVT::i32, 0, 
/*120599*/        OPC_EmitInteger, MVT::i32, 0, 
/*120602*/        OPC_EmitInteger, MVT::i32, 0, 
/*120605*/        OPC_EmitInteger, MVT::i32, 0, 
/*120608*/        OPC_EmitInteger, MVT::i32, 0, 
/*120611*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120623*/        OPC_EmitInteger, MVT::i32, 1, 
/*120626*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120629*/        OPC_EmitInteger, MVT::i32, 0, 
/*120632*/        OPC_EmitInteger, MVT::i32, 0, 
/*120635*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*120654*/      /*Scope*/ 13, /*->120668*/
/*120655*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120658*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120668*/      0, /*End of Scope*/
/*120669*/    /*SwitchType*/ 13, MVT::f64,// ->120684
/*120671*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120674*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120684*/    /*SwitchType*/ 13, MVT::f16,// ->120699
/*120686*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120689*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120699*/    0, // EndSwitchType
/*120700*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FTRUNC),// ->120821
/*120703*/    OPC_RecordChild0, // #0 = $src0
/*120704*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->120790
/*120707*/      OPC_Scope, 66, /*->120775*/ // 2 children in Scope
/*120709*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120711*/        OPC_EmitInteger, MVT::i32, 1, 
/*120714*/        OPC_EmitInteger, MVT::i32, 0, 
/*120717*/        OPC_EmitInteger, MVT::i32, 0, 
/*120720*/        OPC_EmitInteger, MVT::i32, 0, 
/*120723*/        OPC_EmitInteger, MVT::i32, 0, 
/*120726*/        OPC_EmitInteger, MVT::i32, 0, 
/*120729*/        OPC_EmitInteger, MVT::i32, 0, 
/*120732*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120744*/        OPC_EmitInteger, MVT::i32, 1, 
/*120747*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120750*/        OPC_EmitInteger, MVT::i32, 0, 
/*120753*/        OPC_EmitInteger, MVT::i32, 0, 
/*120756*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*120775*/      /*Scope*/ 13, /*->120789*/
/*120776*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120779*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120789*/      0, /*End of Scope*/
/*120790*/    /*SwitchType*/ 13, MVT::f64,// ->120805
/*120792*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120795*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120805*/    /*SwitchType*/ 13, MVT::f16,// ->120820
/*120807*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120810*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120820*/    0, // EndSwitchType
/*120821*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FCEIL),// ->120942
/*120824*/    OPC_RecordChild0, // #0 = $src0
/*120825*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->120911
/*120828*/      OPC_Scope, 66, /*->120896*/ // 2 children in Scope
/*120830*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120832*/        OPC_EmitInteger, MVT::i32, 1, 
/*120835*/        OPC_EmitInteger, MVT::i32, 0, 
/*120838*/        OPC_EmitInteger, MVT::i32, 0, 
/*120841*/        OPC_EmitInteger, MVT::i32, 0, 
/*120844*/        OPC_EmitInteger, MVT::i32, 0, 
/*120847*/        OPC_EmitInteger, MVT::i32, 0, 
/*120850*/        OPC_EmitInteger, MVT::i32, 0, 
/*120853*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120865*/        OPC_EmitInteger, MVT::i32, 1, 
/*120868*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120871*/        OPC_EmitInteger, MVT::i32, 0, 
/*120874*/        OPC_EmitInteger, MVT::i32, 0, 
/*120877*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*120896*/      /*Scope*/ 13, /*->120910*/
/*120897*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120900*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120910*/      0, /*End of Scope*/
/*120911*/    /*SwitchType*/ 13, MVT::f64,// ->120926
/*120913*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120916*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120926*/    /*SwitchType*/ 13, MVT::f16,// ->120941
/*120928*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*120931*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*120941*/    0, // EndSwitchType
/*120942*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FRINT),// ->121063
/*120945*/    OPC_RecordChild0, // #0 = $src0
/*120946*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->121032
/*120949*/      OPC_Scope, 66, /*->121017*/ // 2 children in Scope
/*120951*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120953*/        OPC_EmitInteger, MVT::i32, 1, 
/*120956*/        OPC_EmitInteger, MVT::i32, 0, 
/*120959*/        OPC_EmitInteger, MVT::i32, 0, 
/*120962*/        OPC_EmitInteger, MVT::i32, 0, 
/*120965*/        OPC_EmitInteger, MVT::i32, 0, 
/*120968*/        OPC_EmitInteger, MVT::i32, 0, 
/*120971*/        OPC_EmitInteger, MVT::i32, 0, 
/*120974*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120986*/        OPC_EmitInteger, MVT::i32, 1, 
/*120989*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120992*/        OPC_EmitInteger, MVT::i32, 0, 
/*120995*/        OPC_EmitInteger, MVT::i32, 0, 
/*120998*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*121017*/      /*Scope*/ 13, /*->121031*/
/*121018*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121021*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121031*/      0, /*End of Scope*/
/*121032*/    /*SwitchType*/ 13, MVT::f64,// ->121047
/*121034*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121037*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121047*/    /*SwitchType*/ 13, MVT::f16,// ->121062
/*121049*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121052*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121062*/    0, // EndSwitchType
/*121063*/  /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->121413
/*121067*/    OPC_RecordChild0, // #0 = $src0_X
/*121068*/    OPC_RecordChild1, // #1 = $src1_X
/*121069*/    OPC_RecordChild2, // #2 = $src0_Y
/*121070*/    OPC_RecordChild3, // #3 = $src1_Y
/*121071*/    OPC_RecordChild4, // #4 = $src0_Z
/*121072*/    OPC_RecordChild5, // #5 = $src1_Z
/*121073*/    OPC_RecordChild6, // #6 = $src0_W
/*121074*/    OPC_RecordChild7, // #7 = $src1_W
/*121075*/    OPC_CheckType, MVT::f32,
/*121077*/    OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121079*/    OPC_EmitInteger, MVT::i32, 0, 
/*121082*/    OPC_EmitInteger, MVT::i32, 0, 
/*121085*/    OPC_EmitInteger, MVT::i32, 1, 
/*121088*/    OPC_EmitInteger, MVT::i32, 0, 
/*121091*/    OPC_EmitInteger, MVT::i32, 0, 
/*121094*/    OPC_EmitInteger, MVT::i32, 0, 
/*121097*/    OPC_EmitInteger, MVT::i32, 0, 
/*121100*/    OPC_EmitInteger, MVT::i32, 0, 
/*121103*/    OPC_EmitInteger, MVT::i32, 0, 
/*121106*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121118*/    OPC_EmitInteger, MVT::i32, 0, 
/*121121*/    OPC_EmitInteger, MVT::i32, 0, 
/*121124*/    OPC_EmitInteger, MVT::i32, 0, 
/*121127*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121139*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121142*/    OPC_EmitInteger, MVT::i32, 0, 
/*121145*/    OPC_EmitInteger, MVT::i32, 0, 
/*121148*/    OPC_EmitInteger, MVT::i32, 1, 
/*121151*/    OPC_EmitInteger, MVT::i32, 0, 
/*121154*/    OPC_EmitInteger, MVT::i32, 0, 
/*121157*/    OPC_EmitInteger, MVT::i32, 0, 
/*121160*/    OPC_EmitInteger, MVT::i32, 0, 
/*121163*/    OPC_EmitInteger, MVT::i32, 0, 
/*121166*/    OPC_EmitInteger, MVT::i32, 0, 
/*121169*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121181*/    OPC_EmitInteger, MVT::i32, 0, 
/*121184*/    OPC_EmitInteger, MVT::i32, 0, 
/*121187*/    OPC_EmitInteger, MVT::i32, 0, 
/*121190*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121202*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121205*/    OPC_EmitInteger, MVT::i32, 0, 
/*121208*/    OPC_EmitInteger, MVT::i32, 0, 
/*121211*/    OPC_EmitInteger, MVT::i32, 1, 
/*121214*/    OPC_EmitInteger, MVT::i32, 0, 
/*121217*/    OPC_EmitInteger, MVT::i32, 0, 
/*121220*/    OPC_EmitInteger, MVT::i32, 0, 
/*121223*/    OPC_EmitInteger, MVT::i32, 0, 
/*121226*/    OPC_EmitInteger, MVT::i32, 0, 
/*121229*/    OPC_EmitInteger, MVT::i32, 0, 
/*121232*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121244*/    OPC_EmitInteger, MVT::i32, 0, 
/*121247*/    OPC_EmitInteger, MVT::i32, 0, 
/*121250*/    OPC_EmitInteger, MVT::i32, 0, 
/*121253*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121265*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121268*/    OPC_EmitInteger, MVT::i32, 0, 
/*121271*/    OPC_EmitInteger, MVT::i32, 0, 
/*121274*/    OPC_EmitInteger, MVT::i32, 1, 
/*121277*/    OPC_EmitInteger, MVT::i32, 0, 
/*121280*/    OPC_EmitInteger, MVT::i32, 0, 
/*121283*/    OPC_EmitInteger, MVT::i32, 0, 
/*121286*/    OPC_EmitInteger, MVT::i32, 0, 
/*121289*/    OPC_EmitInteger, MVT::i32, 0, 
/*121292*/    OPC_EmitInteger, MVT::i32, 0, 
/*121295*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121307*/    OPC_EmitInteger, MVT::i32, 0, 
/*121310*/    OPC_EmitInteger, MVT::i32, 0, 
/*121313*/    OPC_EmitInteger, MVT::i32, 0, 
/*121316*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121328*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121331*/    OPC_EmitInteger, MVT::i32, 0, 
/*121334*/    OPC_EmitInteger, MVT::i32, 0, 
/*121337*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*121413*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FEXP2),// ->121655
/*121417*/    OPC_RecordChild0, // #0 = $src0
/*121418*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->121639
/*121422*/      OPC_Scope, 66, /*->121490*/ // 4 children in Scope
/*121424*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*121426*/        OPC_EmitInteger, MVT::i32, 1, 
/*121429*/        OPC_EmitInteger, MVT::i32, 0, 
/*121432*/        OPC_EmitInteger, MVT::i32, 0, 
/*121435*/        OPC_EmitInteger, MVT::i32, 0, 
/*121438*/        OPC_EmitInteger, MVT::i32, 0, 
/*121441*/        OPC_EmitInteger, MVT::i32, 0, 
/*121444*/        OPC_EmitInteger, MVT::i32, 0, 
/*121447*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121459*/        OPC_EmitInteger, MVT::i32, 1, 
/*121462*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121465*/        OPC_EmitInteger, MVT::i32, 0, 
/*121468*/        OPC_EmitInteger, MVT::i32, 0, 
/*121471*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*121490*/      /*Scope*/ 66, /*->121557*/
/*121491*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*121493*/        OPC_EmitInteger, MVT::i32, 1, 
/*121496*/        OPC_EmitInteger, MVT::i32, 0, 
/*121499*/        OPC_EmitInteger, MVT::i32, 0, 
/*121502*/        OPC_EmitInteger, MVT::i32, 0, 
/*121505*/        OPC_EmitInteger, MVT::i32, 0, 
/*121508*/        OPC_EmitInteger, MVT::i32, 0, 
/*121511*/        OPC_EmitInteger, MVT::i32, 0, 
/*121514*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121526*/        OPC_EmitInteger, MVT::i32, 1, 
/*121529*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121532*/        OPC_EmitInteger, MVT::i32, 0, 
/*121535*/        OPC_EmitInteger, MVT::i32, 0, 
/*121538*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*121557*/      /*Scope*/ 66, /*->121624*/
/*121558*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*121560*/        OPC_EmitInteger, MVT::i32, 1, 
/*121563*/        OPC_EmitInteger, MVT::i32, 0, 
/*121566*/        OPC_EmitInteger, MVT::i32, 0, 
/*121569*/        OPC_EmitInteger, MVT::i32, 0, 
/*121572*/        OPC_EmitInteger, MVT::i32, 0, 
/*121575*/        OPC_EmitInteger, MVT::i32, 0, 
/*121578*/        OPC_EmitInteger, MVT::i32, 0, 
/*121581*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121593*/        OPC_EmitInteger, MVT::i32, 1, 
/*121596*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121599*/        OPC_EmitInteger, MVT::i32, 0, 
/*121602*/        OPC_EmitInteger, MVT::i32, 0, 
/*121605*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*121624*/      /*Scope*/ 13, /*->121638*/
/*121625*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121628*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121638*/      0, /*End of Scope*/
/*121639*/    /*SwitchType*/ 13, MVT::f16,// ->121654
/*121641*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121644*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121654*/    0, // EndSwitchType
/*121655*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FLOG2),// ->121897
/*121659*/    OPC_RecordChild0, // #0 = $src0
/*121660*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->121881
/*121664*/      OPC_Scope, 66, /*->121732*/ // 4 children in Scope
/*121666*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*121668*/        OPC_EmitInteger, MVT::i32, 1, 
/*121671*/        OPC_EmitInteger, MVT::i32, 0, 
/*121674*/        OPC_EmitInteger, MVT::i32, 0, 
/*121677*/        OPC_EmitInteger, MVT::i32, 0, 
/*121680*/        OPC_EmitInteger, MVT::i32, 0, 
/*121683*/        OPC_EmitInteger, MVT::i32, 0, 
/*121686*/        OPC_EmitInteger, MVT::i32, 0, 
/*121689*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121701*/        OPC_EmitInteger, MVT::i32, 1, 
/*121704*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121707*/        OPC_EmitInteger, MVT::i32, 0, 
/*121710*/        OPC_EmitInteger, MVT::i32, 0, 
/*121713*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*121732*/      /*Scope*/ 66, /*->121799*/
/*121733*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*121735*/        OPC_EmitInteger, MVT::i32, 1, 
/*121738*/        OPC_EmitInteger, MVT::i32, 0, 
/*121741*/        OPC_EmitInteger, MVT::i32, 0, 
/*121744*/        OPC_EmitInteger, MVT::i32, 0, 
/*121747*/        OPC_EmitInteger, MVT::i32, 0, 
/*121750*/        OPC_EmitInteger, MVT::i32, 0, 
/*121753*/        OPC_EmitInteger, MVT::i32, 0, 
/*121756*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121768*/        OPC_EmitInteger, MVT::i32, 1, 
/*121771*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121774*/        OPC_EmitInteger, MVT::i32, 0, 
/*121777*/        OPC_EmitInteger, MVT::i32, 0, 
/*121780*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*121799*/      /*Scope*/ 66, /*->121866*/
/*121800*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*121802*/        OPC_EmitInteger, MVT::i32, 1, 
/*121805*/        OPC_EmitInteger, MVT::i32, 0, 
/*121808*/        OPC_EmitInteger, MVT::i32, 0, 
/*121811*/        OPC_EmitInteger, MVT::i32, 0, 
/*121814*/        OPC_EmitInteger, MVT::i32, 0, 
/*121817*/        OPC_EmitInteger, MVT::i32, 0, 
/*121820*/        OPC_EmitInteger, MVT::i32, 0, 
/*121823*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121835*/        OPC_EmitInteger, MVT::i32, 1, 
/*121838*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121841*/        OPC_EmitInteger, MVT::i32, 0, 
/*121844*/        OPC_EmitInteger, MVT::i32, 0, 
/*121847*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*121866*/      /*Scope*/ 13, /*->121880*/
/*121867*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121870*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121880*/      0, /*End of Scope*/
/*121881*/    /*SwitchType*/ 13, MVT::f16,// ->121896
/*121883*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121886*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121896*/    0, // EndSwitchType
/*121897*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->122139
/*121901*/    OPC_RecordChild0, // #0 = $src0
/*121902*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->122123
/*121906*/      OPC_Scope, 66, /*->121974*/ // 4 children in Scope
/*121908*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*121910*/        OPC_EmitInteger, MVT::i32, 1, 
/*121913*/        OPC_EmitInteger, MVT::i32, 0, 
/*121916*/        OPC_EmitInteger, MVT::i32, 0, 
/*121919*/        OPC_EmitInteger, MVT::i32, 0, 
/*121922*/        OPC_EmitInteger, MVT::i32, 0, 
/*121925*/        OPC_EmitInteger, MVT::i32, 0, 
/*121928*/        OPC_EmitInteger, MVT::i32, 0, 
/*121931*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121943*/        OPC_EmitInteger, MVT::i32, 1, 
/*121946*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121949*/        OPC_EmitInteger, MVT::i32, 0, 
/*121952*/        OPC_EmitInteger, MVT::i32, 0, 
/*121955*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*121974*/      /*Scope*/ 66, /*->122041*/
/*121975*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*121977*/        OPC_EmitInteger, MVT::i32, 1, 
/*121980*/        OPC_EmitInteger, MVT::i32, 0, 
/*121983*/        OPC_EmitInteger, MVT::i32, 0, 
/*121986*/        OPC_EmitInteger, MVT::i32, 0, 
/*121989*/        OPC_EmitInteger, MVT::i32, 0, 
/*121992*/        OPC_EmitInteger, MVT::i32, 0, 
/*121995*/        OPC_EmitInteger, MVT::i32, 0, 
/*121998*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122010*/        OPC_EmitInteger, MVT::i32, 1, 
/*122013*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122016*/        OPC_EmitInteger, MVT::i32, 0, 
/*122019*/        OPC_EmitInteger, MVT::i32, 0, 
/*122022*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*122041*/      /*Scope*/ 66, /*->122108*/
/*122042*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*122044*/        OPC_EmitInteger, MVT::i32, 1, 
/*122047*/        OPC_EmitInteger, MVT::i32, 0, 
/*122050*/        OPC_EmitInteger, MVT::i32, 0, 
/*122053*/        OPC_EmitInteger, MVT::i32, 0, 
/*122056*/        OPC_EmitInteger, MVT::i32, 0, 
/*122059*/        OPC_EmitInteger, MVT::i32, 0, 
/*122062*/        OPC_EmitInteger, MVT::i32, 0, 
/*122065*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122077*/        OPC_EmitInteger, MVT::i32, 1, 
/*122080*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122083*/        OPC_EmitInteger, MVT::i32, 0, 
/*122086*/        OPC_EmitInteger, MVT::i32, 0, 
/*122089*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*122108*/      /*Scope*/ 13, /*->122122*/
/*122109*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122112*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122122*/      0, /*End of Scope*/
/*122123*/    /*SwitchType*/ 13, MVT::f64,// ->122138
/*122125*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122128*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122138*/    0, // EndSwitchType
/*122139*/  /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(AMDGPUISD::RSQ),// ->122396
/*122143*/    OPC_RecordChild0, // #0 = $src0
/*122144*/    OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->122365
/*122148*/      OPC_Scope, 66, /*->122216*/ // 4 children in Scope
/*122150*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122152*/        OPC_EmitInteger, MVT::i32, 1, 
/*122155*/        OPC_EmitInteger, MVT::i32, 0, 
/*122158*/        OPC_EmitInteger, MVT::i32, 0, 
/*122161*/        OPC_EmitInteger, MVT::i32, 0, 
/*122164*/        OPC_EmitInteger, MVT::i32, 0, 
/*122167*/        OPC_EmitInteger, MVT::i32, 0, 
/*122170*/        OPC_EmitInteger, MVT::i32, 0, 
/*122173*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122185*/        OPC_EmitInteger, MVT::i32, 1, 
/*122188*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122191*/        OPC_EmitInteger, MVT::i32, 0, 
/*122194*/        OPC_EmitInteger, MVT::i32, 0, 
/*122197*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*122216*/      /*Scope*/ 66, /*->122283*/
/*122217*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*122219*/        OPC_EmitInteger, MVT::i32, 1, 
/*122222*/        OPC_EmitInteger, MVT::i32, 0, 
/*122225*/        OPC_EmitInteger, MVT::i32, 0, 
/*122228*/        OPC_EmitInteger, MVT::i32, 0, 
/*122231*/        OPC_EmitInteger, MVT::i32, 0, 
/*122234*/        OPC_EmitInteger, MVT::i32, 0, 
/*122237*/        OPC_EmitInteger, MVT::i32, 0, 
/*122240*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122252*/        OPC_EmitInteger, MVT::i32, 1, 
/*122255*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122258*/        OPC_EmitInteger, MVT::i32, 0, 
/*122261*/        OPC_EmitInteger, MVT::i32, 0, 
/*122264*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*122283*/      /*Scope*/ 66, /*->122350*/
/*122284*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*122286*/        OPC_EmitInteger, MVT::i32, 1, 
/*122289*/        OPC_EmitInteger, MVT::i32, 0, 
/*122292*/        OPC_EmitInteger, MVT::i32, 0, 
/*122295*/        OPC_EmitInteger, MVT::i32, 0, 
/*122298*/        OPC_EmitInteger, MVT::i32, 0, 
/*122301*/        OPC_EmitInteger, MVT::i32, 0, 
/*122304*/        OPC_EmitInteger, MVT::i32, 0, 
/*122307*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122319*/        OPC_EmitInteger, MVT::i32, 1, 
/*122322*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122325*/        OPC_EmitInteger, MVT::i32, 0, 
/*122328*/        OPC_EmitInteger, MVT::i32, 0, 
/*122331*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*122350*/      /*Scope*/ 13, /*->122364*/
/*122351*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122354*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122364*/      0, /*End of Scope*/
/*122365*/    /*SwitchType*/ 13, MVT::f64,// ->122380
/*122367*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122370*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122380*/    /*SwitchType*/ 13, MVT::f16,// ->122395
/*122382*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122385*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122395*/    0, // EndSwitchType
/*122396*/  /*SwitchOpcode*/ 2|128,2/*258*/, TARGET_VAL(ISD::SINT_TO_FP),// ->122658
/*122400*/    OPC_RecordChild0, // #0 = $src0
/*122401*/    OPC_Scope, 50|128,1/*178*/, /*->122582*/ // 3 children in Scope
/*122404*/      OPC_CheckChild0Type, MVT::i32,
/*122406*/      OPC_SwitchType /*3 cases */, 16|128,1/*144*/, MVT::f32,// ->122554
/*122410*/        OPC_Scope, 66, /*->122478*/ // 3 children in Scope
/*122412*/          OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122414*/          OPC_EmitInteger, MVT::i32, 1, 
/*122417*/          OPC_EmitInteger, MVT::i32, 0, 
/*122420*/          OPC_EmitInteger, MVT::i32, 0, 
/*122423*/          OPC_EmitInteger, MVT::i32, 0, 
/*122426*/          OPC_EmitInteger, MVT::i32, 0, 
/*122429*/          OPC_EmitInteger, MVT::i32, 0, 
/*122432*/          OPC_EmitInteger, MVT::i32, 0, 
/*122435*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122447*/          OPC_EmitInteger, MVT::i32, 1, 
/*122450*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122453*/          OPC_EmitInteger, MVT::i32, 0, 
/*122456*/          OPC_EmitInteger, MVT::i32, 0, 
/*122459*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*122478*/        /*Scope*/ 66, /*->122545*/
/*122479*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*122481*/          OPC_EmitInteger, MVT::i32, 1, 
/*122484*/          OPC_EmitInteger, MVT::i32, 0, 
/*122487*/          OPC_EmitInteger, MVT::i32, 0, 
/*122490*/          OPC_EmitInteger, MVT::i32, 0, 
/*122493*/          OPC_EmitInteger, MVT::i32, 0, 
/*122496*/          OPC_EmitInteger, MVT::i32, 0, 
/*122499*/          OPC_EmitInteger, MVT::i32, 0, 
/*122502*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122514*/          OPC_EmitInteger, MVT::i32, 1, 
/*122517*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122520*/          OPC_EmitInteger, MVT::i32, 0, 
/*122523*/          OPC_EmitInteger, MVT::i32, 0, 
/*122526*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*122545*/        /*Scope*/ 7, /*->122553*/
/*122546*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*122553*/        0, /*End of Scope*/
/*122554*/      /*SwitchType*/ 16, MVT::f16,// ->122572
/*122556*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122558*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*122565*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (sint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_I32_e32:i16 ?:i32:$src))
/*122572*/      /*SwitchType*/ 7, MVT::f64,// ->122581
/*122574*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*122581*/      0, // EndSwitchType
/*122582*/    /*Scope*/ 62, /*->122645*/
/*122583*/      OPC_CheckChild0Type, MVT::i1,
/*122585*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->122609
/*122588*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122590*/        OPC_EmitInteger, MVT::i32, 0, 
/*122593*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*122600*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*122609*/      /*SwitchType*/ 33, MVT::f64,// ->122644
/*122611*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122613*/        OPC_EmitInteger, MVT::i32, 0, 
/*122616*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122628*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*122637*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src))
/*122644*/      0, // EndSwitchType
/*122645*/    /*Scope*/ 11, /*->122657*/
/*122646*/      OPC_CheckChild0Type, MVT::i16,
/*122648*/      OPC_CheckType, MVT::f16,
/*122650*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_I16_e64), 0,
                    MVT::f16, 1/*#Ops*/, 0, 
                // Src: (sint_to_fp:f16 i16:i16:$src0) - Complexity = -997
                // Dst: (V_CVT_F16_I16_e64:f16 i16:i16:$src0)
/*122657*/    0, /*End of Scope*/
/*122658*/  /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::UINT_TO_FP),// ->122911
/*122662*/    OPC_RecordChild0, // #0 = $src0
/*122663*/    OPC_Scope, 50|128,1/*178*/, /*->122844*/ // 3 children in Scope
/*122666*/      OPC_CheckChild0Type, MVT::i32,
/*122668*/      OPC_SwitchType /*3 cases */, 16|128,1/*144*/, MVT::f32,// ->122816
/*122672*/        OPC_Scope, 66, /*->122740*/ // 3 children in Scope
/*122674*/          OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122676*/          OPC_EmitInteger, MVT::i32, 1, 
/*122679*/          OPC_EmitInteger, MVT::i32, 0, 
/*122682*/          OPC_EmitInteger, MVT::i32, 0, 
/*122685*/          OPC_EmitInteger, MVT::i32, 0, 
/*122688*/          OPC_EmitInteger, MVT::i32, 0, 
/*122691*/          OPC_EmitInteger, MVT::i32, 0, 
/*122694*/          OPC_EmitInteger, MVT::i32, 0, 
/*122697*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122709*/          OPC_EmitInteger, MVT::i32, 1, 
/*122712*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122715*/          OPC_EmitInteger, MVT::i32, 0, 
/*122718*/          OPC_EmitInteger, MVT::i32, 0, 
/*122721*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*122740*/        /*Scope*/ 66, /*->122807*/
/*122741*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*122743*/          OPC_EmitInteger, MVT::i32, 1, 
/*122746*/          OPC_EmitInteger, MVT::i32, 0, 
/*122749*/          OPC_EmitInteger, MVT::i32, 0, 
/*122752*/          OPC_EmitInteger, MVT::i32, 0, 
/*122755*/          OPC_EmitInteger, MVT::i32, 0, 
/*122758*/          OPC_EmitInteger, MVT::i32, 0, 
/*122761*/          OPC_EmitInteger, MVT::i32, 0, 
/*122764*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122776*/          OPC_EmitInteger, MVT::i32, 1, 
/*122779*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122782*/          OPC_EmitInteger, MVT::i32, 0, 
/*122785*/          OPC_EmitInteger, MVT::i32, 0, 
/*122788*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*122807*/        /*Scope*/ 7, /*->122815*/
/*122808*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*122815*/        0, /*End of Scope*/
/*122816*/      /*SwitchType*/ 16, MVT::f16,// ->122834
/*122818*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122820*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*122827*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (uint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_U32_e32:i16 ?:i32:$src))
/*122834*/      /*SwitchType*/ 7, MVT::f64,// ->122843
/*122836*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*122843*/      0, // EndSwitchType
/*122844*/    /*Scope*/ 53, /*->122898*/
/*122845*/      OPC_CheckChild0Type, MVT::i1,
/*122847*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->122871
/*122850*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122852*/        OPC_EmitInteger, MVT::i32, 0, 
/*122855*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*122862*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*122871*/      /*SwitchType*/ 24, MVT::f64,// ->122897
/*122873*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122875*/        OPC_EmitInteger, MVT::i32, 0, 
/*122878*/        OPC_EmitInteger, MVT::i32, 1, 
/*122881*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*122890*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src))
/*122897*/      0, // EndSwitchType
/*122898*/    /*Scope*/ 11, /*->122910*/
/*122899*/      OPC_CheckChild0Type, MVT::i16,
/*122901*/      OPC_CheckType, MVT::f16,
/*122903*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_U16_e64), 0,
                    MVT::f16, 1/*#Ops*/, 0, 
                // Src: (uint_to_fp:f16 i16:i16:$src0) - Complexity = -997
                // Dst: (V_CVT_F16_U16_e64:f16 i16:i16:$src0)
/*122910*/    0, /*End of Scope*/
/*122911*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->123226
/*122915*/    OPC_RecordChild0, // #0 = $src0
/*122916*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->123210
/*122920*/      OPC_Scope, 16|128,2/*272*/, /*->123195*/ // 2 children in Scope
/*122923*/        OPC_CheckChild0Type, MVT::f32,
/*122925*/        OPC_Scope, 66, /*->122993*/ // 4 children in Scope
/*122927*/          OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122929*/          OPC_EmitInteger, MVT::i32, 1, 
/*122932*/          OPC_EmitInteger, MVT::i32, 0, 
/*122935*/          OPC_EmitInteger, MVT::i32, 0, 
/*122938*/          OPC_EmitInteger, MVT::i32, 0, 
/*122941*/          OPC_EmitInteger, MVT::i32, 0, 
/*122944*/          OPC_EmitInteger, MVT::i32, 0, 
/*122947*/          OPC_EmitInteger, MVT::i32, 0, 
/*122950*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122962*/          OPC_EmitInteger, MVT::i32, 1, 
/*122965*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122968*/          OPC_EmitInteger, MVT::i32, 0, 
/*122971*/          OPC_EmitInteger, MVT::i32, 0, 
/*122974*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r600:f32 f32:f32:$src0)
/*122993*/        /*Scope*/ 66, /*->123060*/
/*122994*/          OPC_CheckPatternPredicate, 20, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*122996*/          OPC_EmitInteger, MVT::i32, 1, 
/*122999*/          OPC_EmitInteger, MVT::i32, 0, 
/*123002*/          OPC_EmitInteger, MVT::i32, 0, 
/*123005*/          OPC_EmitInteger, MVT::i32, 0, 
/*123008*/          OPC_EmitInteger, MVT::i32, 0, 
/*123011*/          OPC_EmitInteger, MVT::i32, 0, 
/*123014*/          OPC_EmitInteger, MVT::i32, 0, 
/*123017*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123029*/          OPC_EmitInteger, MVT::i32, 1, 
/*123032*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123035*/          OPC_EmitInteger, MVT::i32, 0, 
/*123038*/          OPC_EmitInteger, MVT::i32, 0, 
/*123041*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r700:f32 f32:f32:$src0)
/*123060*/        /*Scope*/ 66, /*->123127*/
/*123061*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*123063*/          OPC_EmitInteger, MVT::i32, 1, 
/*123066*/          OPC_EmitInteger, MVT::i32, 0, 
/*123069*/          OPC_EmitInteger, MVT::i32, 0, 
/*123072*/          OPC_EmitInteger, MVT::i32, 0, 
/*123075*/          OPC_EmitInteger, MVT::i32, 0, 
/*123078*/          OPC_EmitInteger, MVT::i32, 0, 
/*123081*/          OPC_EmitInteger, MVT::i32, 0, 
/*123084*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123096*/          OPC_EmitInteger, MVT::i32, 1, 
/*123099*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123102*/          OPC_EmitInteger, MVT::i32, 0, 
/*123105*/          OPC_EmitInteger, MVT::i32, 0, 
/*123108*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_eg:f32 f32:f32:$src0)
/*123127*/        /*Scope*/ 66, /*->123194*/
/*123128*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*123130*/          OPC_EmitInteger, MVT::i32, 1, 
/*123133*/          OPC_EmitInteger, MVT::i32, 0, 
/*123136*/          OPC_EmitInteger, MVT::i32, 0, 
/*123139*/          OPC_EmitInteger, MVT::i32, 0, 
/*123142*/          OPC_EmitInteger, MVT::i32, 0, 
/*123145*/          OPC_EmitInteger, MVT::i32, 0, 
/*123148*/          OPC_EmitInteger, MVT::i32, 0, 
/*123151*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123163*/          OPC_EmitInteger, MVT::i32, 1, 
/*123166*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123169*/          OPC_EmitInteger, MVT::i32, 0, 
/*123172*/          OPC_EmitInteger, MVT::i32, 0, 
/*123175*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_cm:f32 f32:f32:$src0)
/*123194*/        0, /*End of Scope*/
/*123195*/      /*Scope*/ 13, /*->123209*/
/*123196*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123199*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123209*/      0, /*End of Scope*/
/*123210*/    /*SwitchType*/ 13, MVT::f16,// ->123225
/*123212*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123215*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123225*/    0, // EndSwitchType
/*123226*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->123541
/*123230*/    OPC_RecordChild0, // #0 = $src0
/*123231*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->123525
/*123235*/      OPC_Scope, 16|128,2/*272*/, /*->123510*/ // 2 children in Scope
/*123238*/        OPC_CheckChild0Type, MVT::f32,
/*123240*/        OPC_Scope, 66, /*->123308*/ // 4 children in Scope
/*123242*/          OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123244*/          OPC_EmitInteger, MVT::i32, 1, 
/*123247*/          OPC_EmitInteger, MVT::i32, 0, 
/*123250*/          OPC_EmitInteger, MVT::i32, 0, 
/*123253*/          OPC_EmitInteger, MVT::i32, 0, 
/*123256*/          OPC_EmitInteger, MVT::i32, 0, 
/*123259*/          OPC_EmitInteger, MVT::i32, 0, 
/*123262*/          OPC_EmitInteger, MVT::i32, 0, 
/*123265*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123277*/          OPC_EmitInteger, MVT::i32, 1, 
/*123280*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123283*/          OPC_EmitInteger, MVT::i32, 0, 
/*123286*/          OPC_EmitInteger, MVT::i32, 0, 
/*123289*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r600:f32 f32:f32:$src0)
/*123308*/        /*Scope*/ 66, /*->123375*/
/*123309*/          OPC_CheckPatternPredicate, 20, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*123311*/          OPC_EmitInteger, MVT::i32, 1, 
/*123314*/          OPC_EmitInteger, MVT::i32, 0, 
/*123317*/          OPC_EmitInteger, MVT::i32, 0, 
/*123320*/          OPC_EmitInteger, MVT::i32, 0, 
/*123323*/          OPC_EmitInteger, MVT::i32, 0, 
/*123326*/          OPC_EmitInteger, MVT::i32, 0, 
/*123329*/          OPC_EmitInteger, MVT::i32, 0, 
/*123332*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123344*/          OPC_EmitInteger, MVT::i32, 1, 
/*123347*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123350*/          OPC_EmitInteger, MVT::i32, 0, 
/*123353*/          OPC_EmitInteger, MVT::i32, 0, 
/*123356*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r700:f32 f32:f32:$src0)
/*123375*/        /*Scope*/ 66, /*->123442*/
/*123376*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*123378*/          OPC_EmitInteger, MVT::i32, 1, 
/*123381*/          OPC_EmitInteger, MVT::i32, 0, 
/*123384*/          OPC_EmitInteger, MVT::i32, 0, 
/*123387*/          OPC_EmitInteger, MVT::i32, 0, 
/*123390*/          OPC_EmitInteger, MVT::i32, 0, 
/*123393*/          OPC_EmitInteger, MVT::i32, 0, 
/*123396*/          OPC_EmitInteger, MVT::i32, 0, 
/*123399*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123411*/          OPC_EmitInteger, MVT::i32, 1, 
/*123414*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123417*/          OPC_EmitInteger, MVT::i32, 0, 
/*123420*/          OPC_EmitInteger, MVT::i32, 0, 
/*123423*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_eg:f32 f32:f32:$src0)
/*123442*/        /*Scope*/ 66, /*->123509*/
/*123443*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*123445*/          OPC_EmitInteger, MVT::i32, 1, 
/*123448*/          OPC_EmitInteger, MVT::i32, 0, 
/*123451*/          OPC_EmitInteger, MVT::i32, 0, 
/*123454*/          OPC_EmitInteger, MVT::i32, 0, 
/*123457*/          OPC_EmitInteger, MVT::i32, 0, 
/*123460*/          OPC_EmitInteger, MVT::i32, 0, 
/*123463*/          OPC_EmitInteger, MVT::i32, 0, 
/*123466*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123478*/          OPC_EmitInteger, MVT::i32, 1, 
/*123481*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123484*/          OPC_EmitInteger, MVT::i32, 0, 
/*123487*/          OPC_EmitInteger, MVT::i32, 0, 
/*123490*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_cm:f32 f32:f32:$src0)
/*123509*/        0, /*End of Scope*/
/*123510*/      /*Scope*/ 13, /*->123524*/
/*123511*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123514*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123524*/      0, /*End of Scope*/
/*123525*/    /*SwitchType*/ 13, MVT::f16,// ->123540
/*123527*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123530*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123540*/    0, // EndSwitchType
/*123541*/  /*SwitchOpcode*/ 54|128,1/*182*/, TARGET_VAL(ISD::FMA),// ->123727
/*123545*/    OPC_RecordChild0, // #0 = $src0
/*123546*/    OPC_RecordChild1, // #1 = $src1
/*123547*/    OPC_RecordChild2, // #2 = $src2
/*123548*/    OPC_SwitchType /*3 cases */, 125, MVT::f32,// ->123676
/*123551*/      OPC_Scope, 98, /*->123651*/ // 2 children in Scope
/*123553*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*123555*/        OPC_EmitInteger, MVT::i32, 0, 
/*123558*/        OPC_EmitInteger, MVT::i32, 0, 
/*123561*/        OPC_EmitInteger, MVT::i32, 0, 
/*123564*/        OPC_EmitInteger, MVT::i32, 0, 
/*123567*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123579*/        OPC_EmitInteger, MVT::i32, 0, 
/*123582*/        OPC_EmitInteger, MVT::i32, 0, 
/*123585*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123597*/        OPC_EmitInteger, MVT::i32, 0, 
/*123600*/        OPC_EmitInteger, MVT::i32, 0, 
/*123603*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123615*/        OPC_EmitInteger, MVT::i32, 1, 
/*123618*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123621*/        OPC_EmitInteger, MVT::i32, 0, 
/*123624*/        OPC_EmitInteger, MVT::i32, 0, 
/*123627*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*123651*/      /*Scope*/ 23, /*->123675*/
/*123652*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*123655*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*123658*/        OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*123661*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*123675*/      0, /*End of Scope*/
/*123676*/    /*SwitchType*/ 23, MVT::f64,// ->123701
/*123678*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*123681*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*123684*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*123687*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*123701*/    /*SwitchType*/ 23, MVT::f16,// ->123726
/*123703*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*123706*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*123709*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*123712*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*123726*/    0, // EndSwitchType
/*123727*/  /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FP16_TO_FP),// ->123757
/*123730*/    OPC_RecordChild0, // #0 = $src
/*123731*/    OPC_CheckType, MVT::f32,
/*123733*/    OPC_Scope, 11, /*->123746*/ // 2 children in Scope
/*123735*/      OPC_CheckChild0Type, MVT::i16,
/*123737*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*123739*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (f16_to_fp:f32 i16:i16:$src) - Complexity = 3
                // Dst: (V_CVT_F32_F16_e32:f32 ?:i16:$src)
/*123746*/    /*Scope*/ 9, /*->123756*/
/*123747*/      OPC_CheckChild0Type, MVT::i32,
/*123749*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
                // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*123756*/    0, /*End of Scope*/
/*123757*/  /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FP_EXTEND),// ->123813
/*123760*/    OPC_RecordChild0, // #0 = $src
/*123761*/    OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->123773
/*123764*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123766*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fpextend:f32 f16:f16:$src) - Complexity = 3
                // Dst: (V_CVT_F32_F16_e32:f32 ?:f16:$src)
/*123773*/    /*SwitchType*/ 37, MVT::f64,// ->123812
/*123775*/      OPC_Scope, 18, /*->123795*/ // 2 children in Scope
/*123777*/        OPC_CheckChild0Type, MVT::f16,
/*123779*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123781*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*123788*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 1, 
                  // Src: (fpextend:f64 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_F32_e32:f64 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*123795*/      /*Scope*/ 15, /*->123811*/
/*123796*/        OPC_CheckChild0Type, MVT::f32,
/*123798*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123801*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fpextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123811*/      0, /*End of Scope*/
/*123812*/    0, // EndSwitchType
/*123813*/  /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FP_ROUND),// ->123869
/*123816*/    OPC_RecordChild0, // #0 = $src
/*123817*/    OPC_SwitchType /*2 cases */, 33, MVT::f16,// ->123853
/*123820*/      OPC_Scope, 11, /*->123833*/ // 2 children in Scope
/*123822*/        OPC_CheckChild0Type, MVT::f32,
/*123824*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123826*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 0, 
                  // Src: (fpround:f16 f32:f32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 ?:f32:$src)
/*123833*/      /*Scope*/ 18, /*->123852*/
/*123834*/        OPC_CheckChild0Type, MVT::f64,
/*123836*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123838*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*123845*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpround:f16 f64:f64:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_F64_e32:i16 ?:f64:$src))
/*123852*/      0, /*End of Scope*/
/*123853*/    /*SwitchType*/ 13, MVT::f32,// ->123868
/*123855*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123858*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123868*/    0, // EndSwitchType
/*123869*/  /*SwitchOpcode*/ 77, TARGET_VAL(ISD::FCANONICALIZE),// ->123949
/*123872*/    OPC_RecordChild0, // #0 = $src
/*123873*/    OPC_SwitchType /*2 cases */, 33, MVT::f32,// ->123909
/*123876*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123878*/      OPC_EmitInteger, MVT::i32, 0, 
/*123881*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*123888*/      OPC_EmitInteger, MVT::i32, 0, 
/*123891*/      OPC_EmitInteger, MVT::i1, 0, 
/*123894*/      OPC_EmitInteger, MVT::i32, 0, 
/*123897*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 1, 2, 3, 0, 4, 5, 
                // Src: (fcanonicalize:f32 f32:f32:$src) - Complexity = 3
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, 0:i32, ?:f32:$src, 0:i1, 0:i32)
/*123909*/    /*SwitchType*/ 37, MVT::f64,// ->123948
/*123911*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123913*/      OPC_EmitInteger, MVT::i32, 0, 
/*123916*/      OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*123927*/      OPC_EmitInteger, MVT::i32, 0, 
/*123930*/      OPC_EmitInteger, MVT::i1, 0, 
/*123933*/      OPC_EmitInteger, MVT::i32, 0, 
/*123936*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 1, 2, 3, 0, 4, 5, 
                // Src: (fcanonicalize:f64 f64:f64:$src) - Complexity = 3
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, 0:i32, ?:f64:$src, 0:i1, 0:i32)
/*123948*/    0, // EndSwitchType
/*123949*/  /*SwitchOpcode*/ 38|128,4/*550*/, TARGET_VAL(ISD::FSQRT),// ->124503
/*123953*/    OPC_RecordChild0, // #0 = $src
/*123954*/    OPC_SwitchType /*3 cases */, 2|128,4/*514*/, MVT::f32,// ->124472
/*123958*/      OPC_Scope, 36|128,1/*164*/, /*->124125*/ // 4 children in Scope
/*123961*/        OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123963*/        OPC_EmitInteger, MVT::i32, 0, 
/*123966*/        OPC_EmitInteger, MVT::i32, 0, 
/*123969*/        OPC_EmitInteger, MVT::i32, 1, 
/*123972*/        OPC_EmitInteger, MVT::i32, 0, 
/*123975*/        OPC_EmitInteger, MVT::i32, 0, 
/*123978*/        OPC_EmitInteger, MVT::i32, 0, 
/*123981*/        OPC_EmitInteger, MVT::i32, 0, 
/*123984*/        OPC_EmitInteger, MVT::i32, 0, 
/*123987*/        OPC_EmitInteger, MVT::i32, 0, 
/*123990*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124002*/        OPC_EmitInteger, MVT::i32, 1, 
/*124005*/        OPC_EmitInteger, MVT::i32, 0, 
/*124008*/        OPC_EmitInteger, MVT::i32, 0, 
/*124011*/        OPC_EmitInteger, MVT::i32, 0, 
/*124014*/        OPC_EmitInteger, MVT::i32, 0, 
/*124017*/        OPC_EmitInteger, MVT::i32, 0, 
/*124020*/        OPC_EmitInteger, MVT::i32, 0, 
/*124023*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124035*/        OPC_EmitInteger, MVT::i32, 1, 
/*124038*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124041*/        OPC_EmitInteger, MVT::i32, 0, 
/*124044*/        OPC_EmitInteger, MVT::i32, 0, 
/*124047*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*124066*/        OPC_EmitInteger, MVT::i32, 0, 
/*124069*/        OPC_EmitInteger, MVT::i32, 0, 
/*124072*/        OPC_EmitInteger, MVT::i32, 0, 
/*124075*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124087*/        OPC_EmitInteger, MVT::i32, 1, 
/*124090*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124093*/        OPC_EmitInteger, MVT::i32, 0, 
/*124096*/        OPC_EmitInteger, MVT::i32, 0, 
/*124099*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*124125*/      /*Scope*/ 36|128,1/*164*/, /*->124291*/
/*124127*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*124129*/        OPC_EmitInteger, MVT::i32, 0, 
/*124132*/        OPC_EmitInteger, MVT::i32, 0, 
/*124135*/        OPC_EmitInteger, MVT::i32, 1, 
/*124138*/        OPC_EmitInteger, MVT::i32, 0, 
/*124141*/        OPC_EmitInteger, MVT::i32, 0, 
/*124144*/        OPC_EmitInteger, MVT::i32, 0, 
/*124147*/        OPC_EmitInteger, MVT::i32, 0, 
/*124150*/        OPC_EmitInteger, MVT::i32, 0, 
/*124153*/        OPC_EmitInteger, MVT::i32, 0, 
/*124156*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124168*/        OPC_EmitInteger, MVT::i32, 1, 
/*124171*/        OPC_EmitInteger, MVT::i32, 0, 
/*124174*/        OPC_EmitInteger, MVT::i32, 0, 
/*124177*/        OPC_EmitInteger, MVT::i32, 0, 
/*124180*/        OPC_EmitInteger, MVT::i32, 0, 
/*124183*/        OPC_EmitInteger, MVT::i32, 0, 
/*124186*/        OPC_EmitInteger, MVT::i32, 0, 
/*124189*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124201*/        OPC_EmitInteger, MVT::i32, 1, 
/*124204*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124207*/        OPC_EmitInteger, MVT::i32, 0, 
/*124210*/        OPC_EmitInteger, MVT::i32, 0, 
/*124213*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*124232*/        OPC_EmitInteger, MVT::i32, 0, 
/*124235*/        OPC_EmitInteger, MVT::i32, 0, 
/*124238*/        OPC_EmitInteger, MVT::i32, 0, 
/*124241*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124253*/        OPC_EmitInteger, MVT::i32, 1, 
/*124256*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124259*/        OPC_EmitInteger, MVT::i32, 0, 
/*124262*/        OPC_EmitInteger, MVT::i32, 0, 
/*124265*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*124291*/      /*Scope*/ 36|128,1/*164*/, /*->124457*/
/*124293*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*124295*/        OPC_EmitInteger, MVT::i32, 0, 
/*124298*/        OPC_EmitInteger, MVT::i32, 0, 
/*124301*/        OPC_EmitInteger, MVT::i32, 1, 
/*124304*/        OPC_EmitInteger, MVT::i32, 0, 
/*124307*/        OPC_EmitInteger, MVT::i32, 0, 
/*124310*/        OPC_EmitInteger, MVT::i32, 0, 
/*124313*/        OPC_EmitInteger, MVT::i32, 0, 
/*124316*/        OPC_EmitInteger, MVT::i32, 0, 
/*124319*/        OPC_EmitInteger, MVT::i32, 0, 
/*124322*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124334*/        OPC_EmitInteger, MVT::i32, 1, 
/*124337*/        OPC_EmitInteger, MVT::i32, 0, 
/*124340*/        OPC_EmitInteger, MVT::i32, 0, 
/*124343*/        OPC_EmitInteger, MVT::i32, 0, 
/*124346*/        OPC_EmitInteger, MVT::i32, 0, 
/*124349*/        OPC_EmitInteger, MVT::i32, 0, 
/*124352*/        OPC_EmitInteger, MVT::i32, 0, 
/*124355*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124367*/        OPC_EmitInteger, MVT::i32, 1, 
/*124370*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124373*/        OPC_EmitInteger, MVT::i32, 0, 
/*124376*/        OPC_EmitInteger, MVT::i32, 0, 
/*124379*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*124398*/        OPC_EmitInteger, MVT::i32, 0, 
/*124401*/        OPC_EmitInteger, MVT::i32, 0, 
/*124404*/        OPC_EmitInteger, MVT::i32, 0, 
/*124407*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124419*/        OPC_EmitInteger, MVT::i32, 1, 
/*124422*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124425*/        OPC_EmitInteger, MVT::i32, 0, 
/*124428*/        OPC_EmitInteger, MVT::i32, 0, 
/*124431*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*124457*/      /*Scope*/ 13, /*->124471*/
/*124458*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124461*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124471*/      0, /*End of Scope*/
/*124472*/    /*SwitchType*/ 13, MVT::f64,// ->124487
/*124474*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124477*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124487*/    /*SwitchType*/ 13, MVT::f16,// ->124502
/*124489*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124492*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124502*/    0, // EndSwitchType
/*124503*/  /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(ISD::FABS),// ->124641
/*124507*/    OPC_RecordChild0, // #0 = $src
/*124508*/    OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->124548
/*124511*/      OPC_Scope, 24, /*->124537*/ // 2 children in Scope
/*124513*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124515*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*124522*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124529*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e64:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483647:i32))
/*124537*/      /*Scope*/ 9, /*->124547*/
/*124538*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*124540*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*124547*/      0, /*End of Scope*/
/*124548*/    /*SwitchType*/ 22, MVT::f16,// ->124572
/*124550*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124552*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*124557*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124564*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::f16, 2/*#Ops*/, 0, 2, 
                // Src: (fabs:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32767:i32))
/*124572*/    /*SwitchType*/ 66, MVT::f64,// ->124640
/*124574*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124576*/      OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*124579*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124582*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*124590*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124593*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124596*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*124604*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*124611*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*124618*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*124626*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124629*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e64:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483647:i32)), sub1:i32)
/*124640*/    0, // EndSwitchType
/*124641*/  /*SwitchOpcode*/ 125|128,4/*637*/, TARGET_VAL(ISD::FCOPYSIGN),// ->125282
/*124645*/    OPC_RecordChild0, // #0 = $src0
/*124646*/    OPC_RecordChild1, // #1 = $src1
/*124647*/    OPC_Scope, 121|128,2/*377*/, /*->125027*/ // 2 children in Scope
/*124650*/      OPC_CheckChild1Type, MVT::f32,
/*124652*/      OPC_SwitchType /*2 cases */, 13|128,1/*141*/, MVT::f32,// ->124797
/*124656*/        OPC_Scope, 25, /*->124683*/ // 2 children in Scope
/*124658*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124660*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*124667*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*124674*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*124683*/        /*Scope*/ 112, /*->124796*/
/*124684*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*124686*/          OPC_EmitInteger, MVT::i32, 0, 
/*124689*/          OPC_EmitInteger, MVT::i32, 0, 
/*124692*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*124699*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*124706*/          OPC_EmitInteger, MVT::i32, 0, 
/*124709*/          OPC_EmitInteger, MVT::i32, 0, 
/*124712*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124724*/          OPC_EmitInteger, MVT::i32, 0, 
/*124727*/          OPC_EmitInteger, MVT::i32, 0, 
/*124730*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124742*/          OPC_EmitInteger, MVT::i32, 0, 
/*124745*/          OPC_EmitInteger, MVT::i32, 0, 
/*124748*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124760*/          OPC_EmitInteger, MVT::i32, 1, 
/*124763*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124766*/          OPC_EmitInteger, MVT::i32, 0, 
/*124769*/          OPC_EmitInteger, MVT::i32, 0, 
/*124772*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*124796*/        0, /*End of Scope*/
/*124797*/      /*SwitchType*/ 98|128,1/*226*/, MVT::f64,// ->125026
/*124800*/        OPC_Scope, 67, /*->124869*/ // 2 children in Scope
/*124802*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124804*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*124807*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124810*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*124818*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124821*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*124828*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*124835*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124838*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*124846*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 1,  // Results = #10
/*124855*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124858*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 10, 11, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*124869*/        /*Scope*/ 26|128,1/*154*/, /*->125025*/
/*124871*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*124873*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*124876*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124879*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*124887*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124890*/          OPC_EmitInteger, MVT::i32, 0, 
/*124893*/          OPC_EmitInteger, MVT::i32, 0, 
/*124896*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*124903*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*124910*/          OPC_EmitInteger, MVT::i32, 0, 
/*124913*/          OPC_EmitInteger, MVT::i32, 0, 
/*124916*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124928*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124931*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*124939*/          OPC_EmitInteger, MVT::i32, 0, 
/*124942*/          OPC_EmitInteger, MVT::i32, 0, 
/*124945*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124957*/          OPC_EmitInteger, MVT::i32, 0, 
/*124960*/          OPC_EmitInteger, MVT::i32, 0, 
/*124963*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124975*/          OPC_EmitInteger, MVT::i32, 1, 
/*124978*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124981*/          OPC_EmitInteger, MVT::i32, 0, 
/*124984*/          OPC_EmitInteger, MVT::i32, 0, 
/*124987*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24,  // Results = #25
/*125011*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125014*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*125025*/        0, /*End of Scope*/
/*125026*/      0, // EndSwitchType
/*125027*/    /*Scope*/ 124|128,1/*252*/, /*->125281*/
/*125029*/      OPC_CheckChild1Type, MVT::f64,
/*125031*/      OPC_CheckType, MVT::f64,
/*125033*/      OPC_Scope, 78, /*->125113*/ // 2 children in Scope
/*125035*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125037*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*125040*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125043*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*125051*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125054*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125061*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*125068*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125071*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*125079*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125082*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*125090*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*125099*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125102*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*125113*/      /*Scope*/ 37|128,1/*165*/, /*->125280*/
/*125115*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*125117*/        OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*125120*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125123*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*125131*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125134*/        OPC_EmitInteger, MVT::i32, 0, 
/*125137*/        OPC_EmitInteger, MVT::i32, 0, 
/*125140*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125147*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*125154*/        OPC_EmitInteger, MVT::i32, 0, 
/*125157*/        OPC_EmitInteger, MVT::i32, 0, 
/*125160*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125172*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125175*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*125183*/        OPC_EmitInteger, MVT::i32, 0, 
/*125186*/        OPC_EmitInteger, MVT::i32, 0, 
/*125189*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125201*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125204*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*125212*/        OPC_EmitInteger, MVT::i32, 0, 
/*125215*/        OPC_EmitInteger, MVT::i32, 0, 
/*125218*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125230*/        OPC_EmitInteger, MVT::i32, 1, 
/*125233*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125236*/        OPC_EmitInteger, MVT::i32, 0, 
/*125239*/        OPC_EmitInteger, MVT::i32, 0, 
/*125242*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*125266*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125269*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*125280*/      0, /*End of Scope*/
/*125281*/    0, /*End of Scope*/
/*125282*/  /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->126007
/*125286*/    OPC_RecordChild0, // #0 = $src0
/*125287*/    OPC_RecordChild1, // #1 = $src1
/*125288*/    OPC_CheckType, MVT::f32,
/*125290*/    OPC_Scope, 100|128,1/*228*/, /*->125521*/ // 4 children in Scope
/*125293*/      OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*125295*/      OPC_EmitInteger, MVT::i32, 1, 
/*125298*/      OPC_EmitInteger, MVT::i32, 0, 
/*125301*/      OPC_EmitInteger, MVT::i32, 0, 
/*125304*/      OPC_EmitInteger, MVT::i32, 0, 
/*125307*/      OPC_EmitInteger, MVT::i32, 0, 
/*125310*/      OPC_EmitInteger, MVT::i32, 0, 
/*125313*/      OPC_EmitInteger, MVT::i32, 1, 
/*125316*/      OPC_EmitInteger, MVT::i32, 0, 
/*125319*/      OPC_EmitInteger, MVT::i32, 0, 
/*125322*/      OPC_EmitInteger, MVT::i32, 0, 
/*125325*/      OPC_EmitInteger, MVT::i32, 0, 
/*125328*/      OPC_EmitInteger, MVT::i32, 0, 
/*125331*/      OPC_EmitInteger, MVT::i32, 0, 
/*125334*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125346*/      OPC_EmitInteger, MVT::i32, 1, 
/*125349*/      OPC_EmitInteger, MVT::i32, 0, 
/*125352*/      OPC_EmitInteger, MVT::i32, 0, 
/*125355*/      OPC_EmitInteger, MVT::i32, 0, 
/*125358*/      OPC_EmitInteger, MVT::i32, 0, 
/*125361*/      OPC_EmitInteger, MVT::i32, 0, 
/*125364*/      OPC_EmitInteger, MVT::i32, 0, 
/*125367*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125379*/      OPC_EmitInteger, MVT::i32, 1, 
/*125382*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125385*/      OPC_EmitInteger, MVT::i32, 0, 
/*125388*/      OPC_EmitInteger, MVT::i32, 0, 
/*125391*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*125410*/      OPC_EmitInteger, MVT::i32, 0, 
/*125413*/      OPC_EmitInteger, MVT::i32, 0, 
/*125416*/      OPC_EmitInteger, MVT::i32, 0, 
/*125419*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125431*/      OPC_EmitInteger, MVT::i32, 1, 
/*125434*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125437*/      OPC_EmitInteger, MVT::i32, 0, 
/*125440*/      OPC_EmitInteger, MVT::i32, 0, 
/*125443*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*125469*/      OPC_EmitInteger, MVT::i32, 0, 
/*125472*/      OPC_EmitInteger, MVT::i32, 0, 
/*125475*/      OPC_EmitInteger, MVT::i32, 0, 
/*125478*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125490*/      OPC_EmitInteger, MVT::i32, 1, 
/*125493*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125496*/      OPC_EmitInteger, MVT::i32, 0, 
/*125499*/      OPC_EmitInteger, MVT::i32, 0, 
/*125502*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*125521*/    /*Scope*/ 100|128,1/*228*/, /*->125751*/
/*125523*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*125525*/      OPC_EmitInteger, MVT::i32, 1, 
/*125528*/      OPC_EmitInteger, MVT::i32, 0, 
/*125531*/      OPC_EmitInteger, MVT::i32, 0, 
/*125534*/      OPC_EmitInteger, MVT::i32, 0, 
/*125537*/      OPC_EmitInteger, MVT::i32, 0, 
/*125540*/      OPC_EmitInteger, MVT::i32, 0, 
/*125543*/      OPC_EmitInteger, MVT::i32, 1, 
/*125546*/      OPC_EmitInteger, MVT::i32, 0, 
/*125549*/      OPC_EmitInteger, MVT::i32, 0, 
/*125552*/      OPC_EmitInteger, MVT::i32, 0, 
/*125555*/      OPC_EmitInteger, MVT::i32, 0, 
/*125558*/      OPC_EmitInteger, MVT::i32, 0, 
/*125561*/      OPC_EmitInteger, MVT::i32, 0, 
/*125564*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125576*/      OPC_EmitInteger, MVT::i32, 1, 
/*125579*/      OPC_EmitInteger, MVT::i32, 0, 
/*125582*/      OPC_EmitInteger, MVT::i32, 0, 
/*125585*/      OPC_EmitInteger, MVT::i32, 0, 
/*125588*/      OPC_EmitInteger, MVT::i32, 0, 
/*125591*/      OPC_EmitInteger, MVT::i32, 0, 
/*125594*/      OPC_EmitInteger, MVT::i32, 0, 
/*125597*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125609*/      OPC_EmitInteger, MVT::i32, 1, 
/*125612*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125615*/      OPC_EmitInteger, MVT::i32, 0, 
/*125618*/      OPC_EmitInteger, MVT::i32, 0, 
/*125621*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*125640*/      OPC_EmitInteger, MVT::i32, 0, 
/*125643*/      OPC_EmitInteger, MVT::i32, 0, 
/*125646*/      OPC_EmitInteger, MVT::i32, 0, 
/*125649*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125661*/      OPC_EmitInteger, MVT::i32, 1, 
/*125664*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125667*/      OPC_EmitInteger, MVT::i32, 0, 
/*125670*/      OPC_EmitInteger, MVT::i32, 0, 
/*125673*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*125699*/      OPC_EmitInteger, MVT::i32, 0, 
/*125702*/      OPC_EmitInteger, MVT::i32, 0, 
/*125705*/      OPC_EmitInteger, MVT::i32, 0, 
/*125708*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125720*/      OPC_EmitInteger, MVT::i32, 1, 
/*125723*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125726*/      OPC_EmitInteger, MVT::i32, 0, 
/*125729*/      OPC_EmitInteger, MVT::i32, 0, 
/*125732*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*125751*/    /*Scope*/ 100|128,1/*228*/, /*->125981*/
/*125753*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasCaymanISA())
/*125755*/      OPC_EmitInteger, MVT::i32, 1, 
/*125758*/      OPC_EmitInteger, MVT::i32, 0, 
/*125761*/      OPC_EmitInteger, MVT::i32, 0, 
/*125764*/      OPC_EmitInteger, MVT::i32, 0, 
/*125767*/      OPC_EmitInteger, MVT::i32, 0, 
/*125770*/      OPC_EmitInteger, MVT::i32, 0, 
/*125773*/      OPC_EmitInteger, MVT::i32, 1, 
/*125776*/      OPC_EmitInteger, MVT::i32, 0, 
/*125779*/      OPC_EmitInteger, MVT::i32, 0, 
/*125782*/      OPC_EmitInteger, MVT::i32, 0, 
/*125785*/      OPC_EmitInteger, MVT::i32, 0, 
/*125788*/      OPC_EmitInteger, MVT::i32, 0, 
/*125791*/      OPC_EmitInteger, MVT::i32, 0, 
/*125794*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125806*/      OPC_EmitInteger, MVT::i32, 1, 
/*125809*/      OPC_EmitInteger, MVT::i32, 0, 
/*125812*/      OPC_EmitInteger, MVT::i32, 0, 
/*125815*/      OPC_EmitInteger, MVT::i32, 0, 
/*125818*/      OPC_EmitInteger, MVT::i32, 0, 
/*125821*/      OPC_EmitInteger, MVT::i32, 0, 
/*125824*/      OPC_EmitInteger, MVT::i32, 0, 
/*125827*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125839*/      OPC_EmitInteger, MVT::i32, 1, 
/*125842*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125845*/      OPC_EmitInteger, MVT::i32, 0, 
/*125848*/      OPC_EmitInteger, MVT::i32, 0, 
/*125851*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*125870*/      OPC_EmitInteger, MVT::i32, 0, 
/*125873*/      OPC_EmitInteger, MVT::i32, 0, 
/*125876*/      OPC_EmitInteger, MVT::i32, 0, 
/*125879*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125891*/      OPC_EmitInteger, MVT::i32, 1, 
/*125894*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125897*/      OPC_EmitInteger, MVT::i32, 0, 
/*125900*/      OPC_EmitInteger, MVT::i32, 0, 
/*125903*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*125929*/      OPC_EmitInteger, MVT::i32, 0, 
/*125932*/      OPC_EmitInteger, MVT::i32, 0, 
/*125935*/      OPC_EmitInteger, MVT::i32, 0, 
/*125938*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125950*/      OPC_EmitInteger, MVT::i32, 1, 
/*125953*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125956*/      OPC_EmitInteger, MVT::i32, 0, 
/*125959*/      OPC_EmitInteger, MVT::i32, 0, 
/*125962*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*125981*/    /*Scope*/ 24, /*->126006*/
/*125982*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125984*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*125991*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*125999*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i16 f32:f32:$src1, (V_LOG_F32_e32:i16 f32:f32:$src0)))
/*126006*/    0, /*End of Scope*/
/*126007*/  /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->126074
/*126010*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126011*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126012*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126013*/    OPC_RecordChild3, // #3 = physreg input VCC
/*126014*/    OPC_CheckChild3Type, MVT::i1,
/*126016*/    OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->126045
/*126019*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*126022*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*126025*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*126028*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*126031*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126045*/    /*SwitchType*/ 26, MVT::f64,// ->126073
/*126047*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*126050*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*126053*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*126056*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*126059*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126073*/    0, // EndSwitchType
/*126074*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMIN3),// ->126105
/*126077*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126078*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126079*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126080*/    OPC_CheckType, MVT::f32,
/*126082*/    OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126085*/    OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126088*/    OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126091*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126105*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMAX3),// ->126136
/*126108*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126109*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126110*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126111*/    OPC_CheckType, MVT::f32,
/*126113*/    OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126116*/    OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126119*/    OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126122*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126136*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMED3),// ->126167
/*126139*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126140*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126141*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126142*/    OPC_CheckType, MVT::f32,
/*126144*/    OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126147*/    OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126150*/    OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126153*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126167*/  /*SwitchOpcode*/ 80, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->126250
/*126170*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126171*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126172*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126173*/    OPC_SwitchType /*3 cases */, 23, MVT::f32,// ->126199
/*126176*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126179*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126182*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126185*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126199*/    /*SwitchType*/ 23, MVT::f64,// ->126224
/*126201*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126204*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126207*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126210*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126224*/    /*SwitchType*/ 23, MVT::f16,// ->126249
/*126226*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126229*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126232*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126235*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126249*/    0, // EndSwitchType
/*126250*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::FMUL_LEGACY),// ->126297
/*126253*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126254*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126255*/    OPC_CheckType, MVT::f32,
/*126257*/    OPC_Scope, 18, /*->126277*/ // 2 children in Scope
/*126259*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*126262*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*126265*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126277*/    /*Scope*/ 18, /*->126296*/
/*126278*/      OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*126281*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*126284*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126296*/    0, /*End of Scope*/
/*126297*/  /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::LDEXP),// ->126366
/*126300*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126301*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126302*/    OPC_CheckChild1Type, MVT::i32,
/*126304*/    OPC_SwitchType /*3 cases */, 18, MVT::f32,// ->126325
/*126307*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*126310*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*126313*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126325*/    /*SwitchType*/ 18, MVT::f16,// ->126345
/*126327*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*126330*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*126333*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126345*/    /*SwitchType*/ 18, MVT::f64,// ->126365
/*126347*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*126350*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*126353*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126365*/    0, // EndSwitchType
/*126366*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->126393
/*126369*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126370*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126371*/    OPC_CheckChild1Type, MVT::i32,
/*126373*/    OPC_CheckType, MVT::f64,
/*126375*/    OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*126378*/    OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*126381*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126393*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RCP_LEGACY),// ->126412
/*126396*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126397*/    OPC_CheckType, MVT::f32,
/*126399*/    OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126402*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrcp_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RCP_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126412*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->126431
/*126415*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126416*/    OPC_CheckType, MVT::f32,
/*126418*/    OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126421*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126431*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->126446
/*126434*/    OPC_RecordChild0, // #0 = $src0
/*126435*/    OPC_CheckChild0Type, MVT::i32,
/*126437*/    OPC_CheckType, MVT::f32,
/*126439*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*126446*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->126461
/*126449*/    OPC_RecordChild0, // #0 = $src0
/*126450*/    OPC_CheckChild0Type, MVT::i32,
/*126452*/    OPC_CheckType, MVT::f32,
/*126454*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*126461*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->126476
/*126464*/    OPC_RecordChild0, // #0 = $src0
/*126465*/    OPC_CheckChild0Type, MVT::i32,
/*126467*/    OPC_CheckType, MVT::f32,
/*126469*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*126476*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->126491
/*126479*/    OPC_RecordChild0, // #0 = $src0
/*126480*/    OPC_CheckChild0Type, MVT::i32,
/*126482*/    OPC_CheckType, MVT::f32,
/*126484*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*126491*/  /*SwitchOpcode*/ 15|128,12/*1551*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->128046
/*126495*/    OPC_RecordChild0, // #0 = $src
/*126496*/    OPC_RecordChild1, // #1 = $val
/*126497*/    OPC_Scope, 71, /*->126570*/ // 35 children in Scope
/*126499*/      OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*126500*/      OPC_SwitchType /*4 cases */, 15, MVT::v2i32,// ->126518
/*126503*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126505*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*126508*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*126518*/      /*SwitchType*/ 15, MVT::v4i32,// ->126535
/*126520*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126522*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*126525*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*126535*/      /*SwitchType*/ 15, MVT::v8i32,// ->126552
/*126537*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126539*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*126542*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*126552*/      /*SwitchType*/ 15, MVT::v16i32,// ->126569
/*126554*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126556*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*126559*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*126569*/      0, // EndSwitchType
/*126570*/    /*Scope*/ 104, /*->126675*/
/*126571*/      OPC_CheckChild2Integer, 0, 
/*126573*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->126608
/*126576*/        OPC_Scope, 14, /*->126592*/ // 2 children in Scope
/*126578*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126580*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*126583*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*126592*/        /*Scope*/ 14, /*->126607*/
/*126593*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126595*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*126598*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*126607*/        0, /*End of Scope*/
/*126608*/      /*SwitchType*/ 32, MVT::v2i32,// ->126642
/*126610*/        OPC_Scope, 14, /*->126626*/ // 2 children in Scope
/*126612*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126614*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*126617*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*126626*/        /*Scope*/ 14, /*->126641*/
/*126627*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126629*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*126632*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*126641*/        0, /*End of Scope*/
/*126642*/      /*SwitchType*/ 14, MVT::v8i32,// ->126658
/*126644*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126646*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*126649*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*126658*/      /*SwitchType*/ 14, MVT::v16i32,// ->126674
/*126660*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126662*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*126665*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*126674*/      0, // EndSwitchType
/*126675*/    /*Scope*/ 104, /*->126780*/
/*126676*/      OPC_CheckChild2Integer, 1, 
/*126678*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->126713
/*126681*/        OPC_Scope, 14, /*->126697*/ // 2 children in Scope
/*126683*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126685*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*126688*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*126697*/        /*Scope*/ 14, /*->126712*/
/*126698*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126700*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*126703*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*126712*/        0, /*End of Scope*/
/*126713*/      /*SwitchType*/ 32, MVT::v2i32,// ->126747
/*126715*/        OPC_Scope, 14, /*->126731*/ // 2 children in Scope
/*126717*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126719*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*126722*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*126731*/        /*Scope*/ 14, /*->126746*/
/*126732*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126734*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*126737*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*126746*/        0, /*End of Scope*/
/*126747*/      /*SwitchType*/ 14, MVT::v8i32,// ->126763
/*126749*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126751*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*126754*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*126763*/      /*SwitchType*/ 14, MVT::v16i32,// ->126779
/*126765*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126767*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*126770*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*126779*/      0, // EndSwitchType
/*126780*/    /*Scope*/ 86, /*->126867*/
/*126781*/      OPC_CheckChild2Integer, 2, 
/*126783*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->126818
/*126786*/        OPC_Scope, 14, /*->126802*/ // 2 children in Scope
/*126788*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126790*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*126793*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*126802*/        /*Scope*/ 14, /*->126817*/
/*126803*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126805*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*126808*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*126817*/        0, /*End of Scope*/
/*126818*/      /*SwitchType*/ 14, MVT::v2i32,// ->126834
/*126820*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126822*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*126825*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*126834*/      /*SwitchType*/ 14, MVT::v8i32,// ->126850
/*126836*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126838*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*126841*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*126850*/      /*SwitchType*/ 14, MVT::v16i32,// ->126866
/*126852*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126854*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*126857*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*126866*/      0, // EndSwitchType
/*126867*/    /*Scope*/ 70, /*->126938*/
/*126868*/      OPC_CheckChild2Integer, 3, 
/*126870*/      OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->126905
/*126873*/        OPC_Scope, 14, /*->126889*/ // 2 children in Scope
/*126875*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126877*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*126880*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*126889*/        /*Scope*/ 14, /*->126904*/
/*126890*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126892*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*126895*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*126904*/        0, /*End of Scope*/
/*126905*/      /*SwitchType*/ 14, MVT::v8i32,// ->126921
/*126907*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126909*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*126912*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*126921*/      /*SwitchType*/ 14, MVT::v16i32,// ->126937
/*126923*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126925*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*126928*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*126937*/      0, // EndSwitchType
/*126938*/    /*Scope*/ 36, /*->126975*/
/*126939*/      OPC_CheckChild2Integer, 4, 
/*126941*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->126958
/*126944*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126946*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*126949*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*126958*/      /*SwitchType*/ 14, MVT::v16i32,// ->126974
/*126960*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126962*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*126965*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*126974*/      0, // EndSwitchType
/*126975*/    /*Scope*/ 36, /*->127012*/
/*126976*/      OPC_CheckChild2Integer, 5, 
/*126978*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->126995
/*126981*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126983*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*126986*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*126995*/      /*SwitchType*/ 14, MVT::v16i32,// ->127011
/*126997*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126999*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*127002*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*127011*/      0, // EndSwitchType
/*127012*/    /*Scope*/ 36, /*->127049*/
/*127013*/      OPC_CheckChild2Integer, 6, 
/*127015*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->127032
/*127018*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127020*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*127023*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*127032*/      /*SwitchType*/ 14, MVT::v16i32,// ->127048
/*127034*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127036*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*127039*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*127048*/      0, // EndSwitchType
/*127049*/    /*Scope*/ 36, /*->127086*/
/*127050*/      OPC_CheckChild2Integer, 7, 
/*127052*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->127069
/*127055*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127057*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*127060*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*127069*/      /*SwitchType*/ 14, MVT::v16i32,// ->127085
/*127071*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127073*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*127076*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*127085*/      0, // EndSwitchType
/*127086*/    /*Scope*/ 18, /*->127105*/
/*127087*/      OPC_CheckChild2Integer, 8, 
/*127089*/      OPC_CheckType, MVT::v16i32,
/*127091*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127093*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*127096*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*127105*/    /*Scope*/ 18, /*->127124*/
/*127106*/      OPC_CheckChild2Integer, 9, 
/*127108*/      OPC_CheckType, MVT::v16i32,
/*127110*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127112*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*127115*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*127124*/    /*Scope*/ 18, /*->127143*/
/*127125*/      OPC_CheckChild2Integer, 10, 
/*127127*/      OPC_CheckType, MVT::v16i32,
/*127129*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127131*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*127134*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*127143*/    /*Scope*/ 18, /*->127162*/
/*127144*/      OPC_CheckChild2Integer, 11, 
/*127146*/      OPC_CheckType, MVT::v16i32,
/*127148*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127150*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*127153*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*127162*/    /*Scope*/ 18, /*->127181*/
/*127163*/      OPC_CheckChild2Integer, 12, 
/*127165*/      OPC_CheckType, MVT::v16i32,
/*127167*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127169*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*127172*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*127181*/    /*Scope*/ 18, /*->127200*/
/*127182*/      OPC_CheckChild2Integer, 13, 
/*127184*/      OPC_CheckType, MVT::v16i32,
/*127186*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127188*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*127191*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*127200*/    /*Scope*/ 18, /*->127219*/
/*127201*/      OPC_CheckChild2Integer, 14, 
/*127203*/      OPC_CheckType, MVT::v16i32,
/*127205*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127207*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*127210*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*127219*/    /*Scope*/ 18, /*->127238*/
/*127220*/      OPC_CheckChild2Integer, 15, 
/*127222*/      OPC_CheckType, MVT::v16i32,
/*127224*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127226*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*127229*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*127238*/    /*Scope*/ 106, /*->127345*/
/*127239*/      OPC_RecordChild2, // #2 = $index
/*127240*/      OPC_Scope, 30, /*->127272*/ // 5 children in Scope
/*127242*/        OPC_CheckChild2Type, MVT::i32,
/*127244*/        OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->127258
/*127247*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127249*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*127258*/        /*SwitchType*/ 11, MVT::v4i32,// ->127271
/*127260*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127262*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*127271*/        0, // EndSwitchType
/*127272*/      /*Scope*/ 17, /*->127290*/
/*127273*/        OPC_CheckType, MVT::v2f32,
/*127275*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127277*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127280*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*127290*/      /*Scope*/ 17, /*->127308*/
/*127291*/        OPC_CheckType, MVT::v4f32,
/*127293*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127295*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127298*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*127308*/      /*Scope*/ 17, /*->127326*/
/*127309*/        OPC_CheckType, MVT::v8f32,
/*127311*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127313*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127316*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*127326*/      /*Scope*/ 17, /*->127344*/
/*127327*/        OPC_CheckType, MVT::v16f32,
/*127329*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127331*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127334*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*127344*/      0, /*End of Scope*/
/*127345*/    /*Scope*/ 104, /*->127450*/
/*127346*/      OPC_CheckChild2Integer, 0, 
/*127348*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->127383
/*127351*/        OPC_Scope, 14, /*->127367*/ // 2 children in Scope
/*127353*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127355*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127358*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*127367*/        /*Scope*/ 14, /*->127382*/
/*127368*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127370*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127373*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*127382*/        0, /*End of Scope*/
/*127383*/      /*SwitchType*/ 32, MVT::v2f32,// ->127417
/*127385*/        OPC_Scope, 14, /*->127401*/ // 2 children in Scope
/*127387*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127389*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127392*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*127401*/        /*Scope*/ 14, /*->127416*/
/*127402*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127404*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127407*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*127416*/        0, /*End of Scope*/
/*127417*/      /*SwitchType*/ 14, MVT::v8f32,// ->127433
/*127419*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127421*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127424*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*127433*/      /*SwitchType*/ 14, MVT::v16f32,// ->127449
/*127435*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127437*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127440*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*127449*/      0, // EndSwitchType
/*127450*/    /*Scope*/ 104, /*->127555*/
/*127451*/      OPC_CheckChild2Integer, 1, 
/*127453*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->127488
/*127456*/        OPC_Scope, 14, /*->127472*/ // 2 children in Scope
/*127458*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127460*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127463*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*127472*/        /*Scope*/ 14, /*->127487*/
/*127473*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127475*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127478*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*127487*/        0, /*End of Scope*/
/*127488*/      /*SwitchType*/ 32, MVT::v2f32,// ->127522
/*127490*/        OPC_Scope, 14, /*->127506*/ // 2 children in Scope
/*127492*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127494*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127497*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*127506*/        /*Scope*/ 14, /*->127521*/
/*127507*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127509*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127512*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*127521*/        0, /*End of Scope*/
/*127522*/      /*SwitchType*/ 14, MVT::v8f32,// ->127538
/*127524*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127526*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127529*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*127538*/      /*SwitchType*/ 14, MVT::v16f32,// ->127554
/*127540*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127542*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127545*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*127554*/      0, // EndSwitchType
/*127555*/    /*Scope*/ 86, /*->127642*/
/*127556*/      OPC_CheckChild2Integer, 2, 
/*127558*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->127593
/*127561*/        OPC_Scope, 14, /*->127577*/ // 2 children in Scope
/*127563*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127565*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127568*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*127577*/        /*Scope*/ 14, /*->127592*/
/*127578*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127580*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127583*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*127592*/        0, /*End of Scope*/
/*127593*/      /*SwitchType*/ 14, MVT::v2f32,// ->127609
/*127595*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127597*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127600*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*127609*/      /*SwitchType*/ 14, MVT::v8f32,// ->127625
/*127611*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127613*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127616*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*127625*/      /*SwitchType*/ 14, MVT::v16f32,// ->127641
/*127627*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127629*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127632*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*127641*/      0, // EndSwitchType
/*127642*/    /*Scope*/ 70, /*->127713*/
/*127643*/      OPC_CheckChild2Integer, 3, 
/*127645*/      OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->127680
/*127648*/        OPC_Scope, 14, /*->127664*/ // 2 children in Scope
/*127650*/          OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127652*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127655*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*127664*/        /*Scope*/ 14, /*->127679*/
/*127665*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127667*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127670*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*127679*/        0, /*End of Scope*/
/*127680*/      /*SwitchType*/ 14, MVT::v8f32,// ->127696
/*127682*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127684*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127687*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*127696*/      /*SwitchType*/ 14, MVT::v16f32,// ->127712
/*127698*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127700*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127703*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*127712*/      0, // EndSwitchType
/*127713*/    /*Scope*/ 36, /*->127750*/
/*127714*/      OPC_CheckChild2Integer, 4, 
/*127716*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->127733
/*127719*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127721*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*127724*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*127733*/      /*SwitchType*/ 14, MVT::v16f32,// ->127749
/*127735*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127737*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*127740*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*127749*/      0, // EndSwitchType
/*127750*/    /*Scope*/ 36, /*->127787*/
/*127751*/      OPC_CheckChild2Integer, 5, 
/*127753*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->127770
/*127756*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127758*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*127761*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*127770*/      /*SwitchType*/ 14, MVT::v16f32,// ->127786
/*127772*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127774*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*127777*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*127786*/      0, // EndSwitchType
/*127787*/    /*Scope*/ 36, /*->127824*/
/*127788*/      OPC_CheckChild2Integer, 6, 
/*127790*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->127807
/*127793*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127795*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*127798*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*127807*/      /*SwitchType*/ 14, MVT::v16f32,// ->127823
/*127809*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127811*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*127814*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*127823*/      0, // EndSwitchType
/*127824*/    /*Scope*/ 36, /*->127861*/
/*127825*/      OPC_CheckChild2Integer, 7, 
/*127827*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->127844
/*127830*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127832*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*127835*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*127844*/      /*SwitchType*/ 14, MVT::v16f32,// ->127860
/*127846*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127848*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*127851*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*127860*/      0, // EndSwitchType
/*127861*/    /*Scope*/ 18, /*->127880*/
/*127862*/      OPC_CheckChild2Integer, 8, 
/*127864*/      OPC_CheckType, MVT::v16f32,
/*127866*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127868*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*127871*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*127880*/    /*Scope*/ 18, /*->127899*/
/*127881*/      OPC_CheckChild2Integer, 9, 
/*127883*/      OPC_CheckType, MVT::v16f32,
/*127885*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127887*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*127890*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*127899*/    /*Scope*/ 18, /*->127918*/
/*127900*/      OPC_CheckChild2Integer, 10, 
/*127902*/      OPC_CheckType, MVT::v16f32,
/*127904*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127906*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*127909*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*127918*/    /*Scope*/ 18, /*->127937*/
/*127919*/      OPC_CheckChild2Integer, 11, 
/*127921*/      OPC_CheckType, MVT::v16f32,
/*127923*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127925*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*127928*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*127937*/    /*Scope*/ 18, /*->127956*/
/*127938*/      OPC_CheckChild2Integer, 12, 
/*127940*/      OPC_CheckType, MVT::v16f32,
/*127942*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127944*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*127947*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*127956*/    /*Scope*/ 18, /*->127975*/
/*127957*/      OPC_CheckChild2Integer, 13, 
/*127959*/      OPC_CheckType, MVT::v16f32,
/*127961*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127963*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*127966*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*127975*/    /*Scope*/ 18, /*->127994*/
/*127976*/      OPC_CheckChild2Integer, 14, 
/*127978*/      OPC_CheckType, MVT::v16f32,
/*127980*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127982*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*127985*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*127994*/    /*Scope*/ 18, /*->128013*/
/*127995*/      OPC_CheckChild2Integer, 15, 
/*127997*/      OPC_CheckType, MVT::v16f32,
/*127999*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128001*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*128004*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*128013*/    /*Scope*/ 31, /*->128045*/
/*128014*/      OPC_RecordChild2, // #2 = $index
/*128015*/      OPC_CheckChild2Type, MVT::i32,
/*128017*/      OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->128031
/*128020*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128022*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*128031*/      /*SwitchType*/ 11, MVT::v4f32,// ->128044
/*128033*/        OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128035*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*128044*/      0, // EndSwitchType
/*128045*/    0, /*End of Scope*/
/*128046*/  /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->130450
/*128050*/    OPC_Scope, 88|128,1/*216*/, /*->128269*/ // 11 children in Scope
/*128053*/      OPC_CheckChild0Integer, 0, 
/*128055*/      OPC_CheckChild0Type, MVT::i32,
/*128057*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*128058*/      OPC_CheckChild1Type, MVT::v4f32,
/*128060*/      OPC_RecordChild2, // #1 = $srcx
/*128061*/      OPC_MoveChild2,
/*128062*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128065*/      OPC_CheckType, MVT::i32,
/*128067*/      OPC_MoveParent,
/*128068*/      OPC_RecordChild3, // #2 = $srcy
/*128069*/      OPC_MoveChild3,
/*128070*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128073*/      OPC_CheckType, MVT::i32,
/*128075*/      OPC_MoveParent,
/*128076*/      OPC_RecordChild4, // #3 = $srcz
/*128077*/      OPC_MoveChild4,
/*128078*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128081*/      OPC_CheckType, MVT::i32,
/*128083*/      OPC_MoveParent,
/*128084*/      OPC_RecordChild5, // #4 = $srcw
/*128085*/      OPC_MoveChild5,
/*128086*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128089*/      OPC_CheckType, MVT::i32,
/*128091*/      OPC_MoveParent,
/*128092*/      OPC_RecordChild6, // #5 = $offsetx
/*128093*/      OPC_MoveChild6,
/*128094*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128097*/      OPC_CheckType, MVT::i32,
/*128099*/      OPC_MoveParent,
/*128100*/      OPC_RecordChild7, // #6 = $offsety
/*128101*/      OPC_MoveChild7,
/*128102*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128105*/      OPC_CheckType, MVT::i32,
/*128107*/      OPC_MoveParent,
/*128108*/      OPC_MoveChild, 8,
/*128110*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128113*/      OPC_RecordNode, // #7 = $offsetz
/*128114*/      OPC_CheckType, MVT::i32,
/*128116*/      OPC_MoveParent,
/*128117*/      OPC_MoveChild, 9,
/*128119*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128122*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*128123*/      OPC_CheckType, MVT::i32,
/*128125*/      OPC_MoveParent,
/*128126*/      OPC_MoveChild, 10,
/*128128*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128131*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*128132*/      OPC_CheckType, MVT::i32,
/*128134*/      OPC_MoveParent,
/*128135*/      OPC_MoveChild, 11,
/*128137*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128140*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*128141*/      OPC_CheckType, MVT::i32,
/*128143*/      OPC_MoveParent,
/*128144*/      OPC_MoveChild, 12,
/*128146*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128149*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*128150*/      OPC_CheckType, MVT::i32,
/*128152*/      OPC_MoveParent,
/*128153*/      OPC_MoveChild, 13,
/*128155*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128158*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*128159*/      OPC_CheckType, MVT::i32,
/*128161*/      OPC_MoveParent,
/*128162*/      OPC_MoveChild, 14,
/*128164*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128167*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*128168*/      OPC_CheckType, MVT::i32,
/*128170*/      OPC_MoveParent,
/*128171*/      OPC_MoveChild, 15,
/*128173*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128176*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*128177*/      OPC_CheckType, MVT::i32,
/*128179*/      OPC_MoveParent,
/*128180*/      OPC_MoveChild, 16,
/*128182*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128185*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*128186*/      OPC_CheckType, MVT::i32,
/*128188*/      OPC_MoveParent,
/*128189*/      OPC_MoveChild, 17,
/*128191*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128194*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*128195*/      OPC_CheckType, MVT::i32,
/*128197*/      OPC_MoveParent,
/*128198*/      OPC_MoveChild, 18,
/*128200*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128203*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*128204*/      OPC_CheckType, MVT::i32,
/*128206*/      OPC_MoveParent,
/*128207*/      OPC_CheckType, MVT::v4f32,
/*128209*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128211*/      OPC_EmitConvertToTarget, 1,
/*128213*/      OPC_EmitConvertToTarget, 2,
/*128215*/      OPC_EmitConvertToTarget, 3,
/*128217*/      OPC_EmitConvertToTarget, 4,
/*128219*/      OPC_EmitConvertToTarget, 5,
/*128221*/      OPC_EmitConvertToTarget, 6,
/*128223*/      OPC_EmitConvertToTarget, 7,
/*128225*/      OPC_EmitConvertToTarget, 8,
/*128227*/      OPC_EmitConvertToTarget, 9,
/*128229*/      OPC_EmitConvertToTarget, 10,
/*128231*/      OPC_EmitConvertToTarget, 11,
/*128233*/      OPC_EmitConvertToTarget, 12,
/*128235*/      OPC_EmitConvertToTarget, 13,
/*128237*/      OPC_EmitConvertToTarget, 14,
/*128239*/      OPC_EmitConvertToTarget, 15,
/*128241*/      OPC_EmitConvertToTarget, 16,
/*128243*/      OPC_EmitConvertToTarget, 17,
/*128245*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*128269*/    /*Scope*/ 88|128,1/*216*/, /*->128487*/
/*128271*/      OPC_CheckChild0Integer, 1, 
/*128273*/      OPC_CheckChild0Type, MVT::i32,
/*128275*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*128276*/      OPC_CheckChild1Type, MVT::v4f32,
/*128278*/      OPC_RecordChild2, // #1 = $srcx
/*128279*/      OPC_MoveChild2,
/*128280*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128283*/      OPC_CheckType, MVT::i32,
/*128285*/      OPC_MoveParent,
/*128286*/      OPC_RecordChild3, // #2 = $srcy
/*128287*/      OPC_MoveChild3,
/*128288*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128291*/      OPC_CheckType, MVT::i32,
/*128293*/      OPC_MoveParent,
/*128294*/      OPC_RecordChild4, // #3 = $srcz
/*128295*/      OPC_MoveChild4,
/*128296*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128299*/      OPC_CheckType, MVT::i32,
/*128301*/      OPC_MoveParent,
/*128302*/      OPC_RecordChild5, // #4 = $srcw
/*128303*/      OPC_MoveChild5,
/*128304*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128307*/      OPC_CheckType, MVT::i32,
/*128309*/      OPC_MoveParent,
/*128310*/      OPC_RecordChild6, // #5 = $offsetx
/*128311*/      OPC_MoveChild6,
/*128312*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128315*/      OPC_CheckType, MVT::i32,
/*128317*/      OPC_MoveParent,
/*128318*/      OPC_RecordChild7, // #6 = $offsety
/*128319*/      OPC_MoveChild7,
/*128320*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128323*/      OPC_CheckType, MVT::i32,
/*128325*/      OPC_MoveParent,
/*128326*/      OPC_MoveChild, 8,
/*128328*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128331*/      OPC_RecordNode, // #7 = $offsetz
/*128332*/      OPC_CheckType, MVT::i32,
/*128334*/      OPC_MoveParent,
/*128335*/      OPC_MoveChild, 9,
/*128337*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128340*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*128341*/      OPC_CheckType, MVT::i32,
/*128343*/      OPC_MoveParent,
/*128344*/      OPC_MoveChild, 10,
/*128346*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128349*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*128350*/      OPC_CheckType, MVT::i32,
/*128352*/      OPC_MoveParent,
/*128353*/      OPC_MoveChild, 11,
/*128355*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128358*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*128359*/      OPC_CheckType, MVT::i32,
/*128361*/      OPC_MoveParent,
/*128362*/      OPC_MoveChild, 12,
/*128364*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128367*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*128368*/      OPC_CheckType, MVT::i32,
/*128370*/      OPC_MoveParent,
/*128371*/      OPC_MoveChild, 13,
/*128373*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128376*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*128377*/      OPC_CheckType, MVT::i32,
/*128379*/      OPC_MoveParent,
/*128380*/      OPC_MoveChild, 14,
/*128382*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128385*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*128386*/      OPC_CheckType, MVT::i32,
/*128388*/      OPC_MoveParent,
/*128389*/      OPC_MoveChild, 15,
/*128391*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128394*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*128395*/      OPC_CheckType, MVT::i32,
/*128397*/      OPC_MoveParent,
/*128398*/      OPC_MoveChild, 16,
/*128400*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128403*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*128404*/      OPC_CheckType, MVT::i32,
/*128406*/      OPC_MoveParent,
/*128407*/      OPC_MoveChild, 17,
/*128409*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128412*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*128413*/      OPC_CheckType, MVT::i32,
/*128415*/      OPC_MoveParent,
/*128416*/      OPC_MoveChild, 18,
/*128418*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128421*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*128422*/      OPC_CheckType, MVT::i32,
/*128424*/      OPC_MoveParent,
/*128425*/      OPC_CheckType, MVT::v4f32,
/*128427*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128429*/      OPC_EmitConvertToTarget, 1,
/*128431*/      OPC_EmitConvertToTarget, 2,
/*128433*/      OPC_EmitConvertToTarget, 3,
/*128435*/      OPC_EmitConvertToTarget, 4,
/*128437*/      OPC_EmitConvertToTarget, 5,
/*128439*/      OPC_EmitConvertToTarget, 6,
/*128441*/      OPC_EmitConvertToTarget, 7,
/*128443*/      OPC_EmitConvertToTarget, 8,
/*128445*/      OPC_EmitConvertToTarget, 9,
/*128447*/      OPC_EmitConvertToTarget, 10,
/*128449*/      OPC_EmitConvertToTarget, 11,
/*128451*/      OPC_EmitConvertToTarget, 12,
/*128453*/      OPC_EmitConvertToTarget, 13,
/*128455*/      OPC_EmitConvertToTarget, 14,
/*128457*/      OPC_EmitConvertToTarget, 15,
/*128459*/      OPC_EmitConvertToTarget, 16,
/*128461*/      OPC_EmitConvertToTarget, 17,
/*128463*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*128487*/    /*Scope*/ 88|128,1/*216*/, /*->128705*/
/*128489*/      OPC_CheckChild0Integer, 2, 
/*128491*/      OPC_CheckChild0Type, MVT::i32,
/*128493*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*128494*/      OPC_CheckChild1Type, MVT::v4f32,
/*128496*/      OPC_RecordChild2, // #1 = $srcx
/*128497*/      OPC_MoveChild2,
/*128498*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128501*/      OPC_CheckType, MVT::i32,
/*128503*/      OPC_MoveParent,
/*128504*/      OPC_RecordChild3, // #2 = $srcy
/*128505*/      OPC_MoveChild3,
/*128506*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128509*/      OPC_CheckType, MVT::i32,
/*128511*/      OPC_MoveParent,
/*128512*/      OPC_RecordChild4, // #3 = $srcz
/*128513*/      OPC_MoveChild4,
/*128514*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128517*/      OPC_CheckType, MVT::i32,
/*128519*/      OPC_MoveParent,
/*128520*/      OPC_RecordChild5, // #4 = $srcw
/*128521*/      OPC_MoveChild5,
/*128522*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128525*/      OPC_CheckType, MVT::i32,
/*128527*/      OPC_MoveParent,
/*128528*/      OPC_RecordChild6, // #5 = $offsetx
/*128529*/      OPC_MoveChild6,
/*128530*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128533*/      OPC_CheckType, MVT::i32,
/*128535*/      OPC_MoveParent,
/*128536*/      OPC_RecordChild7, // #6 = $offsety
/*128537*/      OPC_MoveChild7,
/*128538*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128541*/      OPC_CheckType, MVT::i32,
/*128543*/      OPC_MoveParent,
/*128544*/      OPC_MoveChild, 8,
/*128546*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128549*/      OPC_RecordNode, // #7 = $offsetz
/*128550*/      OPC_CheckType, MVT::i32,
/*128552*/      OPC_MoveParent,
/*128553*/      OPC_MoveChild, 9,
/*128555*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128558*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*128559*/      OPC_CheckType, MVT::i32,
/*128561*/      OPC_MoveParent,
/*128562*/      OPC_MoveChild, 10,
/*128564*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128567*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*128568*/      OPC_CheckType, MVT::i32,
/*128570*/      OPC_MoveParent,
/*128571*/      OPC_MoveChild, 11,
/*128573*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128576*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*128577*/      OPC_CheckType, MVT::i32,
/*128579*/      OPC_MoveParent,
/*128580*/      OPC_MoveChild, 12,
/*128582*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128585*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*128586*/      OPC_CheckType, MVT::i32,
/*128588*/      OPC_MoveParent,
/*128589*/      OPC_MoveChild, 13,
/*128591*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128594*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*128595*/      OPC_CheckType, MVT::i32,
/*128597*/      OPC_MoveParent,
/*128598*/      OPC_MoveChild, 14,
/*128600*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128603*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*128604*/      OPC_CheckType, MVT::i32,
/*128606*/      OPC_MoveParent,
/*128607*/      OPC_MoveChild, 15,
/*128609*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128612*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*128613*/      OPC_CheckType, MVT::i32,
/*128615*/      OPC_MoveParent,
/*128616*/      OPC_MoveChild, 16,
/*128618*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128621*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*128622*/      OPC_CheckType, MVT::i32,
/*128624*/      OPC_MoveParent,
/*128625*/      OPC_MoveChild, 17,
/*128627*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128630*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*128631*/      OPC_CheckType, MVT::i32,
/*128633*/      OPC_MoveParent,
/*128634*/      OPC_MoveChild, 18,
/*128636*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128639*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*128640*/      OPC_CheckType, MVT::i32,
/*128642*/      OPC_MoveParent,
/*128643*/      OPC_CheckType, MVT::v4f32,
/*128645*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128647*/      OPC_EmitConvertToTarget, 1,
/*128649*/      OPC_EmitConvertToTarget, 2,
/*128651*/      OPC_EmitConvertToTarget, 3,
/*128653*/      OPC_EmitConvertToTarget, 4,
/*128655*/      OPC_EmitConvertToTarget, 5,
/*128657*/      OPC_EmitConvertToTarget, 6,
/*128659*/      OPC_EmitConvertToTarget, 7,
/*128661*/      OPC_EmitConvertToTarget, 8,
/*128663*/      OPC_EmitConvertToTarget, 9,
/*128665*/      OPC_EmitConvertToTarget, 10,
/*128667*/      OPC_EmitConvertToTarget, 11,
/*128669*/      OPC_EmitConvertToTarget, 12,
/*128671*/      OPC_EmitConvertToTarget, 13,
/*128673*/      OPC_EmitConvertToTarget, 14,
/*128675*/      OPC_EmitConvertToTarget, 15,
/*128677*/      OPC_EmitConvertToTarget, 16,
/*128679*/      OPC_EmitConvertToTarget, 17,
/*128681*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*128705*/    /*Scope*/ 88|128,1/*216*/, /*->128923*/
/*128707*/      OPC_CheckChild0Integer, 3, 
/*128709*/      OPC_CheckChild0Type, MVT::i32,
/*128711*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*128712*/      OPC_CheckChild1Type, MVT::v4f32,
/*128714*/      OPC_RecordChild2, // #1 = $srcx
/*128715*/      OPC_MoveChild2,
/*128716*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128719*/      OPC_CheckType, MVT::i32,
/*128721*/      OPC_MoveParent,
/*128722*/      OPC_RecordChild3, // #2 = $srcy
/*128723*/      OPC_MoveChild3,
/*128724*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128727*/      OPC_CheckType, MVT::i32,
/*128729*/      OPC_MoveParent,
/*128730*/      OPC_RecordChild4, // #3 = $srcz
/*128731*/      OPC_MoveChild4,
/*128732*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128735*/      OPC_CheckType, MVT::i32,
/*128737*/      OPC_MoveParent,
/*128738*/      OPC_RecordChild5, // #4 = $srcw
/*128739*/      OPC_MoveChild5,
/*128740*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128743*/      OPC_CheckType, MVT::i32,
/*128745*/      OPC_MoveParent,
/*128746*/      OPC_RecordChild6, // #5 = $offsetx
/*128747*/      OPC_MoveChild6,
/*128748*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128751*/      OPC_CheckType, MVT::i32,
/*128753*/      OPC_MoveParent,
/*128754*/      OPC_RecordChild7, // #6 = $offsety
/*128755*/      OPC_MoveChild7,
/*128756*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128759*/      OPC_CheckType, MVT::i32,
/*128761*/      OPC_MoveParent,
/*128762*/      OPC_MoveChild, 8,
/*128764*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128767*/      OPC_RecordNode, // #7 = $offsetz
/*128768*/      OPC_CheckType, MVT::i32,
/*128770*/      OPC_MoveParent,
/*128771*/      OPC_MoveChild, 9,
/*128773*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128776*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*128777*/      OPC_CheckType, MVT::i32,
/*128779*/      OPC_MoveParent,
/*128780*/      OPC_MoveChild, 10,
/*128782*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128785*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*128786*/      OPC_CheckType, MVT::i32,
/*128788*/      OPC_MoveParent,
/*128789*/      OPC_MoveChild, 11,
/*128791*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128794*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*128795*/      OPC_CheckType, MVT::i32,
/*128797*/      OPC_MoveParent,
/*128798*/      OPC_MoveChild, 12,
/*128800*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128803*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*128804*/      OPC_CheckType, MVT::i32,
/*128806*/      OPC_MoveParent,
/*128807*/      OPC_MoveChild, 13,
/*128809*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128812*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*128813*/      OPC_CheckType, MVT::i32,
/*128815*/      OPC_MoveParent,
/*128816*/      OPC_MoveChild, 14,
/*128818*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128821*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*128822*/      OPC_CheckType, MVT::i32,
/*128824*/      OPC_MoveParent,
/*128825*/      OPC_MoveChild, 15,
/*128827*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128830*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*128831*/      OPC_CheckType, MVT::i32,
/*128833*/      OPC_MoveParent,
/*128834*/      OPC_MoveChild, 16,
/*128836*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128839*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*128840*/      OPC_CheckType, MVT::i32,
/*128842*/      OPC_MoveParent,
/*128843*/      OPC_MoveChild, 17,
/*128845*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128848*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*128849*/      OPC_CheckType, MVT::i32,
/*128851*/      OPC_MoveParent,
/*128852*/      OPC_MoveChild, 18,
/*128854*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128857*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*128858*/      OPC_CheckType, MVT::i32,
/*128860*/      OPC_MoveParent,
/*128861*/      OPC_CheckType, MVT::v4f32,
/*128863*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128865*/      OPC_EmitConvertToTarget, 1,
/*128867*/      OPC_EmitConvertToTarget, 2,
/*128869*/      OPC_EmitConvertToTarget, 3,
/*128871*/      OPC_EmitConvertToTarget, 4,
/*128873*/      OPC_EmitConvertToTarget, 5,
/*128875*/      OPC_EmitConvertToTarget, 6,
/*128877*/      OPC_EmitConvertToTarget, 7,
/*128879*/      OPC_EmitConvertToTarget, 8,
/*128881*/      OPC_EmitConvertToTarget, 9,
/*128883*/      OPC_EmitConvertToTarget, 10,
/*128885*/      OPC_EmitConvertToTarget, 11,
/*128887*/      OPC_EmitConvertToTarget, 12,
/*128889*/      OPC_EmitConvertToTarget, 13,
/*128891*/      OPC_EmitConvertToTarget, 14,
/*128893*/      OPC_EmitConvertToTarget, 15,
/*128895*/      OPC_EmitConvertToTarget, 16,
/*128897*/      OPC_EmitConvertToTarget, 17,
/*128899*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*128923*/    /*Scope*/ 88|128,1/*216*/, /*->129141*/
/*128925*/      OPC_CheckChild0Integer, 4, 
/*128927*/      OPC_CheckChild0Type, MVT::i32,
/*128929*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*128930*/      OPC_CheckChild1Type, MVT::v4f32,
/*128932*/      OPC_RecordChild2, // #1 = $srcx
/*128933*/      OPC_MoveChild2,
/*128934*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128937*/      OPC_CheckType, MVT::i32,
/*128939*/      OPC_MoveParent,
/*128940*/      OPC_RecordChild3, // #2 = $srcy
/*128941*/      OPC_MoveChild3,
/*128942*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128945*/      OPC_CheckType, MVT::i32,
/*128947*/      OPC_MoveParent,
/*128948*/      OPC_RecordChild4, // #3 = $srcz
/*128949*/      OPC_MoveChild4,
/*128950*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128953*/      OPC_CheckType, MVT::i32,
/*128955*/      OPC_MoveParent,
/*128956*/      OPC_RecordChild5, // #4 = $srcw
/*128957*/      OPC_MoveChild5,
/*128958*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128961*/      OPC_CheckType, MVT::i32,
/*128963*/      OPC_MoveParent,
/*128964*/      OPC_RecordChild6, // #5 = $offsetx
/*128965*/      OPC_MoveChild6,
/*128966*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128969*/      OPC_CheckType, MVT::i32,
/*128971*/      OPC_MoveParent,
/*128972*/      OPC_RecordChild7, // #6 = $offsety
/*128973*/      OPC_MoveChild7,
/*128974*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128977*/      OPC_CheckType, MVT::i32,
/*128979*/      OPC_MoveParent,
/*128980*/      OPC_MoveChild, 8,
/*128982*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128985*/      OPC_RecordNode, // #7 = $offsetz
/*128986*/      OPC_CheckType, MVT::i32,
/*128988*/      OPC_MoveParent,
/*128989*/      OPC_MoveChild, 9,
/*128991*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128994*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*128995*/      OPC_CheckType, MVT::i32,
/*128997*/      OPC_MoveParent,
/*128998*/      OPC_MoveChild, 10,
/*129000*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129003*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129004*/      OPC_CheckType, MVT::i32,
/*129006*/      OPC_MoveParent,
/*129007*/      OPC_MoveChild, 11,
/*129009*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129012*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129013*/      OPC_CheckType, MVT::i32,
/*129015*/      OPC_MoveParent,
/*129016*/      OPC_MoveChild, 12,
/*129018*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129021*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129022*/      OPC_CheckType, MVT::i32,
/*129024*/      OPC_MoveParent,
/*129025*/      OPC_MoveChild, 13,
/*129027*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129030*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129031*/      OPC_CheckType, MVT::i32,
/*129033*/      OPC_MoveParent,
/*129034*/      OPC_MoveChild, 14,
/*129036*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129039*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129040*/      OPC_CheckType, MVT::i32,
/*129042*/      OPC_MoveParent,
/*129043*/      OPC_MoveChild, 15,
/*129045*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129048*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129049*/      OPC_CheckType, MVT::i32,
/*129051*/      OPC_MoveParent,
/*129052*/      OPC_MoveChild, 16,
/*129054*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129057*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129058*/      OPC_CheckType, MVT::i32,
/*129060*/      OPC_MoveParent,
/*129061*/      OPC_MoveChild, 17,
/*129063*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129066*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129067*/      OPC_CheckType, MVT::i32,
/*129069*/      OPC_MoveParent,
/*129070*/      OPC_MoveChild, 18,
/*129072*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129075*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129076*/      OPC_CheckType, MVT::i32,
/*129078*/      OPC_MoveParent,
/*129079*/      OPC_CheckType, MVT::v4f32,
/*129081*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129083*/      OPC_EmitConvertToTarget, 1,
/*129085*/      OPC_EmitConvertToTarget, 2,
/*129087*/      OPC_EmitConvertToTarget, 3,
/*129089*/      OPC_EmitConvertToTarget, 4,
/*129091*/      OPC_EmitConvertToTarget, 5,
/*129093*/      OPC_EmitConvertToTarget, 6,
/*129095*/      OPC_EmitConvertToTarget, 7,
/*129097*/      OPC_EmitConvertToTarget, 8,
/*129099*/      OPC_EmitConvertToTarget, 9,
/*129101*/      OPC_EmitConvertToTarget, 10,
/*129103*/      OPC_EmitConvertToTarget, 11,
/*129105*/      OPC_EmitConvertToTarget, 12,
/*129107*/      OPC_EmitConvertToTarget, 13,
/*129109*/      OPC_EmitConvertToTarget, 14,
/*129111*/      OPC_EmitConvertToTarget, 15,
/*129113*/      OPC_EmitConvertToTarget, 16,
/*129115*/      OPC_EmitConvertToTarget, 17,
/*129117*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129141*/    /*Scope*/ 88|128,1/*216*/, /*->129359*/
/*129143*/      OPC_CheckChild0Integer, 5, 
/*129145*/      OPC_CheckChild0Type, MVT::i32,
/*129147*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129148*/      OPC_CheckChild1Type, MVT::v4f32,
/*129150*/      OPC_RecordChild2, // #1 = $srcx
/*129151*/      OPC_MoveChild2,
/*129152*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129155*/      OPC_CheckType, MVT::i32,
/*129157*/      OPC_MoveParent,
/*129158*/      OPC_RecordChild3, // #2 = $srcy
/*129159*/      OPC_MoveChild3,
/*129160*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129163*/      OPC_CheckType, MVT::i32,
/*129165*/      OPC_MoveParent,
/*129166*/      OPC_RecordChild4, // #3 = $srcz
/*129167*/      OPC_MoveChild4,
/*129168*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129171*/      OPC_CheckType, MVT::i32,
/*129173*/      OPC_MoveParent,
/*129174*/      OPC_RecordChild5, // #4 = $srcw
/*129175*/      OPC_MoveChild5,
/*129176*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129179*/      OPC_CheckType, MVT::i32,
/*129181*/      OPC_MoveParent,
/*129182*/      OPC_RecordChild6, // #5 = $offsetx
/*129183*/      OPC_MoveChild6,
/*129184*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129187*/      OPC_CheckType, MVT::i32,
/*129189*/      OPC_MoveParent,
/*129190*/      OPC_RecordChild7, // #6 = $offsety
/*129191*/      OPC_MoveChild7,
/*129192*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129195*/      OPC_CheckType, MVT::i32,
/*129197*/      OPC_MoveParent,
/*129198*/      OPC_MoveChild, 8,
/*129200*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129203*/      OPC_RecordNode, // #7 = $offsetz
/*129204*/      OPC_CheckType, MVT::i32,
/*129206*/      OPC_MoveParent,
/*129207*/      OPC_MoveChild, 9,
/*129209*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129212*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129213*/      OPC_CheckType, MVT::i32,
/*129215*/      OPC_MoveParent,
/*129216*/      OPC_MoveChild, 10,
/*129218*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129221*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129222*/      OPC_CheckType, MVT::i32,
/*129224*/      OPC_MoveParent,
/*129225*/      OPC_MoveChild, 11,
/*129227*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129230*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129231*/      OPC_CheckType, MVT::i32,
/*129233*/      OPC_MoveParent,
/*129234*/      OPC_MoveChild, 12,
/*129236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129239*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129240*/      OPC_CheckType, MVT::i32,
/*129242*/      OPC_MoveParent,
/*129243*/      OPC_MoveChild, 13,
/*129245*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129248*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129249*/      OPC_CheckType, MVT::i32,
/*129251*/      OPC_MoveParent,
/*129252*/      OPC_MoveChild, 14,
/*129254*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129257*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129258*/      OPC_CheckType, MVT::i32,
/*129260*/      OPC_MoveParent,
/*129261*/      OPC_MoveChild, 15,
/*129263*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129266*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129267*/      OPC_CheckType, MVT::i32,
/*129269*/      OPC_MoveParent,
/*129270*/      OPC_MoveChild, 16,
/*129272*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129275*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129276*/      OPC_CheckType, MVT::i32,
/*129278*/      OPC_MoveParent,
/*129279*/      OPC_MoveChild, 17,
/*129281*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129284*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129285*/      OPC_CheckType, MVT::i32,
/*129287*/      OPC_MoveParent,
/*129288*/      OPC_MoveChild, 18,
/*129290*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129293*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129294*/      OPC_CheckType, MVT::i32,
/*129296*/      OPC_MoveParent,
/*129297*/      OPC_CheckType, MVT::v4f32,
/*129299*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129301*/      OPC_EmitConvertToTarget, 1,
/*129303*/      OPC_EmitConvertToTarget, 2,
/*129305*/      OPC_EmitConvertToTarget, 3,
/*129307*/      OPC_EmitConvertToTarget, 4,
/*129309*/      OPC_EmitConvertToTarget, 5,
/*129311*/      OPC_EmitConvertToTarget, 6,
/*129313*/      OPC_EmitConvertToTarget, 7,
/*129315*/      OPC_EmitConvertToTarget, 8,
/*129317*/      OPC_EmitConvertToTarget, 9,
/*129319*/      OPC_EmitConvertToTarget, 10,
/*129321*/      OPC_EmitConvertToTarget, 11,
/*129323*/      OPC_EmitConvertToTarget, 12,
/*129325*/      OPC_EmitConvertToTarget, 13,
/*129327*/      OPC_EmitConvertToTarget, 14,
/*129329*/      OPC_EmitConvertToTarget, 15,
/*129331*/      OPC_EmitConvertToTarget, 16,
/*129333*/      OPC_EmitConvertToTarget, 17,
/*129335*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129359*/    /*Scope*/ 88|128,1/*216*/, /*->129577*/
/*129361*/      OPC_CheckChild0Integer, 6, 
/*129363*/      OPC_CheckChild0Type, MVT::i32,
/*129365*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129366*/      OPC_CheckChild1Type, MVT::v4i32,
/*129368*/      OPC_RecordChild2, // #1 = $srcx
/*129369*/      OPC_MoveChild2,
/*129370*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129373*/      OPC_CheckType, MVT::i32,
/*129375*/      OPC_MoveParent,
/*129376*/      OPC_RecordChild3, // #2 = $srcy
/*129377*/      OPC_MoveChild3,
/*129378*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129381*/      OPC_CheckType, MVT::i32,
/*129383*/      OPC_MoveParent,
/*129384*/      OPC_RecordChild4, // #3 = $srcz
/*129385*/      OPC_MoveChild4,
/*129386*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129389*/      OPC_CheckType, MVT::i32,
/*129391*/      OPC_MoveParent,
/*129392*/      OPC_RecordChild5, // #4 = $srcw
/*129393*/      OPC_MoveChild5,
/*129394*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129397*/      OPC_CheckType, MVT::i32,
/*129399*/      OPC_MoveParent,
/*129400*/      OPC_RecordChild6, // #5 = $offsetx
/*129401*/      OPC_MoveChild6,
/*129402*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129405*/      OPC_CheckType, MVT::i32,
/*129407*/      OPC_MoveParent,
/*129408*/      OPC_RecordChild7, // #6 = $offsety
/*129409*/      OPC_MoveChild7,
/*129410*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129413*/      OPC_CheckType, MVT::i32,
/*129415*/      OPC_MoveParent,
/*129416*/      OPC_MoveChild, 8,
/*129418*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129421*/      OPC_RecordNode, // #7 = $offsetz
/*129422*/      OPC_CheckType, MVT::i32,
/*129424*/      OPC_MoveParent,
/*129425*/      OPC_MoveChild, 9,
/*129427*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129430*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129431*/      OPC_CheckType, MVT::i32,
/*129433*/      OPC_MoveParent,
/*129434*/      OPC_MoveChild, 10,
/*129436*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129439*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129440*/      OPC_CheckType, MVT::i32,
/*129442*/      OPC_MoveParent,
/*129443*/      OPC_MoveChild, 11,
/*129445*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129448*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129449*/      OPC_CheckType, MVT::i32,
/*129451*/      OPC_MoveParent,
/*129452*/      OPC_MoveChild, 12,
/*129454*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129457*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129458*/      OPC_CheckType, MVT::i32,
/*129460*/      OPC_MoveParent,
/*129461*/      OPC_MoveChild, 13,
/*129463*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129466*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129467*/      OPC_CheckType, MVT::i32,
/*129469*/      OPC_MoveParent,
/*129470*/      OPC_MoveChild, 14,
/*129472*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129475*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129476*/      OPC_CheckType, MVT::i32,
/*129478*/      OPC_MoveParent,
/*129479*/      OPC_MoveChild, 15,
/*129481*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129484*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129485*/      OPC_CheckType, MVT::i32,
/*129487*/      OPC_MoveParent,
/*129488*/      OPC_MoveChild, 16,
/*129490*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129493*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129494*/      OPC_CheckType, MVT::i32,
/*129496*/      OPC_MoveParent,
/*129497*/      OPC_MoveChild, 17,
/*129499*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129502*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129503*/      OPC_CheckType, MVT::i32,
/*129505*/      OPC_MoveParent,
/*129506*/      OPC_MoveChild, 18,
/*129508*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129511*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129512*/      OPC_CheckType, MVT::i32,
/*129514*/      OPC_MoveParent,
/*129515*/      OPC_CheckType, MVT::v4f32,
/*129517*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129519*/      OPC_EmitConvertToTarget, 1,
/*129521*/      OPC_EmitConvertToTarget, 2,
/*129523*/      OPC_EmitConvertToTarget, 3,
/*129525*/      OPC_EmitConvertToTarget, 4,
/*129527*/      OPC_EmitConvertToTarget, 5,
/*129529*/      OPC_EmitConvertToTarget, 6,
/*129531*/      OPC_EmitConvertToTarget, 7,
/*129533*/      OPC_EmitConvertToTarget, 8,
/*129535*/      OPC_EmitConvertToTarget, 9,
/*129537*/      OPC_EmitConvertToTarget, 10,
/*129539*/      OPC_EmitConvertToTarget, 11,
/*129541*/      OPC_EmitConvertToTarget, 12,
/*129543*/      OPC_EmitConvertToTarget, 13,
/*129545*/      OPC_EmitConvertToTarget, 14,
/*129547*/      OPC_EmitConvertToTarget, 15,
/*129549*/      OPC_EmitConvertToTarget, 16,
/*129551*/      OPC_EmitConvertToTarget, 17,
/*129553*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129577*/    /*Scope*/ 88|128,1/*216*/, /*->129795*/
/*129579*/      OPC_CheckChild0Integer, 7, 
/*129581*/      OPC_CheckChild0Type, MVT::i32,
/*129583*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129584*/      OPC_CheckChild1Type, MVT::v4i32,
/*129586*/      OPC_RecordChild2, // #1 = $srcx
/*129587*/      OPC_MoveChild2,
/*129588*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129591*/      OPC_CheckType, MVT::i32,
/*129593*/      OPC_MoveParent,
/*129594*/      OPC_RecordChild3, // #2 = $srcy
/*129595*/      OPC_MoveChild3,
/*129596*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129599*/      OPC_CheckType, MVT::i32,
/*129601*/      OPC_MoveParent,
/*129602*/      OPC_RecordChild4, // #3 = $srcz
/*129603*/      OPC_MoveChild4,
/*129604*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129607*/      OPC_CheckType, MVT::i32,
/*129609*/      OPC_MoveParent,
/*129610*/      OPC_RecordChild5, // #4 = $srcw
/*129611*/      OPC_MoveChild5,
/*129612*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129615*/      OPC_CheckType, MVT::i32,
/*129617*/      OPC_MoveParent,
/*129618*/      OPC_RecordChild6, // #5 = $offsetx
/*129619*/      OPC_MoveChild6,
/*129620*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129623*/      OPC_CheckType, MVT::i32,
/*129625*/      OPC_MoveParent,
/*129626*/      OPC_RecordChild7, // #6 = $offsety
/*129627*/      OPC_MoveChild7,
/*129628*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129631*/      OPC_CheckType, MVT::i32,
/*129633*/      OPC_MoveParent,
/*129634*/      OPC_MoveChild, 8,
/*129636*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129639*/      OPC_RecordNode, // #7 = $offsetz
/*129640*/      OPC_CheckType, MVT::i32,
/*129642*/      OPC_MoveParent,
/*129643*/      OPC_MoveChild, 9,
/*129645*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129648*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129649*/      OPC_CheckType, MVT::i32,
/*129651*/      OPC_MoveParent,
/*129652*/      OPC_MoveChild, 10,
/*129654*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129657*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129658*/      OPC_CheckType, MVT::i32,
/*129660*/      OPC_MoveParent,
/*129661*/      OPC_MoveChild, 11,
/*129663*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129666*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129667*/      OPC_CheckType, MVT::i32,
/*129669*/      OPC_MoveParent,
/*129670*/      OPC_MoveChild, 12,
/*129672*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129675*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129676*/      OPC_CheckType, MVT::i32,
/*129678*/      OPC_MoveParent,
/*129679*/      OPC_MoveChild, 13,
/*129681*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129684*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129685*/      OPC_CheckType, MVT::i32,
/*129687*/      OPC_MoveParent,
/*129688*/      OPC_MoveChild, 14,
/*129690*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129693*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129694*/      OPC_CheckType, MVT::i32,
/*129696*/      OPC_MoveParent,
/*129697*/      OPC_MoveChild, 15,
/*129699*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129702*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129703*/      OPC_CheckType, MVT::i32,
/*129705*/      OPC_MoveParent,
/*129706*/      OPC_MoveChild, 16,
/*129708*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129711*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129712*/      OPC_CheckType, MVT::i32,
/*129714*/      OPC_MoveParent,
/*129715*/      OPC_MoveChild, 17,
/*129717*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129720*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129721*/      OPC_CheckType, MVT::i32,
/*129723*/      OPC_MoveParent,
/*129724*/      OPC_MoveChild, 18,
/*129726*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129729*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129730*/      OPC_CheckType, MVT::i32,
/*129732*/      OPC_MoveParent,
/*129733*/      OPC_CheckType, MVT::v4f32,
/*129735*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129737*/      OPC_EmitConvertToTarget, 1,
/*129739*/      OPC_EmitConvertToTarget, 2,
/*129741*/      OPC_EmitConvertToTarget, 3,
/*129743*/      OPC_EmitConvertToTarget, 4,
/*129745*/      OPC_EmitConvertToTarget, 5,
/*129747*/      OPC_EmitConvertToTarget, 6,
/*129749*/      OPC_EmitConvertToTarget, 7,
/*129751*/      OPC_EmitConvertToTarget, 8,
/*129753*/      OPC_EmitConvertToTarget, 9,
/*129755*/      OPC_EmitConvertToTarget, 10,
/*129757*/      OPC_EmitConvertToTarget, 11,
/*129759*/      OPC_EmitConvertToTarget, 12,
/*129761*/      OPC_EmitConvertToTarget, 13,
/*129763*/      OPC_EmitConvertToTarget, 14,
/*129765*/      OPC_EmitConvertToTarget, 15,
/*129767*/      OPC_EmitConvertToTarget, 16,
/*129769*/      OPC_EmitConvertToTarget, 17,
/*129771*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129795*/    /*Scope*/ 88|128,1/*216*/, /*->130013*/
/*129797*/      OPC_CheckChild0Integer, 8, 
/*129799*/      OPC_CheckChild0Type, MVT::i32,
/*129801*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129802*/      OPC_CheckChild1Type, MVT::v4f32,
/*129804*/      OPC_RecordChild2, // #1 = $srcx
/*129805*/      OPC_MoveChild2,
/*129806*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129809*/      OPC_CheckType, MVT::i32,
/*129811*/      OPC_MoveParent,
/*129812*/      OPC_RecordChild3, // #2 = $srcy
/*129813*/      OPC_MoveChild3,
/*129814*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129817*/      OPC_CheckType, MVT::i32,
/*129819*/      OPC_MoveParent,
/*129820*/      OPC_RecordChild4, // #3 = $srcz
/*129821*/      OPC_MoveChild4,
/*129822*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129825*/      OPC_CheckType, MVT::i32,
/*129827*/      OPC_MoveParent,
/*129828*/      OPC_RecordChild5, // #4 = $srcw
/*129829*/      OPC_MoveChild5,
/*129830*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129833*/      OPC_CheckType, MVT::i32,
/*129835*/      OPC_MoveParent,
/*129836*/      OPC_RecordChild6, // #5 = $offsetx
/*129837*/      OPC_MoveChild6,
/*129838*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129841*/      OPC_CheckType, MVT::i32,
/*129843*/      OPC_MoveParent,
/*129844*/      OPC_RecordChild7, // #6 = $offsety
/*129845*/      OPC_MoveChild7,
/*129846*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129849*/      OPC_CheckType, MVT::i32,
/*129851*/      OPC_MoveParent,
/*129852*/      OPC_MoveChild, 8,
/*129854*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129857*/      OPC_RecordNode, // #7 = $offsetz
/*129858*/      OPC_CheckType, MVT::i32,
/*129860*/      OPC_MoveParent,
/*129861*/      OPC_MoveChild, 9,
/*129863*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129866*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129867*/      OPC_CheckType, MVT::i32,
/*129869*/      OPC_MoveParent,
/*129870*/      OPC_MoveChild, 10,
/*129872*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129875*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129876*/      OPC_CheckType, MVT::i32,
/*129878*/      OPC_MoveParent,
/*129879*/      OPC_MoveChild, 11,
/*129881*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129884*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129885*/      OPC_CheckType, MVT::i32,
/*129887*/      OPC_MoveParent,
/*129888*/      OPC_MoveChild, 12,
/*129890*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129893*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129894*/      OPC_CheckType, MVT::i32,
/*129896*/      OPC_MoveParent,
/*129897*/      OPC_MoveChild, 13,
/*129899*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129902*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129903*/      OPC_CheckType, MVT::i32,
/*129905*/      OPC_MoveParent,
/*129906*/      OPC_MoveChild, 14,
/*129908*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129911*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129912*/      OPC_CheckType, MVT::i32,
/*129914*/      OPC_MoveParent,
/*129915*/      OPC_MoveChild, 15,
/*129917*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129920*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129921*/      OPC_CheckType, MVT::i32,
/*129923*/      OPC_MoveParent,
/*129924*/      OPC_MoveChild, 16,
/*129926*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129929*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129930*/      OPC_CheckType, MVT::i32,
/*129932*/      OPC_MoveParent,
/*129933*/      OPC_MoveChild, 17,
/*129935*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129938*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129939*/      OPC_CheckType, MVT::i32,
/*129941*/      OPC_MoveParent,
/*129942*/      OPC_MoveChild, 18,
/*129944*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129947*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129948*/      OPC_CheckType, MVT::i32,
/*129950*/      OPC_MoveParent,
/*129951*/      OPC_CheckType, MVT::v4f32,
/*129953*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129955*/      OPC_EmitConvertToTarget, 1,
/*129957*/      OPC_EmitConvertToTarget, 2,
/*129959*/      OPC_EmitConvertToTarget, 3,
/*129961*/      OPC_EmitConvertToTarget, 4,
/*129963*/      OPC_EmitConvertToTarget, 5,
/*129965*/      OPC_EmitConvertToTarget, 6,
/*129967*/      OPC_EmitConvertToTarget, 7,
/*129969*/      OPC_EmitConvertToTarget, 8,
/*129971*/      OPC_EmitConvertToTarget, 9,
/*129973*/      OPC_EmitConvertToTarget, 10,
/*129975*/      OPC_EmitConvertToTarget, 11,
/*129977*/      OPC_EmitConvertToTarget, 12,
/*129979*/      OPC_EmitConvertToTarget, 13,
/*129981*/      OPC_EmitConvertToTarget, 14,
/*129983*/      OPC_EmitConvertToTarget, 15,
/*129985*/      OPC_EmitConvertToTarget, 16,
/*129987*/      OPC_EmitConvertToTarget, 17,
/*129989*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130013*/    /*Scope*/ 88|128,1/*216*/, /*->130231*/
/*130015*/      OPC_CheckChild0Integer, 9, 
/*130017*/      OPC_CheckChild0Type, MVT::i32,
/*130019*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*130020*/      OPC_CheckChild1Type, MVT::v4f32,
/*130022*/      OPC_RecordChild2, // #1 = $srcx
/*130023*/      OPC_MoveChild2,
/*130024*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130027*/      OPC_CheckType, MVT::i32,
/*130029*/      OPC_MoveParent,
/*130030*/      OPC_RecordChild3, // #2 = $srcy
/*130031*/      OPC_MoveChild3,
/*130032*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130035*/      OPC_CheckType, MVT::i32,
/*130037*/      OPC_MoveParent,
/*130038*/      OPC_RecordChild4, // #3 = $srcz
/*130039*/      OPC_MoveChild4,
/*130040*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130043*/      OPC_CheckType, MVT::i32,
/*130045*/      OPC_MoveParent,
/*130046*/      OPC_RecordChild5, // #4 = $srcw
/*130047*/      OPC_MoveChild5,
/*130048*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130051*/      OPC_CheckType, MVT::i32,
/*130053*/      OPC_MoveParent,
/*130054*/      OPC_RecordChild6, // #5 = $offsetx
/*130055*/      OPC_MoveChild6,
/*130056*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130059*/      OPC_CheckType, MVT::i32,
/*130061*/      OPC_MoveParent,
/*130062*/      OPC_RecordChild7, // #6 = $offsety
/*130063*/      OPC_MoveChild7,
/*130064*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130067*/      OPC_CheckType, MVT::i32,
/*130069*/      OPC_MoveParent,
/*130070*/      OPC_MoveChild, 8,
/*130072*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130075*/      OPC_RecordNode, // #7 = $offsetz
/*130076*/      OPC_CheckType, MVT::i32,
/*130078*/      OPC_MoveParent,
/*130079*/      OPC_MoveChild, 9,
/*130081*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130084*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*130085*/      OPC_CheckType, MVT::i32,
/*130087*/      OPC_MoveParent,
/*130088*/      OPC_MoveChild, 10,
/*130090*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130093*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*130094*/      OPC_CheckType, MVT::i32,
/*130096*/      OPC_MoveParent,
/*130097*/      OPC_MoveChild, 11,
/*130099*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130102*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*130103*/      OPC_CheckType, MVT::i32,
/*130105*/      OPC_MoveParent,
/*130106*/      OPC_MoveChild, 12,
/*130108*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130111*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*130112*/      OPC_CheckType, MVT::i32,
/*130114*/      OPC_MoveParent,
/*130115*/      OPC_MoveChild, 13,
/*130117*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130120*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*130121*/      OPC_CheckType, MVT::i32,
/*130123*/      OPC_MoveParent,
/*130124*/      OPC_MoveChild, 14,
/*130126*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130129*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*130130*/      OPC_CheckType, MVT::i32,
/*130132*/      OPC_MoveParent,
/*130133*/      OPC_MoveChild, 15,
/*130135*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130138*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*130139*/      OPC_CheckType, MVT::i32,
/*130141*/      OPC_MoveParent,
/*130142*/      OPC_MoveChild, 16,
/*130144*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130147*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*130148*/      OPC_CheckType, MVT::i32,
/*130150*/      OPC_MoveParent,
/*130151*/      OPC_MoveChild, 17,
/*130153*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130156*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*130157*/      OPC_CheckType, MVT::i32,
/*130159*/      OPC_MoveParent,
/*130160*/      OPC_MoveChild, 18,
/*130162*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130165*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*130166*/      OPC_CheckType, MVT::i32,
/*130168*/      OPC_MoveParent,
/*130169*/      OPC_CheckType, MVT::v4f32,
/*130171*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*130173*/      OPC_EmitConvertToTarget, 1,
/*130175*/      OPC_EmitConvertToTarget, 2,
/*130177*/      OPC_EmitConvertToTarget, 3,
/*130179*/      OPC_EmitConvertToTarget, 4,
/*130181*/      OPC_EmitConvertToTarget, 5,
/*130183*/      OPC_EmitConvertToTarget, 6,
/*130185*/      OPC_EmitConvertToTarget, 7,
/*130187*/      OPC_EmitConvertToTarget, 8,
/*130189*/      OPC_EmitConvertToTarget, 9,
/*130191*/      OPC_EmitConvertToTarget, 10,
/*130193*/      OPC_EmitConvertToTarget, 11,
/*130195*/      OPC_EmitConvertToTarget, 12,
/*130197*/      OPC_EmitConvertToTarget, 13,
/*130199*/      OPC_EmitConvertToTarget, 14,
/*130201*/      OPC_EmitConvertToTarget, 15,
/*130203*/      OPC_EmitConvertToTarget, 16,
/*130205*/      OPC_EmitConvertToTarget, 17,
/*130207*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130231*/    /*Scope*/ 88|128,1/*216*/, /*->130449*/
/*130233*/      OPC_CheckChild0Integer, 10, 
/*130235*/      OPC_CheckChild0Type, MVT::i32,
/*130237*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*130238*/      OPC_CheckChild1Type, MVT::v4i32,
/*130240*/      OPC_RecordChild2, // #1 = $srcx
/*130241*/      OPC_MoveChild2,
/*130242*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130245*/      OPC_CheckType, MVT::i32,
/*130247*/      OPC_MoveParent,
/*130248*/      OPC_RecordChild3, // #2 = $srcy
/*130249*/      OPC_MoveChild3,
/*130250*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130253*/      OPC_CheckType, MVT::i32,
/*130255*/      OPC_MoveParent,
/*130256*/      OPC_RecordChild4, // #3 = $srcz
/*130257*/      OPC_MoveChild4,
/*130258*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130261*/      OPC_CheckType, MVT::i32,
/*130263*/      OPC_MoveParent,
/*130264*/      OPC_RecordChild5, // #4 = $srcw
/*130265*/      OPC_MoveChild5,
/*130266*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130269*/      OPC_CheckType, MVT::i32,
/*130271*/      OPC_MoveParent,
/*130272*/      OPC_RecordChild6, // #5 = $offsetx
/*130273*/      OPC_MoveChild6,
/*130274*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130277*/      OPC_CheckType, MVT::i32,
/*130279*/      OPC_MoveParent,
/*130280*/      OPC_RecordChild7, // #6 = $offsety
/*130281*/      OPC_MoveChild7,
/*130282*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130285*/      OPC_CheckType, MVT::i32,
/*130287*/      OPC_MoveParent,
/*130288*/      OPC_MoveChild, 8,
/*130290*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130293*/      OPC_RecordNode, // #7 = $offsetz
/*130294*/      OPC_CheckType, MVT::i32,
/*130296*/      OPC_MoveParent,
/*130297*/      OPC_MoveChild, 9,
/*130299*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130302*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*130303*/      OPC_CheckType, MVT::i32,
/*130305*/      OPC_MoveParent,
/*130306*/      OPC_MoveChild, 10,
/*130308*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130311*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*130312*/      OPC_CheckType, MVT::i32,
/*130314*/      OPC_MoveParent,
/*130315*/      OPC_MoveChild, 11,
/*130317*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130320*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*130321*/      OPC_CheckType, MVT::i32,
/*130323*/      OPC_MoveParent,
/*130324*/      OPC_MoveChild, 12,
/*130326*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130329*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*130330*/      OPC_CheckType, MVT::i32,
/*130332*/      OPC_MoveParent,
/*130333*/      OPC_MoveChild, 13,
/*130335*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130338*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*130339*/      OPC_CheckType, MVT::i32,
/*130341*/      OPC_MoveParent,
/*130342*/      OPC_MoveChild, 14,
/*130344*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130347*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*130348*/      OPC_CheckType, MVT::i32,
/*130350*/      OPC_MoveParent,
/*130351*/      OPC_MoveChild, 15,
/*130353*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130356*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*130357*/      OPC_CheckType, MVT::i32,
/*130359*/      OPC_MoveParent,
/*130360*/      OPC_MoveChild, 16,
/*130362*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130365*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*130366*/      OPC_CheckType, MVT::i32,
/*130368*/      OPC_MoveParent,
/*130369*/      OPC_MoveChild, 17,
/*130371*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130374*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*130375*/      OPC_CheckType, MVT::i32,
/*130377*/      OPC_MoveParent,
/*130378*/      OPC_MoveChild, 18,
/*130380*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130383*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*130384*/      OPC_CheckType, MVT::i32,
/*130386*/      OPC_MoveParent,
/*130387*/      OPC_CheckType, MVT::v4f32,
/*130389*/      OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*130391*/      OPC_EmitConvertToTarget, 1,
/*130393*/      OPC_EmitConvertToTarget, 2,
/*130395*/      OPC_EmitConvertToTarget, 3,
/*130397*/      OPC_EmitConvertToTarget, 4,
/*130399*/      OPC_EmitConvertToTarget, 5,
/*130401*/      OPC_EmitConvertToTarget, 6,
/*130403*/      OPC_EmitConvertToTarget, 7,
/*130405*/      OPC_EmitConvertToTarget, 8,
/*130407*/      OPC_EmitConvertToTarget, 9,
/*130409*/      OPC_EmitConvertToTarget, 10,
/*130411*/      OPC_EmitConvertToTarget, 11,
/*130413*/      OPC_EmitConvertToTarget, 12,
/*130415*/      OPC_EmitConvertToTarget, 13,
/*130417*/      OPC_EmitConvertToTarget, 14,
/*130419*/      OPC_EmitConvertToTarget, 15,
/*130421*/      OPC_EmitConvertToTarget, 16,
/*130423*/      OPC_EmitConvertToTarget, 17,
/*130425*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130449*/    0, /*End of Scope*/
/*130450*/  /*SwitchOpcode*/ 98|128,7/*994*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->131448
/*130454*/    OPC_RecordChild0, // #0 = $addr
/*130455*/    OPC_Scope, 105|128,1/*233*/, /*->130691*/ // 5 children in Scope
/*130458*/      OPC_CheckChild0Type, MVT::v2i32,
/*130460*/      OPC_RecordChild1, // #1 = $rsrc
/*130461*/      OPC_RecordChild2, // #2 = $sampler
/*130462*/      OPC_MoveChild3,
/*130463*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130466*/      OPC_Scope, 44, /*->130512*/ // 5 children in Scope
/*130468*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*130470*/        OPC_MoveParent,
/*130471*/        OPC_EmitInteger, MVT::i16, 15, 
/*130474*/        OPC_EmitInteger, MVT::i1, 1, 
/*130477*/        OPC_EmitInteger, MVT::i1, 0, 
/*130480*/        OPC_EmitInteger, MVT::i1, 0, 
/*130483*/        OPC_EmitInteger, MVT::i1, 0, 
/*130486*/        OPC_EmitInteger, MVT::i1, 0, 
/*130489*/        OPC_EmitInteger, MVT::i1, 0, 
/*130492*/        OPC_EmitInteger, MVT::i1, 0, 
/*130495*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*130512*/      /*Scope*/ 44, /*->130557*/
/*130513*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*130515*/        OPC_MoveParent,
/*130516*/        OPC_EmitInteger, MVT::i16, 15, 
/*130519*/        OPC_EmitInteger, MVT::i1, 0, 
/*130522*/        OPC_EmitInteger, MVT::i1, 0, 
/*130525*/        OPC_EmitInteger, MVT::i1, 0, 
/*130528*/        OPC_EmitInteger, MVT::i1, 0, 
/*130531*/        OPC_EmitInteger, MVT::i1, 0, 
/*130534*/        OPC_EmitInteger, MVT::i1, 0, 
/*130537*/        OPC_EmitInteger, MVT::i1, 1, 
/*130540*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*130557*/      /*Scope*/ 44, /*->130602*/
/*130558*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*130560*/        OPC_MoveParent,
/*130561*/        OPC_EmitInteger, MVT::i16, 15, 
/*130564*/        OPC_EmitInteger, MVT::i1, 0, 
/*130567*/        OPC_EmitInteger, MVT::i1, 0, 
/*130570*/        OPC_EmitInteger, MVT::i1, 0, 
/*130573*/        OPC_EmitInteger, MVT::i1, 0, 
/*130576*/        OPC_EmitInteger, MVT::i1, 0, 
/*130579*/        OPC_EmitInteger, MVT::i1, 0, 
/*130582*/        OPC_EmitInteger, MVT::i1, 0, 
/*130585*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*130602*/      /*Scope*/ 44, /*->130647*/
/*130603*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*130605*/        OPC_MoveParent,
/*130606*/        OPC_EmitInteger, MVT::i16, 15, 
/*130609*/        OPC_EmitInteger, MVT::i1, 0, 
/*130612*/        OPC_EmitInteger, MVT::i1, 0, 
/*130615*/        OPC_EmitInteger, MVT::i1, 0, 
/*130618*/        OPC_EmitInteger, MVT::i1, 0, 
/*130621*/        OPC_EmitInteger, MVT::i1, 0, 
/*130624*/        OPC_EmitInteger, MVT::i1, 0, 
/*130627*/        OPC_EmitInteger, MVT::i1, 1, 
/*130630*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*130647*/      /*Scope*/ 42, /*->130690*/
/*130648*/        OPC_MoveParent,
/*130649*/        OPC_EmitInteger, MVT::i16, 15, 
/*130652*/        OPC_EmitInteger, MVT::i1, 0, 
/*130655*/        OPC_EmitInteger, MVT::i1, 0, 
/*130658*/        OPC_EmitInteger, MVT::i1, 0, 
/*130661*/        OPC_EmitInteger, MVT::i1, 0, 
/*130664*/        OPC_EmitInteger, MVT::i1, 0, 
/*130667*/        OPC_EmitInteger, MVT::i1, 0, 
/*130670*/        OPC_EmitInteger, MVT::i1, 0, 
/*130673*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*130690*/      0, /*End of Scope*/
/*130691*/    /*Scope*/ 105|128,1/*233*/, /*->130926*/
/*130693*/      OPC_CheckChild0Type, MVT::v4i32,
/*130695*/      OPC_RecordChild1, // #1 = $rsrc
/*130696*/      OPC_RecordChild2, // #2 = $sampler
/*130697*/      OPC_MoveChild3,
/*130698*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130701*/      OPC_Scope, 44, /*->130747*/ // 5 children in Scope
/*130703*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*130705*/        OPC_MoveParent,
/*130706*/        OPC_EmitInteger, MVT::i16, 15, 
/*130709*/        OPC_EmitInteger, MVT::i1, 1, 
/*130712*/        OPC_EmitInteger, MVT::i1, 0, 
/*130715*/        OPC_EmitInteger, MVT::i1, 0, 
/*130718*/        OPC_EmitInteger, MVT::i1, 0, 
/*130721*/        OPC_EmitInteger, MVT::i1, 0, 
/*130724*/        OPC_EmitInteger, MVT::i1, 0, 
/*130727*/        OPC_EmitInteger, MVT::i1, 0, 
/*130730*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*130747*/      /*Scope*/ 44, /*->130792*/
/*130748*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*130750*/        OPC_MoveParent,
/*130751*/        OPC_EmitInteger, MVT::i16, 15, 
/*130754*/        OPC_EmitInteger, MVT::i1, 0, 
/*130757*/        OPC_EmitInteger, MVT::i1, 0, 
/*130760*/        OPC_EmitInteger, MVT::i1, 0, 
/*130763*/        OPC_EmitInteger, MVT::i1, 0, 
/*130766*/        OPC_EmitInteger, MVT::i1, 0, 
/*130769*/        OPC_EmitInteger, MVT::i1, 0, 
/*130772*/        OPC_EmitInteger, MVT::i1, 1, 
/*130775*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*130792*/      /*Scope*/ 44, /*->130837*/
/*130793*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*130795*/        OPC_MoveParent,
/*130796*/        OPC_EmitInteger, MVT::i16, 15, 
/*130799*/        OPC_EmitInteger, MVT::i1, 0, 
/*130802*/        OPC_EmitInteger, MVT::i1, 0, 
/*130805*/        OPC_EmitInteger, MVT::i1, 0, 
/*130808*/        OPC_EmitInteger, MVT::i1, 0, 
/*130811*/        OPC_EmitInteger, MVT::i1, 0, 
/*130814*/        OPC_EmitInteger, MVT::i1, 0, 
/*130817*/        OPC_EmitInteger, MVT::i1, 0, 
/*130820*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*130837*/      /*Scope*/ 44, /*->130882*/
/*130838*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*130840*/        OPC_MoveParent,
/*130841*/        OPC_EmitInteger, MVT::i16, 15, 
/*130844*/        OPC_EmitInteger, MVT::i1, 0, 
/*130847*/        OPC_EmitInteger, MVT::i1, 0, 
/*130850*/        OPC_EmitInteger, MVT::i1, 0, 
/*130853*/        OPC_EmitInteger, MVT::i1, 0, 
/*130856*/        OPC_EmitInteger, MVT::i1, 0, 
/*130859*/        OPC_EmitInteger, MVT::i1, 0, 
/*130862*/        OPC_EmitInteger, MVT::i1, 1, 
/*130865*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*130882*/      /*Scope*/ 42, /*->130925*/
/*130883*/        OPC_MoveParent,
/*130884*/        OPC_EmitInteger, MVT::i16, 15, 
/*130887*/        OPC_EmitInteger, MVT::i1, 0, 
/*130890*/        OPC_EmitInteger, MVT::i1, 0, 
/*130893*/        OPC_EmitInteger, MVT::i1, 0, 
/*130896*/        OPC_EmitInteger, MVT::i1, 0, 
/*130899*/        OPC_EmitInteger, MVT::i1, 0, 
/*130902*/        OPC_EmitInteger, MVT::i1, 0, 
/*130905*/        OPC_EmitInteger, MVT::i1, 0, 
/*130908*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*130925*/      0, /*End of Scope*/
/*130926*/    /*Scope*/ 105|128,1/*233*/, /*->131161*/
/*130928*/      OPC_CheckChild0Type, MVT::v8i32,
/*130930*/      OPC_RecordChild1, // #1 = $rsrc
/*130931*/      OPC_RecordChild2, // #2 = $sampler
/*130932*/      OPC_MoveChild3,
/*130933*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130936*/      OPC_Scope, 44, /*->130982*/ // 5 children in Scope
/*130938*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*130940*/        OPC_MoveParent,
/*130941*/        OPC_EmitInteger, MVT::i16, 15, 
/*130944*/        OPC_EmitInteger, MVT::i1, 1, 
/*130947*/        OPC_EmitInteger, MVT::i1, 0, 
/*130950*/        OPC_EmitInteger, MVT::i1, 0, 
/*130953*/        OPC_EmitInteger, MVT::i1, 0, 
/*130956*/        OPC_EmitInteger, MVT::i1, 0, 
/*130959*/        OPC_EmitInteger, MVT::i1, 0, 
/*130962*/        OPC_EmitInteger, MVT::i1, 0, 
/*130965*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*130982*/      /*Scope*/ 44, /*->131027*/
/*130983*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*130985*/        OPC_MoveParent,
/*130986*/        OPC_EmitInteger, MVT::i16, 15, 
/*130989*/        OPC_EmitInteger, MVT::i1, 0, 
/*130992*/        OPC_EmitInteger, MVT::i1, 0, 
/*130995*/        OPC_EmitInteger, MVT::i1, 0, 
/*130998*/        OPC_EmitInteger, MVT::i1, 0, 
/*131001*/        OPC_EmitInteger, MVT::i1, 0, 
/*131004*/        OPC_EmitInteger, MVT::i1, 0, 
/*131007*/        OPC_EmitInteger, MVT::i1, 1, 
/*131010*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131027*/      /*Scope*/ 44, /*->131072*/
/*131028*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131030*/        OPC_MoveParent,
/*131031*/        OPC_EmitInteger, MVT::i16, 15, 
/*131034*/        OPC_EmitInteger, MVT::i1, 0, 
/*131037*/        OPC_EmitInteger, MVT::i1, 0, 
/*131040*/        OPC_EmitInteger, MVT::i1, 0, 
/*131043*/        OPC_EmitInteger, MVT::i1, 0, 
/*131046*/        OPC_EmitInteger, MVT::i1, 0, 
/*131049*/        OPC_EmitInteger, MVT::i1, 0, 
/*131052*/        OPC_EmitInteger, MVT::i1, 0, 
/*131055*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131072*/      /*Scope*/ 44, /*->131117*/
/*131073*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131075*/        OPC_MoveParent,
/*131076*/        OPC_EmitInteger, MVT::i16, 15, 
/*131079*/        OPC_EmitInteger, MVT::i1, 0, 
/*131082*/        OPC_EmitInteger, MVT::i1, 0, 
/*131085*/        OPC_EmitInteger, MVT::i1, 0, 
/*131088*/        OPC_EmitInteger, MVT::i1, 0, 
/*131091*/        OPC_EmitInteger, MVT::i1, 0, 
/*131094*/        OPC_EmitInteger, MVT::i1, 0, 
/*131097*/        OPC_EmitInteger, MVT::i1, 1, 
/*131100*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131117*/      /*Scope*/ 42, /*->131160*/
/*131118*/        OPC_MoveParent,
/*131119*/        OPC_EmitInteger, MVT::i16, 15, 
/*131122*/        OPC_EmitInteger, MVT::i1, 0, 
/*131125*/        OPC_EmitInteger, MVT::i1, 0, 
/*131128*/        OPC_EmitInteger, MVT::i1, 0, 
/*131131*/        OPC_EmitInteger, MVT::i1, 0, 
/*131134*/        OPC_EmitInteger, MVT::i1, 0, 
/*131137*/        OPC_EmitInteger, MVT::i1, 0, 
/*131140*/        OPC_EmitInteger, MVT::i1, 0, 
/*131143*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131160*/      0, /*End of Scope*/
/*131161*/    /*Scope*/ 105|128,1/*233*/, /*->131396*/
/*131163*/      OPC_CheckChild0Type, MVT::v16i32,
/*131165*/      OPC_RecordChild1, // #1 = $rsrc
/*131166*/      OPC_RecordChild2, // #2 = $sampler
/*131167*/      OPC_MoveChild3,
/*131168*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131171*/      OPC_Scope, 44, /*->131217*/ // 5 children in Scope
/*131173*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*131175*/        OPC_MoveParent,
/*131176*/        OPC_EmitInteger, MVT::i16, 15, 
/*131179*/        OPC_EmitInteger, MVT::i1, 1, 
/*131182*/        OPC_EmitInteger, MVT::i1, 0, 
/*131185*/        OPC_EmitInteger, MVT::i1, 0, 
/*131188*/        OPC_EmitInteger, MVT::i1, 0, 
/*131191*/        OPC_EmitInteger, MVT::i1, 0, 
/*131194*/        OPC_EmitInteger, MVT::i1, 0, 
/*131197*/        OPC_EmitInteger, MVT::i1, 0, 
/*131200*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131217*/      /*Scope*/ 44, /*->131262*/
/*131218*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131220*/        OPC_MoveParent,
/*131221*/        OPC_EmitInteger, MVT::i16, 15, 
/*131224*/        OPC_EmitInteger, MVT::i1, 0, 
/*131227*/        OPC_EmitInteger, MVT::i1, 0, 
/*131230*/        OPC_EmitInteger, MVT::i1, 0, 
/*131233*/        OPC_EmitInteger, MVT::i1, 0, 
/*131236*/        OPC_EmitInteger, MVT::i1, 0, 
/*131239*/        OPC_EmitInteger, MVT::i1, 0, 
/*131242*/        OPC_EmitInteger, MVT::i1, 1, 
/*131245*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131262*/      /*Scope*/ 44, /*->131307*/
/*131263*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131265*/        OPC_MoveParent,
/*131266*/        OPC_EmitInteger, MVT::i16, 15, 
/*131269*/        OPC_EmitInteger, MVT::i1, 0, 
/*131272*/        OPC_EmitInteger, MVT::i1, 0, 
/*131275*/        OPC_EmitInteger, MVT::i1, 0, 
/*131278*/        OPC_EmitInteger, MVT::i1, 0, 
/*131281*/        OPC_EmitInteger, MVT::i1, 0, 
/*131284*/        OPC_EmitInteger, MVT::i1, 0, 
/*131287*/        OPC_EmitInteger, MVT::i1, 0, 
/*131290*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131307*/      /*Scope*/ 44, /*->131352*/
/*131308*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131310*/        OPC_MoveParent,
/*131311*/        OPC_EmitInteger, MVT::i16, 15, 
/*131314*/        OPC_EmitInteger, MVT::i1, 0, 
/*131317*/        OPC_EmitInteger, MVT::i1, 0, 
/*131320*/        OPC_EmitInteger, MVT::i1, 0, 
/*131323*/        OPC_EmitInteger, MVT::i1, 0, 
/*131326*/        OPC_EmitInteger, MVT::i1, 0, 
/*131329*/        OPC_EmitInteger, MVT::i1, 0, 
/*131332*/        OPC_EmitInteger, MVT::i1, 1, 
/*131335*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131352*/      /*Scope*/ 42, /*->131395*/
/*131353*/        OPC_MoveParent,
/*131354*/        OPC_EmitInteger, MVT::i16, 15, 
/*131357*/        OPC_EmitInteger, MVT::i1, 0, 
/*131360*/        OPC_EmitInteger, MVT::i1, 0, 
/*131363*/        OPC_EmitInteger, MVT::i1, 0, 
/*131366*/        OPC_EmitInteger, MVT::i1, 0, 
/*131369*/        OPC_EmitInteger, MVT::i1, 0, 
/*131372*/        OPC_EmitInteger, MVT::i1, 0, 
/*131375*/        OPC_EmitInteger, MVT::i1, 0, 
/*131378*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131395*/      0, /*End of Scope*/
/*131396*/    /*Scope*/ 50, /*->131447*/
/*131397*/      OPC_CheckChild0Type, MVT::i32,
/*131399*/      OPC_RecordChild1, // #1 = $rsrc
/*131400*/      OPC_RecordChild2, // #2 = $sampler
/*131401*/      OPC_MoveChild3,
/*131402*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131405*/      OPC_MoveParent,
/*131406*/      OPC_EmitInteger, MVT::i16, 15, 
/*131409*/      OPC_EmitInteger, MVT::i1, 0, 
/*131412*/      OPC_EmitInteger, MVT::i1, 0, 
/*131415*/      OPC_EmitInteger, MVT::i1, 0, 
/*131418*/      OPC_EmitInteger, MVT::i1, 0, 
/*131421*/      OPC_EmitInteger, MVT::i1, 0, 
/*131424*/      OPC_EmitInteger, MVT::i1, 0, 
/*131427*/      OPC_EmitInteger, MVT::i1, 0, 
/*131430*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131447*/    0, /*End of Scope*/
/*131448*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->132215
/*131452*/    OPC_RecordChild0, // #0 = $addr
/*131453*/    OPC_Scope, 60|128,1/*188*/, /*->131644*/ // 4 children in Scope
/*131456*/      OPC_CheckChild0Type, MVT::v2i32,
/*131458*/      OPC_RecordChild1, // #1 = $rsrc
/*131459*/      OPC_RecordChild2, // #2 = $sampler
/*131460*/      OPC_MoveChild3,
/*131461*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131464*/      OPC_Scope, 44, /*->131510*/ // 4 children in Scope
/*131466*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131468*/        OPC_MoveParent,
/*131469*/        OPC_EmitInteger, MVT::i16, 15, 
/*131472*/        OPC_EmitInteger, MVT::i1, 0, 
/*131475*/        OPC_EmitInteger, MVT::i1, 0, 
/*131478*/        OPC_EmitInteger, MVT::i1, 0, 
/*131481*/        OPC_EmitInteger, MVT::i1, 0, 
/*131484*/        OPC_EmitInteger, MVT::i1, 0, 
/*131487*/        OPC_EmitInteger, MVT::i1, 0, 
/*131490*/        OPC_EmitInteger, MVT::i1, 1, 
/*131493*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131510*/      /*Scope*/ 44, /*->131555*/
/*131511*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131513*/        OPC_MoveParent,
/*131514*/        OPC_EmitInteger, MVT::i16, 15, 
/*131517*/        OPC_EmitInteger, MVT::i1, 0, 
/*131520*/        OPC_EmitInteger, MVT::i1, 0, 
/*131523*/        OPC_EmitInteger, MVT::i1, 0, 
/*131526*/        OPC_EmitInteger, MVT::i1, 0, 
/*131529*/        OPC_EmitInteger, MVT::i1, 0, 
/*131532*/        OPC_EmitInteger, MVT::i1, 0, 
/*131535*/        OPC_EmitInteger, MVT::i1, 0, 
/*131538*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131555*/      /*Scope*/ 44, /*->131600*/
/*131556*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131558*/        OPC_MoveParent,
/*131559*/        OPC_EmitInteger, MVT::i16, 15, 
/*131562*/        OPC_EmitInteger, MVT::i1, 0, 
/*131565*/        OPC_EmitInteger, MVT::i1, 0, 
/*131568*/        OPC_EmitInteger, MVT::i1, 0, 
/*131571*/        OPC_EmitInteger, MVT::i1, 0, 
/*131574*/        OPC_EmitInteger, MVT::i1, 0, 
/*131577*/        OPC_EmitInteger, MVT::i1, 0, 
/*131580*/        OPC_EmitInteger, MVT::i1, 1, 
/*131583*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131600*/      /*Scope*/ 42, /*->131643*/
/*131601*/        OPC_MoveParent,
/*131602*/        OPC_EmitInteger, MVT::i16, 15, 
/*131605*/        OPC_EmitInteger, MVT::i1, 0, 
/*131608*/        OPC_EmitInteger, MVT::i1, 0, 
/*131611*/        OPC_EmitInteger, MVT::i1, 0, 
/*131614*/        OPC_EmitInteger, MVT::i1, 0, 
/*131617*/        OPC_EmitInteger, MVT::i1, 0, 
/*131620*/        OPC_EmitInteger, MVT::i1, 0, 
/*131623*/        OPC_EmitInteger, MVT::i1, 0, 
/*131626*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131643*/      0, /*End of Scope*/
/*131644*/    /*Scope*/ 60|128,1/*188*/, /*->131834*/
/*131646*/      OPC_CheckChild0Type, MVT::v4i32,
/*131648*/      OPC_RecordChild1, // #1 = $rsrc
/*131649*/      OPC_RecordChild2, // #2 = $sampler
/*131650*/      OPC_MoveChild3,
/*131651*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131654*/      OPC_Scope, 44, /*->131700*/ // 4 children in Scope
/*131656*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131658*/        OPC_MoveParent,
/*131659*/        OPC_EmitInteger, MVT::i16, 15, 
/*131662*/        OPC_EmitInteger, MVT::i1, 0, 
/*131665*/        OPC_EmitInteger, MVT::i1, 0, 
/*131668*/        OPC_EmitInteger, MVT::i1, 0, 
/*131671*/        OPC_EmitInteger, MVT::i1, 0, 
/*131674*/        OPC_EmitInteger, MVT::i1, 0, 
/*131677*/        OPC_EmitInteger, MVT::i1, 0, 
/*131680*/        OPC_EmitInteger, MVT::i1, 1, 
/*131683*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131700*/      /*Scope*/ 44, /*->131745*/
/*131701*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131703*/        OPC_MoveParent,
/*131704*/        OPC_EmitInteger, MVT::i16, 15, 
/*131707*/        OPC_EmitInteger, MVT::i1, 0, 
/*131710*/        OPC_EmitInteger, MVT::i1, 0, 
/*131713*/        OPC_EmitInteger, MVT::i1, 0, 
/*131716*/        OPC_EmitInteger, MVT::i1, 0, 
/*131719*/        OPC_EmitInteger, MVT::i1, 0, 
/*131722*/        OPC_EmitInteger, MVT::i1, 0, 
/*131725*/        OPC_EmitInteger, MVT::i1, 0, 
/*131728*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131745*/      /*Scope*/ 44, /*->131790*/
/*131746*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131748*/        OPC_MoveParent,
/*131749*/        OPC_EmitInteger, MVT::i16, 15, 
/*131752*/        OPC_EmitInteger, MVT::i1, 0, 
/*131755*/        OPC_EmitInteger, MVT::i1, 0, 
/*131758*/        OPC_EmitInteger, MVT::i1, 0, 
/*131761*/        OPC_EmitInteger, MVT::i1, 0, 
/*131764*/        OPC_EmitInteger, MVT::i1, 0, 
/*131767*/        OPC_EmitInteger, MVT::i1, 0, 
/*131770*/        OPC_EmitInteger, MVT::i1, 1, 
/*131773*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131790*/      /*Scope*/ 42, /*->131833*/
/*131791*/        OPC_MoveParent,
/*131792*/        OPC_EmitInteger, MVT::i16, 15, 
/*131795*/        OPC_EmitInteger, MVT::i1, 0, 
/*131798*/        OPC_EmitInteger, MVT::i1, 0, 
/*131801*/        OPC_EmitInteger, MVT::i1, 0, 
/*131804*/        OPC_EmitInteger, MVT::i1, 0, 
/*131807*/        OPC_EmitInteger, MVT::i1, 0, 
/*131810*/        OPC_EmitInteger, MVT::i1, 0, 
/*131813*/        OPC_EmitInteger, MVT::i1, 0, 
/*131816*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131833*/      0, /*End of Scope*/
/*131834*/    /*Scope*/ 60|128,1/*188*/, /*->132024*/
/*131836*/      OPC_CheckChild0Type, MVT::v8i32,
/*131838*/      OPC_RecordChild1, // #1 = $rsrc
/*131839*/      OPC_RecordChild2, // #2 = $sampler
/*131840*/      OPC_MoveChild3,
/*131841*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131844*/      OPC_Scope, 44, /*->131890*/ // 4 children in Scope
/*131846*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131848*/        OPC_MoveParent,
/*131849*/        OPC_EmitInteger, MVT::i16, 15, 
/*131852*/        OPC_EmitInteger, MVT::i1, 0, 
/*131855*/        OPC_EmitInteger, MVT::i1, 0, 
/*131858*/        OPC_EmitInteger, MVT::i1, 0, 
/*131861*/        OPC_EmitInteger, MVT::i1, 0, 
/*131864*/        OPC_EmitInteger, MVT::i1, 0, 
/*131867*/        OPC_EmitInteger, MVT::i1, 0, 
/*131870*/        OPC_EmitInteger, MVT::i1, 1, 
/*131873*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131890*/      /*Scope*/ 44, /*->131935*/
/*131891*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131893*/        OPC_MoveParent,
/*131894*/        OPC_EmitInteger, MVT::i16, 15, 
/*131897*/        OPC_EmitInteger, MVT::i1, 0, 
/*131900*/        OPC_EmitInteger, MVT::i1, 0, 
/*131903*/        OPC_EmitInteger, MVT::i1, 0, 
/*131906*/        OPC_EmitInteger, MVT::i1, 0, 
/*131909*/        OPC_EmitInteger, MVT::i1, 0, 
/*131912*/        OPC_EmitInteger, MVT::i1, 0, 
/*131915*/        OPC_EmitInteger, MVT::i1, 0, 
/*131918*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131935*/      /*Scope*/ 44, /*->131980*/
/*131936*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131938*/        OPC_MoveParent,
/*131939*/        OPC_EmitInteger, MVT::i16, 15, 
/*131942*/        OPC_EmitInteger, MVT::i1, 0, 
/*131945*/        OPC_EmitInteger, MVT::i1, 0, 
/*131948*/        OPC_EmitInteger, MVT::i1, 0, 
/*131951*/        OPC_EmitInteger, MVT::i1, 0, 
/*131954*/        OPC_EmitInteger, MVT::i1, 0, 
/*131957*/        OPC_EmitInteger, MVT::i1, 0, 
/*131960*/        OPC_EmitInteger, MVT::i1, 1, 
/*131963*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131980*/      /*Scope*/ 42, /*->132023*/
/*131981*/        OPC_MoveParent,
/*131982*/        OPC_EmitInteger, MVT::i16, 15, 
/*131985*/        OPC_EmitInteger, MVT::i1, 0, 
/*131988*/        OPC_EmitInteger, MVT::i1, 0, 
/*131991*/        OPC_EmitInteger, MVT::i1, 0, 
/*131994*/        OPC_EmitInteger, MVT::i1, 0, 
/*131997*/        OPC_EmitInteger, MVT::i1, 0, 
/*132000*/        OPC_EmitInteger, MVT::i1, 0, 
/*132003*/        OPC_EmitInteger, MVT::i1, 0, 
/*132006*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132023*/      0, /*End of Scope*/
/*132024*/    /*Scope*/ 60|128,1/*188*/, /*->132214*/
/*132026*/      OPC_CheckChild0Type, MVT::v16i32,
/*132028*/      OPC_RecordChild1, // #1 = $rsrc
/*132029*/      OPC_RecordChild2, // #2 = $sampler
/*132030*/      OPC_MoveChild3,
/*132031*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132034*/      OPC_Scope, 44, /*->132080*/ // 4 children in Scope
/*132036*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132038*/        OPC_MoveParent,
/*132039*/        OPC_EmitInteger, MVT::i16, 15, 
/*132042*/        OPC_EmitInteger, MVT::i1, 0, 
/*132045*/        OPC_EmitInteger, MVT::i1, 0, 
/*132048*/        OPC_EmitInteger, MVT::i1, 0, 
/*132051*/        OPC_EmitInteger, MVT::i1, 0, 
/*132054*/        OPC_EmitInteger, MVT::i1, 0, 
/*132057*/        OPC_EmitInteger, MVT::i1, 0, 
/*132060*/        OPC_EmitInteger, MVT::i1, 1, 
/*132063*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132080*/      /*Scope*/ 44, /*->132125*/
/*132081*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132083*/        OPC_MoveParent,
/*132084*/        OPC_EmitInteger, MVT::i16, 15, 
/*132087*/        OPC_EmitInteger, MVT::i1, 0, 
/*132090*/        OPC_EmitInteger, MVT::i1, 0, 
/*132093*/        OPC_EmitInteger, MVT::i1, 0, 
/*132096*/        OPC_EmitInteger, MVT::i1, 0, 
/*132099*/        OPC_EmitInteger, MVT::i1, 0, 
/*132102*/        OPC_EmitInteger, MVT::i1, 0, 
/*132105*/        OPC_EmitInteger, MVT::i1, 0, 
/*132108*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132125*/      /*Scope*/ 44, /*->132170*/
/*132126*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132128*/        OPC_MoveParent,
/*132129*/        OPC_EmitInteger, MVT::i16, 15, 
/*132132*/        OPC_EmitInteger, MVT::i1, 0, 
/*132135*/        OPC_EmitInteger, MVT::i1, 0, 
/*132138*/        OPC_EmitInteger, MVT::i1, 0, 
/*132141*/        OPC_EmitInteger, MVT::i1, 0, 
/*132144*/        OPC_EmitInteger, MVT::i1, 0, 
/*132147*/        OPC_EmitInteger, MVT::i1, 0, 
/*132150*/        OPC_EmitInteger, MVT::i1, 1, 
/*132153*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132170*/      /*Scope*/ 42, /*->132213*/
/*132171*/        OPC_MoveParent,
/*132172*/        OPC_EmitInteger, MVT::i16, 15, 
/*132175*/        OPC_EmitInteger, MVT::i1, 0, 
/*132178*/        OPC_EmitInteger, MVT::i1, 0, 
/*132181*/        OPC_EmitInteger, MVT::i1, 0, 
/*132184*/        OPC_EmitInteger, MVT::i1, 0, 
/*132187*/        OPC_EmitInteger, MVT::i1, 0, 
/*132190*/        OPC_EmitInteger, MVT::i1, 0, 
/*132193*/        OPC_EmitInteger, MVT::i1, 0, 
/*132196*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132213*/      0, /*End of Scope*/
/*132214*/    0, /*End of Scope*/
/*132215*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->132982
/*132219*/    OPC_RecordChild0, // #0 = $addr
/*132220*/    OPC_Scope, 60|128,1/*188*/, /*->132411*/ // 4 children in Scope
/*132223*/      OPC_CheckChild0Type, MVT::v2i32,
/*132225*/      OPC_RecordChild1, // #1 = $rsrc
/*132226*/      OPC_RecordChild2, // #2 = $sampler
/*132227*/      OPC_MoveChild3,
/*132228*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132231*/      OPC_Scope, 44, /*->132277*/ // 4 children in Scope
/*132233*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132235*/        OPC_MoveParent,
/*132236*/        OPC_EmitInteger, MVT::i16, 15, 
/*132239*/        OPC_EmitInteger, MVT::i1, 0, 
/*132242*/        OPC_EmitInteger, MVT::i1, 0, 
/*132245*/        OPC_EmitInteger, MVT::i1, 0, 
/*132248*/        OPC_EmitInteger, MVT::i1, 0, 
/*132251*/        OPC_EmitInteger, MVT::i1, 0, 
/*132254*/        OPC_EmitInteger, MVT::i1, 0, 
/*132257*/        OPC_EmitInteger, MVT::i1, 1, 
/*132260*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132277*/      /*Scope*/ 44, /*->132322*/
/*132278*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132280*/        OPC_MoveParent,
/*132281*/        OPC_EmitInteger, MVT::i16, 15, 
/*132284*/        OPC_EmitInteger, MVT::i1, 0, 
/*132287*/        OPC_EmitInteger, MVT::i1, 0, 
/*132290*/        OPC_EmitInteger, MVT::i1, 0, 
/*132293*/        OPC_EmitInteger, MVT::i1, 0, 
/*132296*/        OPC_EmitInteger, MVT::i1, 0, 
/*132299*/        OPC_EmitInteger, MVT::i1, 0, 
/*132302*/        OPC_EmitInteger, MVT::i1, 0, 
/*132305*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132322*/      /*Scope*/ 44, /*->132367*/
/*132323*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132325*/        OPC_MoveParent,
/*132326*/        OPC_EmitInteger, MVT::i16, 15, 
/*132329*/        OPC_EmitInteger, MVT::i1, 0, 
/*132332*/        OPC_EmitInteger, MVT::i1, 0, 
/*132335*/        OPC_EmitInteger, MVT::i1, 0, 
/*132338*/        OPC_EmitInteger, MVT::i1, 0, 
/*132341*/        OPC_EmitInteger, MVT::i1, 0, 
/*132344*/        OPC_EmitInteger, MVT::i1, 0, 
/*132347*/        OPC_EmitInteger, MVT::i1, 1, 
/*132350*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132367*/      /*Scope*/ 42, /*->132410*/
/*132368*/        OPC_MoveParent,
/*132369*/        OPC_EmitInteger, MVT::i16, 15, 
/*132372*/        OPC_EmitInteger, MVT::i1, 0, 
/*132375*/        OPC_EmitInteger, MVT::i1, 0, 
/*132378*/        OPC_EmitInteger, MVT::i1, 0, 
/*132381*/        OPC_EmitInteger, MVT::i1, 0, 
/*132384*/        OPC_EmitInteger, MVT::i1, 0, 
/*132387*/        OPC_EmitInteger, MVT::i1, 0, 
/*132390*/        OPC_EmitInteger, MVT::i1, 0, 
/*132393*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132410*/      0, /*End of Scope*/
/*132411*/    /*Scope*/ 60|128,1/*188*/, /*->132601*/
/*132413*/      OPC_CheckChild0Type, MVT::v4i32,
/*132415*/      OPC_RecordChild1, // #1 = $rsrc
/*132416*/      OPC_RecordChild2, // #2 = $sampler
/*132417*/      OPC_MoveChild3,
/*132418*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132421*/      OPC_Scope, 44, /*->132467*/ // 4 children in Scope
/*132423*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132425*/        OPC_MoveParent,
/*132426*/        OPC_EmitInteger, MVT::i16, 15, 
/*132429*/        OPC_EmitInteger, MVT::i1, 0, 
/*132432*/        OPC_EmitInteger, MVT::i1, 0, 
/*132435*/        OPC_EmitInteger, MVT::i1, 0, 
/*132438*/        OPC_EmitInteger, MVT::i1, 0, 
/*132441*/        OPC_EmitInteger, MVT::i1, 0, 
/*132444*/        OPC_EmitInteger, MVT::i1, 0, 
/*132447*/        OPC_EmitInteger, MVT::i1, 1, 
/*132450*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132467*/      /*Scope*/ 44, /*->132512*/
/*132468*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132470*/        OPC_MoveParent,
/*132471*/        OPC_EmitInteger, MVT::i16, 15, 
/*132474*/        OPC_EmitInteger, MVT::i1, 0, 
/*132477*/        OPC_EmitInteger, MVT::i1, 0, 
/*132480*/        OPC_EmitInteger, MVT::i1, 0, 
/*132483*/        OPC_EmitInteger, MVT::i1, 0, 
/*132486*/        OPC_EmitInteger, MVT::i1, 0, 
/*132489*/        OPC_EmitInteger, MVT::i1, 0, 
/*132492*/        OPC_EmitInteger, MVT::i1, 0, 
/*132495*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132512*/      /*Scope*/ 44, /*->132557*/
/*132513*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132515*/        OPC_MoveParent,
/*132516*/        OPC_EmitInteger, MVT::i16, 15, 
/*132519*/        OPC_EmitInteger, MVT::i1, 0, 
/*132522*/        OPC_EmitInteger, MVT::i1, 0, 
/*132525*/        OPC_EmitInteger, MVT::i1, 0, 
/*132528*/        OPC_EmitInteger, MVT::i1, 0, 
/*132531*/        OPC_EmitInteger, MVT::i1, 0, 
/*132534*/        OPC_EmitInteger, MVT::i1, 0, 
/*132537*/        OPC_EmitInteger, MVT::i1, 1, 
/*132540*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132557*/      /*Scope*/ 42, /*->132600*/
/*132558*/        OPC_MoveParent,
/*132559*/        OPC_EmitInteger, MVT::i16, 15, 
/*132562*/        OPC_EmitInteger, MVT::i1, 0, 
/*132565*/        OPC_EmitInteger, MVT::i1, 0, 
/*132568*/        OPC_EmitInteger, MVT::i1, 0, 
/*132571*/        OPC_EmitInteger, MVT::i1, 0, 
/*132574*/        OPC_EmitInteger, MVT::i1, 0, 
/*132577*/        OPC_EmitInteger, MVT::i1, 0, 
/*132580*/        OPC_EmitInteger, MVT::i1, 0, 
/*132583*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132600*/      0, /*End of Scope*/
/*132601*/    /*Scope*/ 60|128,1/*188*/, /*->132791*/
/*132603*/      OPC_CheckChild0Type, MVT::v8i32,
/*132605*/      OPC_RecordChild1, // #1 = $rsrc
/*132606*/      OPC_RecordChild2, // #2 = $sampler
/*132607*/      OPC_MoveChild3,
/*132608*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132611*/      OPC_Scope, 44, /*->132657*/ // 4 children in Scope
/*132613*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132615*/        OPC_MoveParent,
/*132616*/        OPC_EmitInteger, MVT::i16, 15, 
/*132619*/        OPC_EmitInteger, MVT::i1, 0, 
/*132622*/        OPC_EmitInteger, MVT::i1, 0, 
/*132625*/        OPC_EmitInteger, MVT::i1, 0, 
/*132628*/        OPC_EmitInteger, MVT::i1, 0, 
/*132631*/        OPC_EmitInteger, MVT::i1, 0, 
/*132634*/        OPC_EmitInteger, MVT::i1, 0, 
/*132637*/        OPC_EmitInteger, MVT::i1, 1, 
/*132640*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132657*/      /*Scope*/ 44, /*->132702*/
/*132658*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132660*/        OPC_MoveParent,
/*132661*/        OPC_EmitInteger, MVT::i16, 15, 
/*132664*/        OPC_EmitInteger, MVT::i1, 0, 
/*132667*/        OPC_EmitInteger, MVT::i1, 0, 
/*132670*/        OPC_EmitInteger, MVT::i1, 0, 
/*132673*/        OPC_EmitInteger, MVT::i1, 0, 
/*132676*/        OPC_EmitInteger, MVT::i1, 0, 
/*132679*/        OPC_EmitInteger, MVT::i1, 0, 
/*132682*/        OPC_EmitInteger, MVT::i1, 0, 
/*132685*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132702*/      /*Scope*/ 44, /*->132747*/
/*132703*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132705*/        OPC_MoveParent,
/*132706*/        OPC_EmitInteger, MVT::i16, 15, 
/*132709*/        OPC_EmitInteger, MVT::i1, 0, 
/*132712*/        OPC_EmitInteger, MVT::i1, 0, 
/*132715*/        OPC_EmitInteger, MVT::i1, 0, 
/*132718*/        OPC_EmitInteger, MVT::i1, 0, 
/*132721*/        OPC_EmitInteger, MVT::i1, 0, 
/*132724*/        OPC_EmitInteger, MVT::i1, 0, 
/*132727*/        OPC_EmitInteger, MVT::i1, 1, 
/*132730*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132747*/      /*Scope*/ 42, /*->132790*/
/*132748*/        OPC_MoveParent,
/*132749*/        OPC_EmitInteger, MVT::i16, 15, 
/*132752*/        OPC_EmitInteger, MVT::i1, 0, 
/*132755*/        OPC_EmitInteger, MVT::i1, 0, 
/*132758*/        OPC_EmitInteger, MVT::i1, 0, 
/*132761*/        OPC_EmitInteger, MVT::i1, 0, 
/*132764*/        OPC_EmitInteger, MVT::i1, 0, 
/*132767*/        OPC_EmitInteger, MVT::i1, 0, 
/*132770*/        OPC_EmitInteger, MVT::i1, 0, 
/*132773*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132790*/      0, /*End of Scope*/
/*132791*/    /*Scope*/ 60|128,1/*188*/, /*->132981*/
/*132793*/      OPC_CheckChild0Type, MVT::v16i32,
/*132795*/      OPC_RecordChild1, // #1 = $rsrc
/*132796*/      OPC_RecordChild2, // #2 = $sampler
/*132797*/      OPC_MoveChild3,
/*132798*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132801*/      OPC_Scope, 44, /*->132847*/ // 4 children in Scope
/*132803*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132805*/        OPC_MoveParent,
/*132806*/        OPC_EmitInteger, MVT::i16, 15, 
/*132809*/        OPC_EmitInteger, MVT::i1, 0, 
/*132812*/        OPC_EmitInteger, MVT::i1, 0, 
/*132815*/        OPC_EmitInteger, MVT::i1, 0, 
/*132818*/        OPC_EmitInteger, MVT::i1, 0, 
/*132821*/        OPC_EmitInteger, MVT::i1, 0, 
/*132824*/        OPC_EmitInteger, MVT::i1, 0, 
/*132827*/        OPC_EmitInteger, MVT::i1, 1, 
/*132830*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132847*/      /*Scope*/ 44, /*->132892*/
/*132848*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132850*/        OPC_MoveParent,
/*132851*/        OPC_EmitInteger, MVT::i16, 15, 
/*132854*/        OPC_EmitInteger, MVT::i1, 0, 
/*132857*/        OPC_EmitInteger, MVT::i1, 0, 
/*132860*/        OPC_EmitInteger, MVT::i1, 0, 
/*132863*/        OPC_EmitInteger, MVT::i1, 0, 
/*132866*/        OPC_EmitInteger, MVT::i1, 0, 
/*132869*/        OPC_EmitInteger, MVT::i1, 0, 
/*132872*/        OPC_EmitInteger, MVT::i1, 0, 
/*132875*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132892*/      /*Scope*/ 44, /*->132937*/
/*132893*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132895*/        OPC_MoveParent,
/*132896*/        OPC_EmitInteger, MVT::i16, 15, 
/*132899*/        OPC_EmitInteger, MVT::i1, 0, 
/*132902*/        OPC_EmitInteger, MVT::i1, 0, 
/*132905*/        OPC_EmitInteger, MVT::i1, 0, 
/*132908*/        OPC_EmitInteger, MVT::i1, 0, 
/*132911*/        OPC_EmitInteger, MVT::i1, 0, 
/*132914*/        OPC_EmitInteger, MVT::i1, 0, 
/*132917*/        OPC_EmitInteger, MVT::i1, 1, 
/*132920*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132937*/      /*Scope*/ 42, /*->132980*/
/*132938*/        OPC_MoveParent,
/*132939*/        OPC_EmitInteger, MVT::i16, 15, 
/*132942*/        OPC_EmitInteger, MVT::i1, 0, 
/*132945*/        OPC_EmitInteger, MVT::i1, 0, 
/*132948*/        OPC_EmitInteger, MVT::i1, 0, 
/*132951*/        OPC_EmitInteger, MVT::i1, 0, 
/*132954*/        OPC_EmitInteger, MVT::i1, 0, 
/*132957*/        OPC_EmitInteger, MVT::i1, 0, 
/*132960*/        OPC_EmitInteger, MVT::i1, 0, 
/*132963*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132980*/      0, /*End of Scope*/
/*132981*/    0, /*End of Scope*/
/*132982*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->133749
/*132986*/    OPC_RecordChild0, // #0 = $addr
/*132987*/    OPC_Scope, 60|128,1/*188*/, /*->133178*/ // 4 children in Scope
/*132990*/      OPC_CheckChild0Type, MVT::v2i32,
/*132992*/      OPC_RecordChild1, // #1 = $rsrc
/*132993*/      OPC_RecordChild2, // #2 = $sampler
/*132994*/      OPC_MoveChild3,
/*132995*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132998*/      OPC_Scope, 44, /*->133044*/ // 4 children in Scope
/*133000*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133002*/        OPC_MoveParent,
/*133003*/        OPC_EmitInteger, MVT::i16, 15, 
/*133006*/        OPC_EmitInteger, MVT::i1, 0, 
/*133009*/        OPC_EmitInteger, MVT::i1, 0, 
/*133012*/        OPC_EmitInteger, MVT::i1, 0, 
/*133015*/        OPC_EmitInteger, MVT::i1, 0, 
/*133018*/        OPC_EmitInteger, MVT::i1, 0, 
/*133021*/        OPC_EmitInteger, MVT::i1, 0, 
/*133024*/        OPC_EmitInteger, MVT::i1, 1, 
/*133027*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133044*/      /*Scope*/ 44, /*->133089*/
/*133045*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133047*/        OPC_MoveParent,
/*133048*/        OPC_EmitInteger, MVT::i16, 15, 
/*133051*/        OPC_EmitInteger, MVT::i1, 0, 
/*133054*/        OPC_EmitInteger, MVT::i1, 0, 
/*133057*/        OPC_EmitInteger, MVT::i1, 0, 
/*133060*/        OPC_EmitInteger, MVT::i1, 0, 
/*133063*/        OPC_EmitInteger, MVT::i1, 0, 
/*133066*/        OPC_EmitInteger, MVT::i1, 0, 
/*133069*/        OPC_EmitInteger, MVT::i1, 0, 
/*133072*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133089*/      /*Scope*/ 44, /*->133134*/
/*133090*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133092*/        OPC_MoveParent,
/*133093*/        OPC_EmitInteger, MVT::i16, 15, 
/*133096*/        OPC_EmitInteger, MVT::i1, 0, 
/*133099*/        OPC_EmitInteger, MVT::i1, 0, 
/*133102*/        OPC_EmitInteger, MVT::i1, 0, 
/*133105*/        OPC_EmitInteger, MVT::i1, 0, 
/*133108*/        OPC_EmitInteger, MVT::i1, 0, 
/*133111*/        OPC_EmitInteger, MVT::i1, 0, 
/*133114*/        OPC_EmitInteger, MVT::i1, 1, 
/*133117*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133134*/      /*Scope*/ 42, /*->133177*/
/*133135*/        OPC_MoveParent,
/*133136*/        OPC_EmitInteger, MVT::i16, 15, 
/*133139*/        OPC_EmitInteger, MVT::i1, 0, 
/*133142*/        OPC_EmitInteger, MVT::i1, 0, 
/*133145*/        OPC_EmitInteger, MVT::i1, 0, 
/*133148*/        OPC_EmitInteger, MVT::i1, 0, 
/*133151*/        OPC_EmitInteger, MVT::i1, 0, 
/*133154*/        OPC_EmitInteger, MVT::i1, 0, 
/*133157*/        OPC_EmitInteger, MVT::i1, 0, 
/*133160*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133177*/      0, /*End of Scope*/
/*133178*/    /*Scope*/ 60|128,1/*188*/, /*->133368*/
/*133180*/      OPC_CheckChild0Type, MVT::v4i32,
/*133182*/      OPC_RecordChild1, // #1 = $rsrc
/*133183*/      OPC_RecordChild2, // #2 = $sampler
/*133184*/      OPC_MoveChild3,
/*133185*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133188*/      OPC_Scope, 44, /*->133234*/ // 4 children in Scope
/*133190*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133192*/        OPC_MoveParent,
/*133193*/        OPC_EmitInteger, MVT::i16, 15, 
/*133196*/        OPC_EmitInteger, MVT::i1, 0, 
/*133199*/        OPC_EmitInteger, MVT::i1, 0, 
/*133202*/        OPC_EmitInteger, MVT::i1, 0, 
/*133205*/        OPC_EmitInteger, MVT::i1, 0, 
/*133208*/        OPC_EmitInteger, MVT::i1, 0, 
/*133211*/        OPC_EmitInteger, MVT::i1, 0, 
/*133214*/        OPC_EmitInteger, MVT::i1, 1, 
/*133217*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133234*/      /*Scope*/ 44, /*->133279*/
/*133235*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133237*/        OPC_MoveParent,
/*133238*/        OPC_EmitInteger, MVT::i16, 15, 
/*133241*/        OPC_EmitInteger, MVT::i1, 0, 
/*133244*/        OPC_EmitInteger, MVT::i1, 0, 
/*133247*/        OPC_EmitInteger, MVT::i1, 0, 
/*133250*/        OPC_EmitInteger, MVT::i1, 0, 
/*133253*/        OPC_EmitInteger, MVT::i1, 0, 
/*133256*/        OPC_EmitInteger, MVT::i1, 0, 
/*133259*/        OPC_EmitInteger, MVT::i1, 0, 
/*133262*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133279*/      /*Scope*/ 44, /*->133324*/
/*133280*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133282*/        OPC_MoveParent,
/*133283*/        OPC_EmitInteger, MVT::i16, 15, 
/*133286*/        OPC_EmitInteger, MVT::i1, 0, 
/*133289*/        OPC_EmitInteger, MVT::i1, 0, 
/*133292*/        OPC_EmitInteger, MVT::i1, 0, 
/*133295*/        OPC_EmitInteger, MVT::i1, 0, 
/*133298*/        OPC_EmitInteger, MVT::i1, 0, 
/*133301*/        OPC_EmitInteger, MVT::i1, 0, 
/*133304*/        OPC_EmitInteger, MVT::i1, 1, 
/*133307*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133324*/      /*Scope*/ 42, /*->133367*/
/*133325*/        OPC_MoveParent,
/*133326*/        OPC_EmitInteger, MVT::i16, 15, 
/*133329*/        OPC_EmitInteger, MVT::i1, 0, 
/*133332*/        OPC_EmitInteger, MVT::i1, 0, 
/*133335*/        OPC_EmitInteger, MVT::i1, 0, 
/*133338*/        OPC_EmitInteger, MVT::i1, 0, 
/*133341*/        OPC_EmitInteger, MVT::i1, 0, 
/*133344*/        OPC_EmitInteger, MVT::i1, 0, 
/*133347*/        OPC_EmitInteger, MVT::i1, 0, 
/*133350*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133367*/      0, /*End of Scope*/
/*133368*/    /*Scope*/ 60|128,1/*188*/, /*->133558*/
/*133370*/      OPC_CheckChild0Type, MVT::v8i32,
/*133372*/      OPC_RecordChild1, // #1 = $rsrc
/*133373*/      OPC_RecordChild2, // #2 = $sampler
/*133374*/      OPC_MoveChild3,
/*133375*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133378*/      OPC_Scope, 44, /*->133424*/ // 4 children in Scope
/*133380*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133382*/        OPC_MoveParent,
/*133383*/        OPC_EmitInteger, MVT::i16, 15, 
/*133386*/        OPC_EmitInteger, MVT::i1, 0, 
/*133389*/        OPC_EmitInteger, MVT::i1, 0, 
/*133392*/        OPC_EmitInteger, MVT::i1, 0, 
/*133395*/        OPC_EmitInteger, MVT::i1, 0, 
/*133398*/        OPC_EmitInteger, MVT::i1, 0, 
/*133401*/        OPC_EmitInteger, MVT::i1, 0, 
/*133404*/        OPC_EmitInteger, MVT::i1, 1, 
/*133407*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133424*/      /*Scope*/ 44, /*->133469*/
/*133425*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133427*/        OPC_MoveParent,
/*133428*/        OPC_EmitInteger, MVT::i16, 15, 
/*133431*/        OPC_EmitInteger, MVT::i1, 0, 
/*133434*/        OPC_EmitInteger, MVT::i1, 0, 
/*133437*/        OPC_EmitInteger, MVT::i1, 0, 
/*133440*/        OPC_EmitInteger, MVT::i1, 0, 
/*133443*/        OPC_EmitInteger, MVT::i1, 0, 
/*133446*/        OPC_EmitInteger, MVT::i1, 0, 
/*133449*/        OPC_EmitInteger, MVT::i1, 0, 
/*133452*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133469*/      /*Scope*/ 44, /*->133514*/
/*133470*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133472*/        OPC_MoveParent,
/*133473*/        OPC_EmitInteger, MVT::i16, 15, 
/*133476*/        OPC_EmitInteger, MVT::i1, 0, 
/*133479*/        OPC_EmitInteger, MVT::i1, 0, 
/*133482*/        OPC_EmitInteger, MVT::i1, 0, 
/*133485*/        OPC_EmitInteger, MVT::i1, 0, 
/*133488*/        OPC_EmitInteger, MVT::i1, 0, 
/*133491*/        OPC_EmitInteger, MVT::i1, 0, 
/*133494*/        OPC_EmitInteger, MVT::i1, 1, 
/*133497*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133514*/      /*Scope*/ 42, /*->133557*/
/*133515*/        OPC_MoveParent,
/*133516*/        OPC_EmitInteger, MVT::i16, 15, 
/*133519*/        OPC_EmitInteger, MVT::i1, 0, 
/*133522*/        OPC_EmitInteger, MVT::i1, 0, 
/*133525*/        OPC_EmitInteger, MVT::i1, 0, 
/*133528*/        OPC_EmitInteger, MVT::i1, 0, 
/*133531*/        OPC_EmitInteger, MVT::i1, 0, 
/*133534*/        OPC_EmitInteger, MVT::i1, 0, 
/*133537*/        OPC_EmitInteger, MVT::i1, 0, 
/*133540*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133557*/      0, /*End of Scope*/
/*133558*/    /*Scope*/ 60|128,1/*188*/, /*->133748*/
/*133560*/      OPC_CheckChild0Type, MVT::v16i32,
/*133562*/      OPC_RecordChild1, // #1 = $rsrc
/*133563*/      OPC_RecordChild2, // #2 = $sampler
/*133564*/      OPC_MoveChild3,
/*133565*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133568*/      OPC_Scope, 44, /*->133614*/ // 4 children in Scope
/*133570*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133572*/        OPC_MoveParent,
/*133573*/        OPC_EmitInteger, MVT::i16, 15, 
/*133576*/        OPC_EmitInteger, MVT::i1, 0, 
/*133579*/        OPC_EmitInteger, MVT::i1, 0, 
/*133582*/        OPC_EmitInteger, MVT::i1, 0, 
/*133585*/        OPC_EmitInteger, MVT::i1, 0, 
/*133588*/        OPC_EmitInteger, MVT::i1, 0, 
/*133591*/        OPC_EmitInteger, MVT::i1, 0, 
/*133594*/        OPC_EmitInteger, MVT::i1, 1, 
/*133597*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133614*/      /*Scope*/ 44, /*->133659*/
/*133615*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133617*/        OPC_MoveParent,
/*133618*/        OPC_EmitInteger, MVT::i16, 15, 
/*133621*/        OPC_EmitInteger, MVT::i1, 0, 
/*133624*/        OPC_EmitInteger, MVT::i1, 0, 
/*133627*/        OPC_EmitInteger, MVT::i1, 0, 
/*133630*/        OPC_EmitInteger, MVT::i1, 0, 
/*133633*/        OPC_EmitInteger, MVT::i1, 0, 
/*133636*/        OPC_EmitInteger, MVT::i1, 0, 
/*133639*/        OPC_EmitInteger, MVT::i1, 0, 
/*133642*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133659*/      /*Scope*/ 44, /*->133704*/
/*133660*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133662*/        OPC_MoveParent,
/*133663*/        OPC_EmitInteger, MVT::i16, 15, 
/*133666*/        OPC_EmitInteger, MVT::i1, 0, 
/*133669*/        OPC_EmitInteger, MVT::i1, 0, 
/*133672*/        OPC_EmitInteger, MVT::i1, 0, 
/*133675*/        OPC_EmitInteger, MVT::i1, 0, 
/*133678*/        OPC_EmitInteger, MVT::i1, 0, 
/*133681*/        OPC_EmitInteger, MVT::i1, 0, 
/*133684*/        OPC_EmitInteger, MVT::i1, 1, 
/*133687*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133704*/      /*Scope*/ 42, /*->133747*/
/*133705*/        OPC_MoveParent,
/*133706*/        OPC_EmitInteger, MVT::i16, 15, 
/*133709*/        OPC_EmitInteger, MVT::i1, 0, 
/*133712*/        OPC_EmitInteger, MVT::i1, 0, 
/*133715*/        OPC_EmitInteger, MVT::i1, 0, 
/*133718*/        OPC_EmitInteger, MVT::i1, 0, 
/*133721*/        OPC_EmitInteger, MVT::i1, 0, 
/*133724*/        OPC_EmitInteger, MVT::i1, 0, 
/*133727*/        OPC_EmitInteger, MVT::i1, 0, 
/*133730*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133747*/      0, /*End of Scope*/
/*133748*/    0, /*End of Scope*/
/*133749*/  /*SwitchOpcode*/ 37, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->133789
/*133752*/    OPC_RecordChild0, // #0 = $tlst
/*133753*/    OPC_RecordChild1, // #1 = $attr_offset
/*133754*/    OPC_MoveChild1,
/*133755*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133758*/    OPC_MoveParent,
/*133759*/    OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*133760*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133762*/    OPC_EmitInteger, MVT::i32, 0, 
/*133765*/    OPC_EmitConvertToTarget, 1,
/*133767*/    OPC_EmitInteger, MVT::i1, 0, 
/*133770*/    OPC_EmitInteger, MVT::i1, 0, 
/*133773*/    OPC_EmitInteger, MVT::i1, 0, 
/*133776*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*133789*/  0, // EndSwitchOpcode
    0
  }; // Total Array size is 133791 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 663
  // #OPC_RecordNode                     = 2206
  // #OPC_RecordChild                    = 4537
  // #OPC_RecordMemRef                   = 21
  // #OPC_CaptureGlueInput               = 27
  // #OPC_MoveChild                      = 2679
  // #OPC_MoveParent                     = 3009
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 165
  // #OPC_CheckPatternPredicate          = 1101
  // #OPC_CheckPredicate                 = 658
  // #OPC_CheckOpcode                    = 682
  // #OPC_SwitchOpcode                   = 5
  // #OPC_CheckType                      = 629
  // #OPC_SwitchType                     = 515
  // #OPC_CheckChildType                 = 1254
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 380
  // #OPC_CheckCondCode                  = 11
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 682
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 6520
  // #OPC_EmitStringInteger              = 380
  // #OPC_EmitRegister                   = 238
  // #OPC_EmitConvertToTarget            = 239
  // #OPC_EmitMergeInputChains           = 1516
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 227
  // #OPC_EmitNodeXForm                  = 8526
  // #OPC_CompleteMatch                  = 43
  // #OPC_MorphNodeTo                    = 2911

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
  return nullptr;
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS);
  case 2: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 4: return (Subtarget->has16BitInsts());
  case 5: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 6: return (Subtarget->hasCaymanISA());
  case 7: return (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 8: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 9: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 10: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 12: return (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 13: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 14: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 15: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 16: return (TM.Options.UnsafeFPMath);
  case 17: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 18: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 19: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 20: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    ((Ld->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N)) ||
    (Subtarget->getScalarizeGlobalBehavior() && Ld->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N) &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpHasNoClobberedMemOperand(N)));

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::GLOBAL_ADDRESS ||
         AS == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_vtx_id3_az_extloadi8
    // Predicate_vtx_id3_az_extloadi16
    // Predicate_vtx_id3_load
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 12: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::FLAT_ADDRESS ||
         AS == AMDGPUAS::GLOBAL_ADDRESS ||
         AS == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 18: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 19: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 20: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 21: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 22: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 23: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 24: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::FLAT_ADDRESS ||
         AS == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_atomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 31: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::FLAT_ADDRESS;
  }
  case 32: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 33: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 34: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 35: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 36: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 37: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 38: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 39: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 40: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 41: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 42: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 43: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 44: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 45: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 46: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 47: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 48: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 49: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 50: { 
    // Predicate_select_oneuse
    // Predicate_sub_oneuse
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 51: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 52: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 53: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 54: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 55: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 56: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 57: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 58: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 59: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 60: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 61: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 62: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 63: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 64: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 65: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 66: { 
    // Predicate_anonymous_1375
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 67: { 
    // Predicate_anonymous_1385
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 68: { 
    // Predicate_IMM20bit
    auto *N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 69: { 
    // Predicate_anonymous_1377
    // Predicate_anonymous_1380
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 70: { 
    // Predicate_anonymous_1389
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 71: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 72: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 73: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 74: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 5:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+3);
    return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+3);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 13:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 14:
    Result.resize(NextRes+3);
    return SelectFlat(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+1);
    return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 24:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 25:
    Result.resize(NextRes+4);
    return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 6: {  // frameindex_to_targetframeindex
    FrameIndexSDNode *N = cast<FrameIndexSDNode>(V.getNode());

  auto FI = cast<FrameIndexSDNode>(N);
  return CurDAG->getTargetFrameIndex(FI->getIndex(), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

