{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632389127006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632389127017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 11:25:26 2021 " "Processing started: Thu Sep 23 11:25:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632389127017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389127017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compas -c T_haut " "Command: quartus_map --read_settings_files=on --write_settings_files=off compas -c T_haut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389127017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632389127953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632389127953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPAS-DESCR " "Found design unit 1: COMPAS-DESCR" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389145463 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPAS " "Found entity 1: COMPAS" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389145463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389145463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detect_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_FM-detection " "Found design unit 1: detect_FM-detection" {  } { { "detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/detect_FM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389145472 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect_FM " "Found entity 1: detect_FM" {  } { { "detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/detect_FM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389145472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389145472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt-rtl " "Found design unit 1: Cnt-rtl" {  } { { "Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/Cnt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389145483 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt " "Found entity 1: Cnt" {  } { { "Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/Cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389145483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389145483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compas " "Elaborating entity \"compas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632389145578 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_VALID compas.vhd(8) " "VHDL Signal Declaration warning at compas.vhd(8): used implicit default value for signal \"DATA_VALID\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632389145580 "|compas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_FM detect_FM:front_mont " "Elaborating entity \"detect_FM\" for hierarchy \"detect_FM:front_mont\"" {  } { { "compas.vhd" "front_mont" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389145595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:Cnt_time " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:Cnt_time\"" {  } { { "compas.vhd" "Cnt_time" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389145608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:Cnt_degre " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:Cnt_degre\"" {  } { { "compas.vhd" "Cnt_degre" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389145622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k724 " "Found entity 1: altsyncram_k724" {  } { { "db/altsyncram_k724.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/altsyncram_k724.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389147900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389147900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389148305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389148305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389148505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389148505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1fi " "Found entity 1: cntr_1fi" {  } { { "db/cntr_1fi.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/cntr_1fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389148797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389148797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389148888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389148888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389149047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389149047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389149243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389149243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389149368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389149368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389149567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389149567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389149671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389149671 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389150543 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632389150722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.23.11:25:58 Progress: Loading slda60ed13f/alt_sld_fab_wrapper_hw.tcl " "2021.09.23.11:25:58 Progress: Loading slda60ed13f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389158549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389164101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389164352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389170209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389170376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389170579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389170769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389170776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389170784 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632389171525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda60ed13f/alt_sld_fab.v" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/ip/slda60ed13f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389171880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389171880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389172014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389172014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389172026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389172026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389172129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389172129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389172276 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389172276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389172276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389172389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389172389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_VALID GND " "Pin \"DATA_VALID\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_VALID"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[0\] GND " "Pin \"DATA_COMPAS\[0\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[1\] GND " "Pin \"DATA_COMPAS\[1\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[2\] GND " "Pin \"DATA_COMPAS\[2\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[3\] GND " "Pin \"DATA_COMPAS\[3\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[4\] GND " "Pin \"DATA_COMPAS\[4\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[5\] GND " "Pin \"DATA_COMPAS\[5\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[6\] GND " "Pin \"DATA_COMPAS\[6\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[7\] GND " "Pin \"DATA_COMPAS\[7\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_COMPAS\[8\] GND " "Pin \"DATA_COMPAS\[8\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632389174536 "|COMPAS|DATA_COMPAS[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632389174536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632389174545 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 51 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1632389176452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632389176473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389176473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAZ_n " "No output dependent on input pin \"RAZ_n\"" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632389176719 "|COMPAS|RAZ_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONTINU " "No output dependent on input pin \"CONTINU\"" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632389176719 "|COMPAS|CONTINU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "START_STOP " "No output dependent on input pin \"START_STOP\"" {  } { { "compas.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/Lecture_rapport_cycle/compas.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632389176719 "|COMPAS|START_STOP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632389176719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "771 " "Implemented 771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632389176720 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632389176720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "742 " "Implemented 742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632389176720 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632389176720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632389176720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632389176744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 11:26:16 2021 " "Processing ended: Thu Sep 23 11:26:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632389176744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632389176744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632389176744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389176744 ""}
