#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000251b040 .scope module, "tb_clk_test" "tb_clk_test" 2 5;
 .timescale -9 -12;
P_0000000002519330 .param/l "CLK_PERIOD" 1 2 19, +C4<00000000000000000000000000001010>;
v00000000001c6930_0 .var "clk", 0 0;
v000000000256f6c0_0 .var "data_in", 15 0;
v000000000256f760_0 .net "data_out", 15 0, L_000000000251b1c0;  1 drivers
v000000000256f800_0 .var "rst", 0 0;
S_000000000251e860 .scope module, "clk_t" "clk_test" 2 11, 3 1 0, S_000000000251b040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /OUTPUT 16 "data_out"
L_000000000251b1c0 .functor BUFZ 16, v000000000251ae70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000000000251ae70_0 .var "R_data_out", 15 0;
v000000000251e9e0_0 .net "clk", 0 0, v00000000001c6930_0;  1 drivers
v00000000001c65d0_0 .net "data_in", 15 0, v000000000256f6c0_0;  1 drivers
v00000000001c6670_0 .net "data_out", 15 0, L_000000000251b1c0;  alias, 1 drivers
v00000000001c6710_0 .net "rst", 0 0, v000000000256f800_0;  1 drivers
E_0000000002519f70 .event posedge, v000000000251e9e0_0;
S_00000000001c67b0 .scope begin, "monitor" "monitor" 2 40, 2 40 0, S_000000000251b040;
 .timescale -9 -12;
    .scope S_000000000251e860;
T_0 ;
    %wait E_0000000002519f70;
    %load/vec4 v00000000001c6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000251ae70_0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v00000000001c65d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000000000251ae70_0, 0, 16;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000000000251ae70_0, 0, 16;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000251b040;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v00000000001c6930_0;
    %inv;
    %store/vec4 v00000000001c6930_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000251b040;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "tb_clk_test.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000251b040;
T_3 ;
    %delay 1000, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000256f800_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000001c6930_0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000256f6c0_0, 0, 16;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000256f800_0, 0;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000256f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000001c6930_0, 0;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000000000256f6c0_0, 0, 16;
    %delay 30000, 0;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v000000000256f6c0_0, 0, 16;
    %delay 30000, 0;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000000000256f6c0_0, 0, 16;
    %delay 30000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000251b040;
T_4 ;
    %fork t_1, S_00000000001c67b0;
    %jmp t_0;
    .scope S_00000000001c67b0;
t_1 ;
    %vpi_call 2 41 "$monitor", $time, "  |  in=%d  |  out=%d", v000000000256f6c0_0, v000000000256f760_0 {0 0 0};
    %end;
    .scope S_000000000251b040;
t_0 %join;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clk_tb.v";
    "./clk_test.v";
