

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_shrinkage'
================================================================
* Date:           Tue Apr 15 09:07:26 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       27|       27|  89.991 ns|  89.991 ns|   27|   27|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_shrinkage  |       25|       25|        19|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 22 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rho"   --->   Operation 25 'read' 'rho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %ii"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i129"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ii_8 = load i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 28 'load' 'ii_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln551 = icmp_eq  i4 %ii_8, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 29 'icmp' 'icmp_ln551' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%ii_9 = add i4 %ii_8, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 31 'add' 'ii_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln551 = br i1 %icmp_ln551, void %for.body.i129.split, void %_ZL9shrinkageRN3hls6streamIfLi0EEEfS2_.exit.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 32 'br' 'br_ln551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln551 = store i4 %ii_9, i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 33 'store' 'store_ln551' <Predicate = (!icmp_ln551)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%x_hat_u_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:556]   --->   Operation 34 'read' 'x_hat_u_stream_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 35 [1/1] (0.21ns)   --->   "%xor_ln558 = xor i32 %x_hat_u_stream_read, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 35 'xor' 'xor_ln558' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_val = bitcast i32 %x_hat_u_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:556]   --->   Operation 36 'bitcast' 'in_val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [7/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 37 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln558 = bitcast i32 %xor_ln558" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 38 'bitcast' 'bitcast_ln558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 39 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 40 [6/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 40 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 41 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 42 [5/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 42 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 43 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 44 [4/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 44 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 45 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 46 [3/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 46 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 47 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 48 [2/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 48 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 49 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 50 [1/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 50 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 51 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.64>
ST_10 : Operation 52 [2/2] (1.64ns)   --->   "%tmp_11 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 52 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [2/2] (1.64ns)   --->   "%tmp_19 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 53 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln560 = bitcast i32 %sub0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 54 'bitcast' 'bitcast_ln560' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln560, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 55 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln560 = trunc i32 %bitcast_ln560" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 56 'trunc' 'trunc_ln560' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.58ns)   --->   "%icmp_ln560 = icmp_ne  i8 %tmp_10, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 57 'icmp' 'icmp_ln560' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.75ns)   --->   "%icmp_ln560_1 = icmp_eq  i23 %trunc_ln560, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 58 'icmp' 'icmp_ln560_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node abs0_1)   --->   "%or_ln560 = or i1 %icmp_ln560_1, i1 %icmp_ln560" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 59 'or' 'or_ln560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/2] (1.64ns)   --->   "%tmp_11 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 60 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node abs0_1)   --->   "%and_ln560 = and i1 %or_ln560, i1 %tmp_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 61 'and' 'and_ln560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_1 = select i1 %and_ln560, i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 62 'select' 'abs0_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln562 = bitcast i32 %sub1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 63 'bitcast' 'bitcast_ln562' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln562, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln562 = trunc i32 %bitcast_ln562" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 65 'trunc' 'trunc_ln562' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.58ns)   --->   "%icmp_ln562 = icmp_ne  i8 %tmp_s, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 66 'icmp' 'icmp_ln562' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.75ns)   --->   "%icmp_ln562_1 = icmp_eq  i23 %trunc_ln562, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 67 'icmp' 'icmp_ln562_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node abs1_1)   --->   "%or_ln562 = or i1 %icmp_ln562_1, i1 %icmp_ln562" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 68 'or' 'or_ln562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/2] (1.64ns)   --->   "%tmp_19 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 69 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node abs1_1)   --->   "%and_ln562 = and i1 %or_ln562, i1 %tmp_19" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 70 'and' 'and_ln562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_1 = select i1 %and_ln562, i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 71 'select' 'abs1_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 72 [7/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 72 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 73 [6/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 73 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 74 [5/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 74 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 75 [4/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 75 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 76 [3/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 76 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 77 [2/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 77 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 78 [1/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 78 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln551)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.14>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln553 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:553]   --->   Operation 79 'specpipeline' 'specpipeline_ln553' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln555 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:555]   --->   Operation 80 'specloopname' 'specloopname_ln555' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln565 = bitcast i32 %sub7_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 81 'bitcast' 'bitcast_ln565' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (1.14ns)   --->   "%write_ln565 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln565" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 82 'write' 'write_ln565' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln551 = br void %for.body.i129" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 83 'br' 'br_ln551' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('ii') [4]  (0 ns)
	'load' operation ('ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:551) on local variable 'ii' [11]  (0 ns)
	'add' operation ('ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:551) [14]  (0.708 ns)
	'store' operation ('store_ln551', /home/bsheh002/ADMM07/alveo/src/bp.cpp:551) of variable 'ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:551 on local variable 'ii' [46]  (0.387 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	fifo read operation ('x_hat_u_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:556) on port 'x_hat_u_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:556) [19]  (1.14 ns)
	'xor' operation ('xor_ln558', /home/bsheh002/ADMM07/alveo/src/bp.cpp:558) [22]  (0.21 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:557) [21]  (2.34 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:557) [21]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:557) [21]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:557) [21]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:557) [21]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:557) [21]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:557) [21]  (2.34 ns)

 <State 10>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', /home/bsheh002/ADMM07/alveo/src/bp.cpp:560) [31]  (1.65 ns)

 <State 11>: 1.88ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', /home/bsheh002/ADMM07/alveo/src/bp.cpp:560) [31]  (1.65 ns)
	'and' operation ('and_ln560', /home/bsheh002/ADMM07/alveo/src/bp.cpp:560) [32]  (0 ns)
	'select' operation ('abs0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:560) [33]  (0.227 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [43]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [43]  (2.34 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [43]  (2.34 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [43]  (2.34 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [43]  (2.34 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [43]  (2.34 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [43]  (2.34 ns)

 <State 19>: 1.14ns
The critical path consists of the following:
	fifo write operation ('write_ln565', /home/bsheh002/ADMM07/alveo/src/bp.cpp:565) on port 'z_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:565) [45]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
