// Seed: 2038116592
module module_0 (
    output id_0,
    input wire id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output logic id_8
);
  assign id_6 = id_1[1'b0];
  assign id_8 = id_5 & ~id_5;
  logic id_9;
  reg   id_10;
  defparam id_11.id_12 = 1;
  logic id_13, id_14;
  type_21(
      1, id_5, 1, id_12
  );
  logic id_15;
  always @("") id_10 <= 1;
endmodule
