--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Stache\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml debounce_fsmd_test.twx
debounce_fsmd_test.ncd -o debounce_fsmd_test.twr debounce_fsmd_test.pcf -ucf
Nexys3_master.ucf

Design file:              debounce_fsmd_test.ncd
Physical constraint file: debounce_fsmd_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 796 paths analyzed, 190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.041ns.
--------------------------------------------------------------------------------

Paths for end point d_reg_0 (SLICE_X26Y23.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd2 (FF)
  Destination:          d_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.430 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd2 to d_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd2
                                                       db_unit/state_reg_FSM_FFd2
    SLICE_X15Y49.D2      net (fanout=3)        0.442   db_unit/state_reg_FSM_FFd2
    SLICE_X15Y49.D       Tilo                  0.259   db_tick
                                                       db_unit/Mmux_db_tick11
    SLICE_X26Y23.CE      net (fanout=2)        2.506   db_tick
    SLICE_X26Y23.CLK     Tceck                 0.331   d_reg<3>
                                                       d_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.037ns logic, 2.948ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.430 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd2
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X15Y49.D3      net (fanout=13)       0.340   db_unit/state_reg_FSM_FFd1
    SLICE_X15Y49.D       Tilo                  0.259   db_tick
                                                       db_unit/Mmux_db_tick11
    SLICE_X26Y23.CE      net (fanout=2)        2.506   db_tick
    SLICE_X26Y23.CLK     Tceck                 0.331   d_reg<3>
                                                       d_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.037ns logic, 2.846ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point d_reg_2 (SLICE_X26Y23.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd2 (FF)
  Destination:          d_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.430 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd2 to d_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd2
                                                       db_unit/state_reg_FSM_FFd2
    SLICE_X15Y49.D2      net (fanout=3)        0.442   db_unit/state_reg_FSM_FFd2
    SLICE_X15Y49.D       Tilo                  0.259   db_tick
                                                       db_unit/Mmux_db_tick11
    SLICE_X26Y23.CE      net (fanout=2)        2.506   db_tick
    SLICE_X26Y23.CLK     Tceck                 0.295   d_reg<3>
                                                       d_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.001ns logic, 2.948ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.430 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd2
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X15Y49.D3      net (fanout=13)       0.340   db_unit/state_reg_FSM_FFd1
    SLICE_X15Y49.D       Tilo                  0.259   db_tick
                                                       db_unit/Mmux_db_tick11
    SLICE_X26Y23.CE      net (fanout=2)        2.506   db_tick
    SLICE_X26Y23.CLK     Tceck                 0.295   d_reg<3>
                                                       d_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.001ns logic, 2.846ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point d_reg_3 (SLICE_X26Y23.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd2 (FF)
  Destination:          d_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.430 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd2 to d_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd2
                                                       db_unit/state_reg_FSM_FFd2
    SLICE_X15Y49.D2      net (fanout=3)        0.442   db_unit/state_reg_FSM_FFd2
    SLICE_X15Y49.D       Tilo                  0.259   db_tick
                                                       db_unit/Mmux_db_tick11
    SLICE_X26Y23.CE      net (fanout=2)        2.506   db_tick
    SLICE_X26Y23.CLK     Tceck                 0.291   d_reg<3>
                                                       d_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.997ns logic, 2.948ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.430 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd2
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X15Y49.D3      net (fanout=13)       0.340   db_unit/state_reg_FSM_FFd1
    SLICE_X15Y49.D       Tilo                  0.259   db_tick
                                                       db_unit/Mmux_db_tick11
    SLICE_X26Y23.CE      net (fanout=2)        2.506   db_tick
    SLICE_X26Y23.CLK     Tceck                 0.291   d_reg<3>
                                                       d_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (0.997ns logic, 2.846ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point b_reg_7 (SLICE_X28Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_7 (FF)
  Destination:          b_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_reg_7 to b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.DQ      Tcko                  0.200   b_reg<7>
                                                       b_reg_7
    SLICE_X28Y23.D6      net (fanout=2)        0.022   b_reg<7>
    SLICE_X28Y23.CLK     Tah         (-Th)    -0.237   b_reg<7>
                                                       b_reg<7>_rt
                                                       Mcount_b_reg_xor<7>
                                                       b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_1 (SLICE_X28Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_1 (FF)
  Destination:          b_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_reg_1 to b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.200   b_reg<3>
                                                       b_reg_1
    SLICE_X28Y22.B5      net (fanout=2)        0.075   b_reg<1>
    SLICE_X28Y22.CLK     Tah         (-Th)    -0.234   b_reg<3>
                                                       b_reg<1>_rt
                                                       Mcount_b_reg_cy<3>
                                                       b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_5 (SLICE_X28Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_5 (FF)
  Destination:          b_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_reg_5 to b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.BQ      Tcko                  0.200   b_reg<7>
                                                       b_reg_5
    SLICE_X28Y23.B5      net (fanout=2)        0.076   b_reg<5>
    SLICE_X28Y23.CLK     Tah         (-Th)    -0.234   b_reg<7>
                                                       b_reg<5>_rt
                                                       Mcount_b_reg_xor<7>
                                                       b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: b_reg<3>/CLK
  Logical resource: b_reg_0/CK
  Location pin: SLICE_X28Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: b_reg<3>/CLK
  Logical resource: b_reg_1/CK
  Location pin: SLICE_X28Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.041|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 796 paths, 0 nets, and 153 connections

Design statistics:
   Minimum period:   4.041ns{1}   (Maximum frequency: 247.464MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 09 18:57:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 184 MB



