<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p503" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_503{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_503{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_503{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_503{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_503{left:96px;bottom:1038px;}
#t6_503{left:124px;bottom:1038px;letter-spacing:0.1px;word-spacing:-0.38px;}
#t7_503{left:124px;bottom:1017px;letter-spacing:0.1px;word-spacing:2.25px;}
#t8_503{left:124px;bottom:996px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_503{left:96px;bottom:968px;}
#ta_503{left:124px;bottom:968px;letter-spacing:0.14px;word-spacing:5.08px;}
#tb_503{left:489px;bottom:968px;}
#tc_503{left:507px;bottom:968px;letter-spacing:0.13px;word-spacing:5.08px;}
#td_503{left:124px;bottom:947px;letter-spacing:0.12px;word-spacing:-0.54px;}
#te_503{left:96px;bottom:910px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tf_503{left:420px;bottom:909px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_503{left:96px;bottom:888px;letter-spacing:0.13px;word-spacing:-0.48px;}
#th_503{left:96px;bottom:867px;letter-spacing:0.07px;word-spacing:-0.45px;}
#ti_503{left:96px;bottom:832px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_503{left:96px;bottom:810px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tk_503{left:647px;bottom:810px;}
#tl_503{left:660px;bottom:810px;letter-spacing:0.13px;}
#tm_503{left:96px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.4px;}
#tn_503{left:96px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.38px;}
#to_503{left:96px;bottom:717px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tp_503{left:320px;bottom:716px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tq_503{left:96px;bottom:695px;letter-spacing:0.13px;word-spacing:-1.09px;}
#tr_503{left:96px;bottom:674px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ts_503{left:96px;bottom:652px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_503{left:96px;bottom:616px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_503{left:331px;bottom:615px;letter-spacing:0.11px;word-spacing:-0.91px;}
#tv_503{left:96px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_503{left:96px;bottom:572px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tx_503{left:96px;bottom:537px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_503{left:96px;bottom:516px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tz_503{left:96px;bottom:479px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_503{left:333px;bottom:479px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_503{left:96px;bottom:457px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t12_503{left:96px;bottom:436px;letter-spacing:0.13px;word-spacing:-0.63px;}
#t13_503{left:96px;bottom:414px;letter-spacing:0.12px;word-spacing:-0.37px;}
#t14_503{left:96px;bottom:379px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t15_503{left:96px;bottom:358px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t16_503{left:96px;bottom:323px;letter-spacing:0.19px;word-spacing:-0.49px;}
#t17_503{left:96px;bottom:301px;letter-spacing:0.12px;}
#t18_503{left:96px;bottom:265px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t19_503{left:385px;bottom:264px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t1a_503{left:96px;bottom:243px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t1b_503{left:96px;bottom:208px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t1c_503{left:96px;bottom:186px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t1d_503{left:96px;bottom:165px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t1e_503{left:96px;bottom:144px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1f_503{left:96px;bottom:122px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1g_503{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_503{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_503{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_503{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_503{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_503{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_503{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_503{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_503{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts503" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg503Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg503" style="-webkit-user-select: none;"><object width="935" height="1210" data="503/503.svg" type="image/svg+xml" id="pdf503" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_503" class="t s1_503">System Resources </span><span id="t2_503" class="t s2_503">48 </span>
<span id="t3_503" class="t s3_503">24593—Rev. 3.41—June 2023 </span><span id="t4_503" class="t s3_503">AMD64 Technology </span>
<span id="t5_503" class="t s4_503">• </span><span id="t6_503" class="t s5_503">Virtualized, maskable, external-interrupt control and notification using the VIF and VIP bits in the </span>
<span id="t7_503" class="t s5_503">RFLAGS register. Virtualizing affects the operation of several instructions that manipulate the </span>
<span id="t8_503" class="t s5_503">RFLAGS.IF bit. </span>
<span id="t9_503" class="t s4_503">• </span><span id="ta_503" class="t s5_503">Selective intercept of software interrupts (INT</span><span id="tb_503" class="t s6_503">n </span><span id="tc_503" class="t s5_503">instructions) using the interrupt-redirection </span>
<span id="td_503" class="t s5_503">bitmap in the TSS. </span>
<span id="te_503" class="t s7_503">Protected-Mode Virtual Interrupts (PVI). </span><span id="tf_503" class="t s5_503">Bit 1. Setting PVI to 1 enables support for protected- </span>
<span id="tg_503" class="t s5_503">mode virtual interrupts. Clearing PVI to 0 disables this support. When PVI=1, hardware support of </span>
<span id="th_503" class="t s5_503">two bits in the RFLAGS register, VIF and VIP, is enabled. </span>
<span id="ti_503" class="t s5_503">Only the STI and CLI instructions are affected by enabling PVI. Unlike the case when CR0.VME=1, </span>
<span id="tj_503" class="t s5_503">the interrupt-redirection bitmap in the TSS cannot be used for selective INT</span><span id="tk_503" class="t s6_503">n </span><span id="tl_503" class="t s5_503">interception. </span>
<span id="tm_503" class="t s5_503">PVI enhancements are also supported in long mode. See Section 8.10 “Virtual Interrupts,” on </span>
<span id="tn_503" class="t s5_503">page 287 for more information on using PVI. </span>
<span id="to_503" class="t s7_503">Time-Stamp Disable (TSD). </span><span id="tp_503" class="t s5_503">Bit 2. The TSD bit allows software to control the privilege level at </span>
<span id="tq_503" class="t s5_503">which the time-stamp counter can be read. When TSD is cleared to 0, software running at any privilege </span>
<span id="tr_503" class="t s5_503">level can read the time-stamp counter using the RDTSC or RDTSCP instructions. When TSD is set to </span>
<span id="ts_503" class="t s5_503">1, only software running at privilege-level 0 can execute the RDTSC or RDTSCP instructions. </span>
<span id="tt_503" class="t s7_503">Debugging Extensions (DE). </span><span id="tu_503" class="t s5_503">Bit 3. Setting the DE bit to 1 enables the I/O breakpoint capability and </span>
<span id="tv_503" class="t s5_503">enforces treatment of the DR4 and DR5 registers as reserved. Software that accesses DR4 or DR5 </span>
<span id="tw_503" class="t s5_503">when DE=1 causes a invalid opcode exception (#UD). </span>
<span id="tx_503" class="t s5_503">When the DE bit is cleared to 0, I/O breakpoint capabilities are disabled. Software references to the </span>
<span id="ty_503" class="t s5_503">DR4 and DR5 registers are aliased to the DR6 and DR7 registers, respectively. </span>
<span id="tz_503" class="t s7_503">Page-Size Extensions (PSE). </span><span id="t10_503" class="t s5_503">Bit 4. Setting PSE to 1 enables the use of 4-Mbyte physical pages. </span>
<span id="t11_503" class="t s5_503">With PSE=1, the physical-page size is selected between 4 Kbytes and 4 Mbytes using the page- </span>
<span id="t12_503" class="t s5_503">directory entry page-size field (PS). Clearing PSE to 0 disables the use of 4-Mbyte physical pages and </span>
<span id="t13_503" class="t s5_503">restricts all physical pages to 4 Kbytes. </span>
<span id="t14_503" class="t s5_503">The PSE bit has no effect when physical-address extensions are enabled (CR4.PAE=1). Because long </span>
<span id="t15_503" class="t s5_503">mode requires CR4.PAE=1, the PSE bit is ignored when the processor is running in long mode. </span>
<span id="t16_503" class="t s5_503">See Section “4-Mbyte Page Translation,” on page 134 for more information on 4-Mbyte page </span>
<span id="t17_503" class="t s5_503">translation. </span>
<span id="t18_503" class="t s7_503">Physical-Address Extension (PAE). </span><span id="t19_503" class="t s5_503">Bit 5. Setting PAE to 1 enables the use of physical-address </span>
<span id="t1a_503" class="t s5_503">extensions and 2-Mbyte physical pages. Clearing PAE to 0 disables these features. </span>
<span id="t1b_503" class="t s5_503">With PAE=1, the page-translation data structures are expanded from 32 bits to 64 bits, allowing the </span>
<span id="t1c_503" class="t s5_503">translation of up to 52-bit physical addresses. Also, the physical-page size is selectable between </span>
<span id="t1d_503" class="t s5_503">4 Kbytes and 2 Mbytes using the page-directory-entry page-size field (PS). Long mode requires PAE </span>
<span id="t1e_503" class="t s5_503">to be enabled in order to use the 64-bit page-translation data structures to translate 64-bit virtual </span>
<span id="t1f_503" class="t s5_503">addresses to 52-bit physical addresses. </span>
<span id="t1g_503" class="t s8_503">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
