<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p197" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_197{left:533px;bottom:1140px;letter-spacing:-0.14px;}
#t2_197{left:566px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_197{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_197{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t5_197{left:83px;bottom:1076px;letter-spacing:0.18px;}
#t6_197{left:135px;bottom:1076px;letter-spacing:0.19px;word-spacing:0.02px;}
#t7_197{left:138px;bottom:1034px;letter-spacing:0.12px;word-spacing:0.03px;}
#t8_197{left:264px;bottom:1034px;letter-spacing:0.04px;}
#t9_197{left:323px;bottom:1034px;letter-spacing:0.11px;word-spacing:0.02px;}
#ta_197{left:137px;bottom:997px;letter-spacing:0.11px;}
#tb_197{left:165px;bottom:998px;letter-spacing:-0.19px;}
#tc_197{left:226px;bottom:997px;letter-spacing:0.11px;word-spacing:-0.01px;}
#td_197{left:138px;bottom:979px;letter-spacing:0.11px;}
#te_197{left:138px;bottom:942px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_197{left:321px;bottom:943px;letter-spacing:-0.12px;}
#tg_197{left:371px;bottom:943px;letter-spacing:-0.14px;}
#th_197{left:398px;bottom:943px;letter-spacing:-0.13px;}
#ti_197{left:445px;bottom:941px;letter-spacing:-0.03px;}
#tj_197{left:466px;bottom:943px;}
#tk_197{left:138px;bottom:904px;letter-spacing:0.11px;word-spacing:-0.08px;}
#tl_197{left:212px;bottom:904px;letter-spacing:0.11px;word-spacing:0.02px;}
#tm_197{left:360px;bottom:904px;letter-spacing:-0.19px;}
#tn_197{left:421px;bottom:904px;letter-spacing:0.11px;}
#to_197{left:480px;bottom:904px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tp_197{left:549px;bottom:904px;letter-spacing:0.1px;word-spacing:0.03px;}
#tq_197{left:632px;bottom:904px;letter-spacing:-0.19px;}
#tr_197{left:693px;bottom:904px;letter-spacing:0.1px;word-spacing:-0.07px;}
#ts_197{left:331px;bottom:827px;letter-spacing:0.13px;word-spacing:0.06px;}
#tt_197{left:419px;bottom:827px;letter-spacing:0.15px;word-spacing:0.01px;}
#tu_197{left:112px;bottom:808px;letter-spacing:-0.16px;}
#tv_197{left:135px;bottom:808px;letter-spacing:-0.16px;}
#tw_197{left:157px;bottom:808px;letter-spacing:-0.26px;}
#tx_197{left:725px;bottom:808px;}
#ty_197{left:747px;bottom:808px;}
#tz_197{left:815px;bottom:808px;}
#t10_197{left:117px;bottom:777px;letter-spacing:-0.11px;}
#t11_197{left:476px;bottom:777px;letter-spacing:-0.13px;}
#t12_197{left:292px;bottom:701px;letter-spacing:0.09px;word-spacing:0.09px;}
#t13_197{left:152px;bottom:672px;letter-spacing:-0.12px;}
#t14_197{left:368px;bottom:644px;letter-spacing:-0.14px;}
#t15_197{left:571px;bottom:661px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t16_197{left:574px;bottom:644px;letter-spacing:-0.18px;}
#t17_197{left:648px;bottom:661px;letter-spacing:-0.12px;}
#t18_197{left:650px;bottom:644px;letter-spacing:-0.27px;}
#t19_197{left:738px;bottom:644px;letter-spacing:-0.16px;}
#t1a_197{left:112px;bottom:644px;letter-spacing:-0.21px;}
#t1b_197{left:200px;bottom:644px;letter-spacing:-0.24px;}
#t1c_197{left:113px;bottom:617px;letter-spacing:-0.12px;}
#t1d_197{left:200px;bottom:617px;letter-spacing:-0.12px;}
#t1e_197{left:259px;bottom:617px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1f_197{left:259px;bottom:600px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1g_197{left:259px;bottom:566px;letter-spacing:-0.1px;word-spacing:-0.63px;}
#t1h_197{left:259px;bottom:549px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1i_197{left:259px;bottom:516px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t1j_197{left:259px;bottom:499px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t1k_197{left:259px;bottom:482px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1l_197{left:578px;bottom:617px;letter-spacing:-0.19px;}
#t1m_197{left:663px;bottom:617px;}
#t1n_197{left:722px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1o_197{left:721px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1p_197{left:115px;bottom:458px;letter-spacing:-0.15px;}
#t1q_197{left:199px;bottom:458px;letter-spacing:-0.1px;}
#t1r_197{left:259px;bottom:458px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1s_197{left:259px;bottom:441px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1t_197{left:259px;bottom:424px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1u_197{left:259px;bottom:391px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1v_197{left:259px;bottom:374px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1w_197{left:259px;bottom:340px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#t1x_197{left:259px;bottom:323px;letter-spacing:-0.1px;word-spacing:-0.1px;}
#t1y_197{left:259px;bottom:306px;letter-spacing:-0.09px;}
#t1z_197{left:259px;bottom:290px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t20_197{left:259px;bottom:273px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t21_197{left:259px;bottom:239px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t22_197{left:321px;bottom:239px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t23_197{left:259px;bottom:222px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t24_197{left:578px;bottom:458px;letter-spacing:-0.19px;}
#t25_197{left:663px;bottom:458px;}
#t26_197{left:752px;bottom:458px;letter-spacing:-0.13px;}

.s1_197{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_197{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_197{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_197{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_197{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s6_197{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_197{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_197{font-size:14px;font-family:sub_ArialMT_lsr;color:#030;}
.s9_197{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sa_197{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.sb_197{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.sc_197{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sd_197{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.se_197{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts197" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg197Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg197" style="-webkit-user-select: none;"><object width="935" height="1210" data="197/197.svg" type="image/svg+xml" id="pdf197" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_197" class="t s1_197">9.24 </span><span id="t2_197" class="t s1_197">HWREna Register (CP0 Register 7, Select 0) </span>
<span id="t3_197" class="t s2_197">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t4_197" class="t s2_197">197 </span>
<span id="t5_197" class="t s3_197">9.24 </span><span id="t6_197" class="t s3_197">HWREna Register (CP0 Register 7, Select 0) </span>
<span id="t7_197" class="t s4_197">Compliance Level: </span><span id="t8_197" class="t s5_197">Required </span><span id="t9_197" class="t s6_197">(Release 2). </span>
<span id="ta_197" class="t s6_197">The </span><span id="tb_197" class="t s7_197">HWREna </span><span id="tc_197" class="t s6_197">register contains a bit mask that determines which hardware registers are accessible via the RDHWR </span>
<span id="td_197" class="t s6_197">instruction when that instruction is executed in a mode in which coprocessor 0 is not enabled. </span>
<span id="te_197" class="t s6_197">Release 6 adds access to CP0 </span><span id="tf_197" class="t s7_197">PerfCnt </span><span id="tg_197" class="t s8_197">and </span><span id="th_197" class="t s7_197">Config5 </span>
<span id="ti_197" class="t s9_197">XNP </span>
<span id="tj_197" class="t s7_197">. </span>
<span id="tk_197" class="t sa_197">Figure 9.27 </span><span id="tl_197" class="t s6_197">shows the format of the </span><span id="tm_197" class="t s7_197">HWREna </span><span id="tn_197" class="t s6_197">Register; </span><span id="to_197" class="t sa_197">Table 9.41 </span><span id="tp_197" class="t s6_197">describes the </span><span id="tq_197" class="t s7_197">HWREna </span><span id="tr_197" class="t s6_197">register fields. </span>
<span id="ts_197" class="t sb_197">Figure 9.27 </span><span id="tt_197" class="t sb_197">HWREna Register Format </span>
<span id="tu_197" class="t sc_197">31 </span><span id="tv_197" class="t sc_197">30 </span><span id="tw_197" class="t sc_197">29 </span><span id="tx_197" class="t sc_197">4 </span><span id="ty_197" class="t sc_197">3 </span><span id="tz_197" class="t sc_197">0 </span>
<span id="t10_197" class="t sd_197">Impl </span><span id="t11_197" class="t sd_197">Mask </span>
<span id="t12_197" class="t sb_197">Table 9.41 HWREna Register Field Descriptions </span>
<span id="t13_197" class="t s1_197">Fields </span>
<span id="t14_197" class="t s1_197">Description </span>
<span id="t15_197" class="t s1_197">Read / </span>
<span id="t16_197" class="t s1_197">Write </span>
<span id="t17_197" class="t s1_197">Reset </span>
<span id="t18_197" class="t s1_197">State </span><span id="t19_197" class="t s1_197">Compliance </span><span id="t1a_197" class="t s1_197">Name </span><span id="t1b_197" class="t s1_197">Bits </span>
<span id="t1c_197" class="t sd_197">31..30 </span><span id="t1d_197" class="t sd_197">Impl </span><span id="t1e_197" class="t sd_197">These bits enable access to the implementation- </span>
<span id="t1f_197" class="t sd_197">dependent hardware registers 31 and 30. </span>
<span id="t1g_197" class="t sd_197">If a register is not implemented, the corresponding bit </span>
<span id="t1h_197" class="t sd_197">returns a zero and is ignored on write. </span>
<span id="t1i_197" class="t sd_197">If a register is implemented, access to that register is </span>
<span id="t1j_197" class="t sd_197">enabled if the corresponding bit in this field is a 1 and </span>
<span id="t1k_197" class="t sd_197">disabled if the corresponding bit is a 0. </span>
<span id="t1l_197" class="t sd_197">R/W </span><span id="t1m_197" class="t sd_197">0 </span><span id="t1n_197" class="t sd_197">Optional - Reserved </span>
<span id="t1o_197" class="t sd_197">for Implementations </span>
<span id="t1p_197" class="t sd_197">Mask </span><span id="t1q_197" class="t sd_197">29..0 </span><span id="t1r_197" class="t sd_197">Each bit in this field enables access by the RDHWR </span>
<span id="t1s_197" class="t sd_197">instruction to a particular hardware register (which </span>
<span id="t1t_197" class="t sd_197">may not be an actual register). </span>
<span id="t1u_197" class="t sd_197">If RDHWR register ‘n’ is not implemented, bit ‘n’ of </span>
<span id="t1v_197" class="t sd_197">this field returns a zero and is ignored on a write. </span>
<span id="t1w_197" class="t sd_197">If RDHWR register ‘n’ is implemented, access to the </span>
<span id="t1x_197" class="t sd_197">register is enabled if bit ‘n’ in this field is a 1 and dis- </span>
<span id="t1y_197" class="t sd_197">abled if bit ‘n’ of this field is a 0. </span>
<span id="t1z_197" class="t sd_197">See the RDHWR instruction for a list of valid hard- </span>
<span id="t20_197" class="t sd_197">ware registers. </span>
<span id="t21_197" class="t se_197">Table 9.42 </span><span id="t22_197" class="t sd_197">lists the RDHWR registers, and register </span>
<span id="t23_197" class="t sd_197">number ‘n’ corresponds to bit ‘n’ in this field. </span>
<span id="t24_197" class="t sd_197">R/W </span><span id="t25_197" class="t sd_197">0 </span><span id="t26_197" class="t sd_197">Required </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
