0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.srcs/sources_1/new/melay.v,1648399064,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.srcs/sources_1/new/test_bench.v,,MSL_using_LFSR;melay_2s_complement,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.srcs/sources_1/new/test_bench.v,1648398970,verilog,,,,test_melay_2s_complement,,,,,,,,
