
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007da0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407da0  00407da0  00017da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008b4  20400000  00407da8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001d8  204008b4  0040865c  000208b4  2**2
                  ALLOC
  4 .stack        00002004  20400a8c  00408834  000208b4  2**0
                  ALLOC
  5 .heap         00000200  20402a90  0040a838  000208b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000e86f  00000000  00000000  0002093b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000243f  00000000  00000000  0002f1aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005707  00000000  00000000  000315e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b40  00000000  00000000  00036cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b08  00000000  00000000  00037830  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001fd2f  00000000  00000000  00038338  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000cd36  00000000  00000000  00058067  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008bff7  00000000  00000000  00064d9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000028cc  00000000  00000000  000f0d94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402a90 	.word	0x20402a90
  400004:	004010b5 	.word	0x004010b5
  400008:	004010b1 	.word	0x004010b1
  40000c:	004010b1 	.word	0x004010b1
  400010:	004010b1 	.word	0x004010b1
  400014:	004010b1 	.word	0x004010b1
  400018:	004010b1 	.word	0x004010b1
	...
  40002c:	004010b1 	.word	0x004010b1
  400030:	004010b1 	.word	0x004010b1
  400034:	00000000 	.word	0x00000000
  400038:	004010b1 	.word	0x004010b1
  40003c:	004010b1 	.word	0x004010b1
  400040:	004010b1 	.word	0x004010b1
  400044:	004010b1 	.word	0x004010b1
  400048:	004010b1 	.word	0x004010b1
  40004c:	004010b1 	.word	0x004010b1
  400050:	004010b1 	.word	0x004010b1
  400054:	004010b1 	.word	0x004010b1
  400058:	004010b1 	.word	0x004010b1
  40005c:	004010b1 	.word	0x004010b1
  400060:	004010b1 	.word	0x004010b1
  400064:	00000000 	.word	0x00000000
  400068:	00400d8d 	.word	0x00400d8d
  40006c:	00400da1 	.word	0x00400da1
  400070:	00400db5 	.word	0x00400db5
  400074:	004010b1 	.word	0x004010b1
  400078:	004010b1 	.word	0x004010b1
  40007c:	004010b1 	.word	0x004010b1
  400080:	00400dc9 	.word	0x00400dc9
  400084:	00400ddd 	.word	0x00400ddd
  400088:	004010b1 	.word	0x004010b1
  40008c:	004010b1 	.word	0x004010b1
  400090:	004010b1 	.word	0x004010b1
  400094:	004010b1 	.word	0x004010b1
  400098:	004010b1 	.word	0x004010b1
  40009c:	004010b1 	.word	0x004010b1
  4000a0:	004010b1 	.word	0x004010b1
  4000a4:	004010b1 	.word	0x004010b1
  4000a8:	004010b1 	.word	0x004010b1
  4000ac:	004010b1 	.word	0x004010b1
  4000b0:	004010b1 	.word	0x004010b1
  4000b4:	00400ca9 	.word	0x00400ca9
  4000b8:	004010b1 	.word	0x004010b1
  4000bc:	004010b1 	.word	0x004010b1
  4000c0:	004010b1 	.word	0x004010b1
  4000c4:	004010b1 	.word	0x004010b1
  4000c8:	004010b1 	.word	0x004010b1
  4000cc:	004010b1 	.word	0x004010b1
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004010b1 	.word	0x004010b1
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004010b1 	.word	0x004010b1
  4000e0:	00400cbd 	.word	0x00400cbd
  4000e4:	004010b1 	.word	0x004010b1
  4000e8:	004010b1 	.word	0x004010b1
  4000ec:	004010b1 	.word	0x004010b1
  4000f0:	004010b1 	.word	0x004010b1
  4000f4:	004010b1 	.word	0x004010b1
  4000f8:	004010b1 	.word	0x004010b1
  4000fc:	004010b1 	.word	0x004010b1
  400100:	004010b1 	.word	0x004010b1
  400104:	004010b1 	.word	0x004010b1
  400108:	004010b1 	.word	0x004010b1
  40010c:	004010b1 	.word	0x004010b1
  400110:	004010b1 	.word	0x004010b1
	...
  400120:	004010b1 	.word	0x004010b1
  400124:	004010b1 	.word	0x004010b1
  400128:	004010b1 	.word	0x004010b1
  40012c:	004010b1 	.word	0x004010b1
  400130:	004010b1 	.word	0x004010b1
  400134:	00000000 	.word	0x00000000
  400138:	004010b1 	.word	0x004010b1
  40013c:	004010b1 	.word	0x004010b1

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008b4 	.word	0x204008b4
  40015c:	00000000 	.word	0x00000000
  400160:	00407da8 	.word	0x00407da8

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008b8 	.word	0x204008b8
  400190:	00407da8 	.word	0x00407da8
  400194:	00407da8 	.word	0x00407da8
  400198:	00000000 	.word	0x00000000

0040019c <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40019c:	4b04      	ldr	r3, [pc, #16]	; (4001b0 <AFEC_Temp_callback+0x14>)
  40019e:	220b      	movs	r2, #11
  4001a0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001a2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001a4:	4b03      	ldr	r3, [pc, #12]	; (4001b4 <AFEC_Temp_callback+0x18>)
  4001a6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001a8:	2201      	movs	r2, #1
  4001aa:	4b03      	ldr	r3, [pc, #12]	; (4001b8 <AFEC_Temp_callback+0x1c>)
  4001ac:	701a      	strb	r2, [r3, #0]
  4001ae:	4770      	bx	lr
  4001b0:	4003c000 	.word	0x4003c000
  4001b4:	204008d4 	.word	0x204008d4
  4001b8:	204008d0 	.word	0x204008d0

004001bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001be:	b083      	sub	sp, #12
  4001c0:	4605      	mov	r5, r0
  4001c2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001c4:	2300      	movs	r3, #0
  4001c6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001c8:	4b29      	ldr	r3, [pc, #164]	; (400270 <usart_serial_getchar+0xb4>)
  4001ca:	4298      	cmp	r0, r3
  4001cc:	d107      	bne.n	4001de <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4001ce:	461f      	mov	r7, r3
  4001d0:	4e28      	ldr	r6, [pc, #160]	; (400274 <usart_serial_getchar+0xb8>)
  4001d2:	4621      	mov	r1, r4
  4001d4:	4638      	mov	r0, r7
  4001d6:	47b0      	blx	r6
  4001d8:	2800      	cmp	r0, #0
  4001da:	d1fa      	bne.n	4001d2 <usart_serial_getchar+0x16>
  4001dc:	e015      	b.n	40020a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b26      	ldr	r3, [pc, #152]	; (400278 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d107      	bne.n	4001f4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4001e4:	461f      	mov	r7, r3
  4001e6:	4e23      	ldr	r6, [pc, #140]	; (400274 <usart_serial_getchar+0xb8>)
  4001e8:	4621      	mov	r1, r4
  4001ea:	4638      	mov	r0, r7
  4001ec:	47b0      	blx	r6
  4001ee:	2800      	cmp	r0, #0
  4001f0:	d1fa      	bne.n	4001e8 <usart_serial_getchar+0x2c>
  4001f2:	e015      	b.n	400220 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001f4:	4b21      	ldr	r3, [pc, #132]	; (40027c <usart_serial_getchar+0xc0>)
  4001f6:	4298      	cmp	r0, r3
  4001f8:	d107      	bne.n	40020a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  4001fa:	461f      	mov	r7, r3
  4001fc:	4e1d      	ldr	r6, [pc, #116]	; (400274 <usart_serial_getchar+0xb8>)
  4001fe:	4621      	mov	r1, r4
  400200:	4638      	mov	r0, r7
  400202:	47b0      	blx	r6
  400204:	2800      	cmp	r0, #0
  400206:	d1fa      	bne.n	4001fe <usart_serial_getchar+0x42>
  400208:	e017      	b.n	40023a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40020a:	4b1d      	ldr	r3, [pc, #116]	; (400280 <usart_serial_getchar+0xc4>)
  40020c:	429d      	cmp	r5, r3
  40020e:	d107      	bne.n	400220 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400210:	461f      	mov	r7, r3
  400212:	4e18      	ldr	r6, [pc, #96]	; (400274 <usart_serial_getchar+0xb8>)
  400214:	4621      	mov	r1, r4
  400216:	4638      	mov	r0, r7
  400218:	47b0      	blx	r6
  40021a:	2800      	cmp	r0, #0
  40021c:	d1fa      	bne.n	400214 <usart_serial_getchar+0x58>
  40021e:	e019      	b.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400220:	4b18      	ldr	r3, [pc, #96]	; (400284 <usart_serial_getchar+0xc8>)
  400222:	429d      	cmp	r5, r3
  400224:	d109      	bne.n	40023a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400226:	461e      	mov	r6, r3
  400228:	4d17      	ldr	r5, [pc, #92]	; (400288 <usart_serial_getchar+0xcc>)
  40022a:	a901      	add	r1, sp, #4
  40022c:	4630      	mov	r0, r6
  40022e:	47a8      	blx	r5
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400234:	9b01      	ldr	r3, [sp, #4]
  400236:	7023      	strb	r3, [r4, #0]
  400238:	e018      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40023a:	4b14      	ldr	r3, [pc, #80]	; (40028c <usart_serial_getchar+0xd0>)
  40023c:	429d      	cmp	r5, r3
  40023e:	d109      	bne.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400240:	461e      	mov	r6, r3
  400242:	4d11      	ldr	r5, [pc, #68]	; (400288 <usart_serial_getchar+0xcc>)
  400244:	a901      	add	r1, sp, #4
  400246:	4630      	mov	r0, r6
  400248:	47a8      	blx	r5
  40024a:	2800      	cmp	r0, #0
  40024c:	d1fa      	bne.n	400244 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  40024e:	9b01      	ldr	r3, [sp, #4]
  400250:	7023      	strb	r3, [r4, #0]
  400252:	e00b      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400254:	4b0e      	ldr	r3, [pc, #56]	; (400290 <usart_serial_getchar+0xd4>)
  400256:	429d      	cmp	r5, r3
  400258:	d108      	bne.n	40026c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d0a      	ldr	r5, [pc, #40]	; (400288 <usart_serial_getchar+0xcc>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40026c:	b003      	add	sp, #12
  40026e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400270:	400e0800 	.word	0x400e0800
  400274:	00400f81 	.word	0x00400f81
  400278:	400e0a00 	.word	0x400e0a00
  40027c:	400e1a00 	.word	0x400e1a00
  400280:	400e1c00 	.word	0x400e1c00
  400284:	40024000 	.word	0x40024000
  400288:	00401099 	.word	0x00401099
  40028c:	40028000 	.word	0x40028000
  400290:	4002c000 	.word	0x4002c000

00400294 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400298:	4b2a      	ldr	r3, [pc, #168]	; (400344 <usart_serial_putchar+0xb0>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461e      	mov	r6, r3
  4002a0:	4d29      	ldr	r5, [pc, #164]	; (400348 <usart_serial_putchar+0xb4>)
  4002a2:	4621      	mov	r1, r4
  4002a4:	4630      	mov	r0, r6
  4002a6:	47a8      	blx	r5
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1fa      	bne.n	4002a2 <usart_serial_putchar+0xe>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002b0:	4b26      	ldr	r3, [pc, #152]	; (40034c <usart_serial_putchar+0xb8>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b6:	461e      	mov	r6, r3
  4002b8:	4d23      	ldr	r5, [pc, #140]	; (400348 <usart_serial_putchar+0xb4>)
  4002ba:	4621      	mov	r1, r4
  4002bc:	4630      	mov	r0, r6
  4002be:	47a8      	blx	r5
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1fa      	bne.n	4002ba <usart_serial_putchar+0x26>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b21      	ldr	r3, [pc, #132]	; (400350 <usart_serial_putchar+0xbc>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	461e      	mov	r6, r3
  4002d0:	4d1d      	ldr	r5, [pc, #116]	; (400348 <usart_serial_putchar+0xb4>)
  4002d2:	4621      	mov	r1, r4
  4002d4:	4630      	mov	r0, r6
  4002d6:	47a8      	blx	r5
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1fa      	bne.n	4002d2 <usart_serial_putchar+0x3e>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002e0:	4b1c      	ldr	r3, [pc, #112]	; (400354 <usart_serial_putchar+0xc0>)
  4002e2:	4298      	cmp	r0, r3
  4002e4:	d108      	bne.n	4002f8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002e6:	461e      	mov	r6, r3
  4002e8:	4d17      	ldr	r5, [pc, #92]	; (400348 <usart_serial_putchar+0xb4>)
  4002ea:	4621      	mov	r1, r4
  4002ec:	4630      	mov	r0, r6
  4002ee:	47a8      	blx	r5
  4002f0:	2800      	cmp	r0, #0
  4002f2:	d1fa      	bne.n	4002ea <usart_serial_putchar+0x56>
		return 1;
  4002f4:	2001      	movs	r0, #1
  4002f6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f8:	4b17      	ldr	r3, [pc, #92]	; (400358 <usart_serial_putchar+0xc4>)
  4002fa:	4298      	cmp	r0, r3
  4002fc:	d108      	bne.n	400310 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d16      	ldr	r5, [pc, #88]	; (40035c <usart_serial_putchar+0xc8>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x6e>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400310:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0xcc>)
  400312:	4298      	cmp	r0, r3
  400314:	d108      	bne.n	400328 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400316:	461e      	mov	r6, r3
  400318:	4d10      	ldr	r5, [pc, #64]	; (40035c <usart_serial_putchar+0xc8>)
  40031a:	4621      	mov	r1, r4
  40031c:	4630      	mov	r0, r6
  40031e:	47a8      	blx	r5
  400320:	2800      	cmp	r0, #0
  400322:	d1fa      	bne.n	40031a <usart_serial_putchar+0x86>
		return 1;
  400324:	2001      	movs	r0, #1
  400326:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400328:	4b0e      	ldr	r3, [pc, #56]	; (400364 <usart_serial_putchar+0xd0>)
  40032a:	4298      	cmp	r0, r3
  40032c:	d108      	bne.n	400340 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  40032e:	461e      	mov	r6, r3
  400330:	4d0a      	ldr	r5, [pc, #40]	; (40035c <usart_serial_putchar+0xc8>)
  400332:	4621      	mov	r1, r4
  400334:	4630      	mov	r0, r6
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	d1fa      	bne.n	400332 <usart_serial_putchar+0x9e>
		return 1;
  40033c:	2001      	movs	r0, #1
  40033e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400340:	2000      	movs	r0, #0
}
  400342:	bd70      	pop	{r4, r5, r6, pc}
  400344:	400e0800 	.word	0x400e0800
  400348:	00400f6d 	.word	0x00400f6d
  40034c:	400e0a00 	.word	0x400e0a00
  400350:	400e1a00 	.word	0x400e1a00
  400354:	400e1c00 	.word	0x400e1c00
  400358:	40024000 	.word	0x40024000
  40035c:	00401081 	.word	0x00401081
  400360:	40028000 	.word	0x40028000
  400364:	4002c000 	.word	0x4002c000

00400368 <RTC_init>:
   */
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  return(ul_temp);
}

void RTC_init(){
  400368:	b530      	push	{r4, r5, lr}
  40036a:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  40036c:	2002      	movs	r0, #2
  40036e:	4b13      	ldr	r3, [pc, #76]	; (4003bc <RTC_init+0x54>)
  400370:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  400372:	4c13      	ldr	r4, [pc, #76]	; (4003c0 <RTC_init+0x58>)
  400374:	2100      	movs	r1, #0
  400376:	4620      	mov	r0, r4
  400378:	4b12      	ldr	r3, [pc, #72]	; (4003c4 <RTC_init+0x5c>)
  40037a:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  40037c:	2330      	movs	r3, #48	; 0x30
  40037e:	9300      	str	r3, [sp, #0]
  400380:	231d      	movs	r3, #29
  400382:	220b      	movs	r2, #11
  400384:	f240 71e1 	movw	r1, #2017	; 0x7e1
  400388:	4620      	mov	r0, r4
  40038a:	4d0f      	ldr	r5, [pc, #60]	; (4003c8 <RTC_init+0x60>)
  40038c:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40038e:	2300      	movs	r3, #0
  400390:	222f      	movs	r2, #47	; 0x2f
  400392:	2111      	movs	r1, #17
  400394:	4620      	mov	r0, r4
  400396:	4d0d      	ldr	r5, [pc, #52]	; (4003cc <RTC_init+0x64>)
  400398:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40039a:	4b0d      	ldr	r3, [pc, #52]	; (4003d0 <RTC_init+0x68>)
  40039c:	2204      	movs	r2, #4
  40039e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003a2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003a6:	2100      	movs	r1, #0
  4003a8:	f883 1302 	strb.w	r1, [r3, #770]	; 0x302
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003ac:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTC_IRQn);
	NVIC_SetPriority(RTC_IRQn, 0);
	NVIC_EnableIRQ(RTC_IRQn);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  4003ae:	2102      	movs	r1, #2
  4003b0:	4620      	mov	r0, r4
  4003b2:	4b08      	ldr	r3, [pc, #32]	; (4003d4 <RTC_init+0x6c>)
  4003b4:	4798      	blx	r3
}
  4003b6:	b003      	add	sp, #12
  4003b8:	bd30      	pop	{r4, r5, pc}
  4003ba:	bf00      	nop
  4003bc:	00400f19 	.word	0x00400f19
  4003c0:	400e1860 	.word	0x400e1860
  4003c4:	004005fd 	.word	0x004005fd
  4003c8:	00400705 	.word	0x00400705
  4003cc:	00400675 	.word	0x00400675
  4003d0:	e000e100 	.word	0xe000e100
  4003d4:	00400615 	.word	0x00400615

004003d8 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4003d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4003dc:	b093      	sub	sp, #76	; 0x4c

	/* Initialize the SAM system. */
	sysclk_init();
  4003de:	4b5b      	ldr	r3, [pc, #364]	; (40054c <main+0x174>)
  4003e0:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4003e2:	200a      	movs	r0, #10
  4003e4:	4c5a      	ldr	r4, [pc, #360]	; (400550 <main+0x178>)
  4003e6:	47a0      	blx	r4
  4003e8:	200b      	movs	r0, #11
  4003ea:	47a0      	blx	r4
  4003ec:	200c      	movs	r0, #12
  4003ee:	47a0      	blx	r4
  4003f0:	2010      	movs	r0, #16
  4003f2:	47a0      	blx	r4
  4003f4:	2011      	movs	r0, #17
  4003f6:	47a0      	blx	r4
  ioport_init();
  board_init();
  4003f8:	4b56      	ldr	r3, [pc, #344]	; (400554 <main+0x17c>)
  4003fa:	4798      	blx	r3
  
  	/** Inicializa RTC */
  	RTC_init();
  4003fc:	4b56      	ldr	r3, [pc, #344]	; (400558 <main+0x180>)
  4003fe:	4798      	blx	r3
  400400:	200e      	movs	r0, #14
  400402:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400404:	4e55      	ldr	r6, [pc, #340]	; (40055c <main+0x184>)
  400406:	4b56      	ldr	r3, [pc, #344]	; (400560 <main+0x188>)
  400408:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40040a:	4a56      	ldr	r2, [pc, #344]	; (400564 <main+0x18c>)
  40040c:	4b56      	ldr	r3, [pc, #344]	; (400568 <main+0x190>)
  40040e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400410:	4a56      	ldr	r2, [pc, #344]	; (40056c <main+0x194>)
  400412:	4b57      	ldr	r3, [pc, #348]	; (400570 <main+0x198>)
  400414:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  400416:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40041a:	9303      	str	r3, [sp, #12]
	usart_settings.char_length = opt->charlength;
  40041c:	23c0      	movs	r3, #192	; 0xc0
  40041e:	9304      	str	r3, [sp, #16]
	usart_settings.parity_type = opt->paritytype;
  400420:	f44f 6700 	mov.w	r7, #2048	; 0x800
  400424:	9705      	str	r7, [sp, #20]
	usart_settings.stop_bits= opt->stopbits;
  400426:	2500      	movs	r5, #0
  400428:	9506      	str	r5, [sp, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40042a:	9507      	str	r5, [sp, #28]
  40042c:	200e      	movs	r0, #14
  40042e:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400430:	4a50      	ldr	r2, [pc, #320]	; (400574 <main+0x19c>)
  400432:	a903      	add	r1, sp, #12
  400434:	4630      	mov	r0, r6
  400436:	4b50      	ldr	r3, [pc, #320]	; (400578 <main+0x1a0>)
  400438:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40043a:	4630      	mov	r0, r6
  40043c:	4b4f      	ldr	r3, [pc, #316]	; (40057c <main+0x1a4>)
  40043e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400440:	4630      	mov	r0, r6
  400442:	4b4f      	ldr	r3, [pc, #316]	; (400580 <main+0x1a8>)
  400444:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400446:	4e4f      	ldr	r6, [pc, #316]	; (400584 <main+0x1ac>)
  400448:	6833      	ldr	r3, [r6, #0]
  40044a:	4629      	mov	r1, r5
  40044c:	6898      	ldr	r0, [r3, #8]
  40044e:	4c4e      	ldr	r4, [pc, #312]	; (400588 <main+0x1b0>)
  400450:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400452:	6833      	ldr	r3, [r6, #0]
  400454:	4629      	mov	r1, r5
  400456:	6858      	ldr	r0, [r3, #4]
  400458:	47a0      	blx	r4

  /* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  40045a:	484c      	ldr	r0, [pc, #304]	; (40058c <main+0x1b4>)
  40045c:	4b4c      	ldr	r3, [pc, #304]	; (400590 <main+0x1b8>)
  40045e:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400460:	4c4c      	ldr	r4, [pc, #304]	; (400594 <main+0x1bc>)
  400462:	4620      	mov	r0, r4
  400464:	4b4c      	ldr	r3, [pc, #304]	; (400598 <main+0x1c0>)
  400466:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400468:	a80c      	add	r0, sp, #48	; 0x30
  40046a:	4b4c      	ldr	r3, [pc, #304]	; (40059c <main+0x1c4>)
  40046c:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  40046e:	a90c      	add	r1, sp, #48	; 0x30
  400470:	4620      	mov	r0, r4
  400472:	4b4b      	ldr	r3, [pc, #300]	; (4005a0 <main+0x1c8>)
  400474:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  400476:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400478:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  40047c:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  40047e:	2301      	movs	r3, #1
  400480:	4a48      	ldr	r2, [pc, #288]	; (4005a4 <main+0x1cc>)
  400482:	210b      	movs	r1, #11
  400484:	4620      	mov	r0, r4
  400486:	4e48      	ldr	r6, [pc, #288]	; (4005a8 <main+0x1d0>)
  400488:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  40048a:	a80b      	add	r0, sp, #44	; 0x2c
  40048c:	4b47      	ldr	r3, [pc, #284]	; (4005ac <main+0x1d4>)
  40048e:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400490:	f88d 502d 	strb.w	r5, [sp, #45]	; 0x2d
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  400494:	aa0b      	add	r2, sp, #44	; 0x2c
  400496:	210b      	movs	r1, #11
  400498:	4620      	mov	r0, r4
  40049a:	4b45      	ldr	r3, [pc, #276]	; (4005b0 <main+0x1d8>)
  40049c:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40049e:	230b      	movs	r3, #11
  4004a0:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4004a2:	f44f 7300 	mov.w	r3, #512	; 0x200
  4004a6:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4004a8:	a809      	add	r0, sp, #36	; 0x24
  4004aa:	4b42      	ldr	r3, [pc, #264]	; (4005b4 <main+0x1dc>)
  4004ac:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4004ae:	a909      	add	r1, sp, #36	; 0x24
  4004b0:	4620      	mov	r0, r4
  4004b2:	4b41      	ldr	r3, [pc, #260]	; (4005b8 <main+0x1e0>)
  4004b4:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4004b6:	6167      	str	r7, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  4004b8:	2302      	movs	r3, #2
  4004ba:	6023      	str	r3, [r4, #0]
  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);

	while (1) {
		if(is_conversion_done == true) {
  4004bc:	4c3f      	ldr	r4, [pc, #252]	; (4005bc <main+0x1e4>)
			is_conversion_done = false;
	
			rtc_get_time(RTC, &hora, &minuto, &segundo);
  4004be:	4d40      	ldr	r5, [pc, #256]	; (4005c0 <main+0x1e8>)
  4004c0:	f8df 8124 	ldr.w	r8, [pc, #292]	; 4005e8 <main+0x210>
			sprintf(bufferTime, "Hora atual: %d:%d:%d \n", hora,minuto,segundo);
			printf(bufferTime);
      
		  printf("Temp : %d \r\n",convert_adc_to_temp(g_ul_value));
  4004c4:	4f3f      	ldr	r7, [pc, #252]	; (4005c4 <main+0x1ec>)
		  afec_start_software_conversion(AFEC0);
		  delay_s(1);
  4004c6:	f8df 9124 	ldr.w	r9, [pc, #292]	; 4005ec <main+0x214>
  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);

	while (1) {
		if(is_conversion_done == true) {
  4004ca:	7823      	ldrb	r3, [r4, #0]
  4004cc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4004d0:	d0fb      	beq.n	4004ca <main+0xf2>
			is_conversion_done = false;
  4004d2:	2300      	movs	r3, #0
  4004d4:	7023      	strb	r3, [r4, #0]
	
			rtc_get_time(RTC, &hora, &minuto, &segundo);
  4004d6:	f8df a118 	ldr.w	sl, [pc, #280]	; 4005f0 <main+0x218>
  4004da:	4e3b      	ldr	r6, [pc, #236]	; (4005c8 <main+0x1f0>)
  4004dc:	462b      	mov	r3, r5
  4004de:	4652      	mov	r2, sl
  4004e0:	4631      	mov	r1, r6
  4004e2:	4640      	mov	r0, r8
  4004e4:	f8df b10c 	ldr.w	fp, [pc, #268]	; 4005f4 <main+0x21c>
  4004e8:	47d8      	blx	fp
			sprintf(bufferTime, "Hora atual: %d:%d:%d \n", hora,minuto,segundo);
  4004ea:	f8da 3000 	ldr.w	r3, [sl]
  4004ee:	6832      	ldr	r2, [r6, #0]
  4004f0:	4e36      	ldr	r6, [pc, #216]	; (4005cc <main+0x1f4>)
  4004f2:	6829      	ldr	r1, [r5, #0]
  4004f4:	9100      	str	r1, [sp, #0]
  4004f6:	4936      	ldr	r1, [pc, #216]	; (4005d0 <main+0x1f8>)
  4004f8:	4630      	mov	r0, r6
  4004fa:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 4005f8 <main+0x220>
  4004fe:	47d0      	blx	sl
			printf(bufferTime);
  400500:	4630      	mov	r0, r6
  400502:	4e34      	ldr	r6, [pc, #208]	; (4005d4 <main+0x1fc>)
  400504:	47b0      	blx	r6
      
		  printf("Temp : %d \r\n",convert_adc_to_temp(g_ul_value));
  400506:	4b34      	ldr	r3, [pc, #208]	; (4005d8 <main+0x200>)
  400508:	681a      	ldr	r2, [r3, #0]
  40050a:	f640 43e4 	movw	r3, #3300	; 0xce4
  40050e:	fb03 f202 	mul.w	r2, r3, r2
  400512:	4b32      	ldr	r3, [pc, #200]	; (4005dc <main+0x204>)
  400514:	fba3 1302 	umull	r1, r3, r3, r2
  400518:	1ad2      	subs	r2, r2, r3
  40051a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  40051e:	0adb      	lsrs	r3, r3, #11
  400520:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
  400524:	2164      	movs	r1, #100	; 0x64
  400526:	fb01 f303 	mul.w	r3, r1, r3
  40052a:	fb87 2103 	smull	r2, r1, r7, r3
  40052e:	4419      	add	r1, r3
  400530:	17db      	asrs	r3, r3, #31
  400532:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
  400536:	311b      	adds	r1, #27
  400538:	4829      	ldr	r0, [pc, #164]	; (4005e0 <main+0x208>)
  40053a:	47b0      	blx	r6
  40053c:	2202      	movs	r2, #2
  40053e:	4b15      	ldr	r3, [pc, #84]	; (400594 <main+0x1bc>)
  400540:	601a      	str	r2, [r3, #0]
		  afec_start_software_conversion(AFEC0);
		  delay_s(1);
  400542:	4648      	mov	r0, r9
  400544:	4b27      	ldr	r3, [pc, #156]	; (4005e4 <main+0x20c>)
  400546:	4798      	blx	r3
  400548:	e7bf      	b.n	4004ca <main+0xf2>
  40054a:	bf00      	nop
  40054c:	004007bd 	.word	0x004007bd
  400550:	00400f19 	.word	0x00400f19
  400554:	004008b9 	.word	0x004008b9
  400558:	00400369 	.word	0x00400369
  40055c:	40028000 	.word	0x40028000
  400560:	20400a04 	.word	0x20400a04
  400564:	00400295 	.word	0x00400295
  400568:	20400a00 	.word	0x20400a00
  40056c:	004001bd 	.word	0x004001bd
  400570:	204009fc 	.word	0x204009fc
  400574:	08f0d180 	.word	0x08f0d180
  400578:	0040101d 	.word	0x0040101d
  40057c:	00401071 	.word	0x00401071
  400580:	00401079 	.word	0x00401079
  400584:	20400440 	.word	0x20400440
  400588:	00401509 	.word	0x00401509
  40058c:	00407b4c 	.word	0x00407b4c
  400590:	004014f9 	.word	0x004014f9
  400594:	4003c000 	.word	0x4003c000
  400598:	00400cd1 	.word	0x00400cd1
  40059c:	00400b01 	.word	0x00400b01
  4005a0:	00400b51 	.word	0x00400b51
  4005a4:	0040019d 	.word	0x0040019d
  4005a8:	00400c51 	.word	0x00400c51
  4005ac:	00400b31 	.word	0x00400b31
  4005b0:	00400abd 	.word	0x00400abd
  4005b4:	00400b3d 	.word	0x00400b3d
  4005b8:	00400aed 	.word	0x00400aed
  4005bc:	204008d0 	.word	0x204008d0
  4005c0:	204009f0 	.word	0x204009f0
  4005c4:	8ca29c05 	.word	0x8ca29c05
  4005c8:	20400988 	.word	0x20400988
  4005cc:	2040098c 	.word	0x2040098c
  4005d0:	00407bac 	.word	0x00407bac
  4005d4:	004013cd 	.word	0x004013cd
  4005d8:	204008d4 	.word	0x204008d4
  4005dc:	00100101 	.word	0x00100101
  4005e0:	00407bc4 	.word	0x00407bc4
  4005e4:	20400001 	.word	0x20400001
  4005e8:	400e1860 	.word	0x400e1860
  4005ec:	0303af6b 	.word	0x0303af6b
  4005f0:	20400984 	.word	0x20400984
  4005f4:	00400619 	.word	0x00400619
  4005f8:	00401669 	.word	0x00401669

004005fc <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4005fc:	b121      	cbz	r1, 400608 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4005fe:	6843      	ldr	r3, [r0, #4]
  400600:	f043 0301 	orr.w	r3, r3, #1
  400604:	6043      	str	r3, [r0, #4]
  400606:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400608:	6843      	ldr	r3, [r0, #4]
  40060a:	f023 0301 	bic.w	r3, r3, #1
  40060e:	6043      	str	r3, [r0, #4]
  400610:	4770      	bx	lr
  400612:	bf00      	nop

00400614 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  400614:	6201      	str	r1, [r0, #32]
  400616:	4770      	bx	lr

00400618 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400618:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  40061a:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40061c:	6884      	ldr	r4, [r0, #8]
  40061e:	42a5      	cmp	r5, r4
  400620:	d003      	beq.n	40062a <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400622:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  400624:	6885      	ldr	r5, [r0, #8]
  400626:	42a5      	cmp	r5, r4
  400628:	d1fb      	bne.n	400622 <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  40062a:	b161      	cbz	r1, 400646 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40062c:	f3c4 5001 	ubfx	r0, r4, #20, #2
  400630:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400634:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400638:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40063c:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  400640:	bf18      	it	ne
  400642:	300c      	addne	r0, #12
  400644:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400646:	b142      	cbz	r2, 40065a <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400648:	f3c4 3102 	ubfx	r1, r4, #12, #3
  40064c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  400650:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400654:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400658:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  40065a:	b143      	cbz	r3, 40066e <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40065c:	f3c4 1202 	ubfx	r2, r4, #4, #3
  400660:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400664:	f004 040f 	and.w	r4, r4, #15
  400668:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40066c:	601c      	str	r4, [r3, #0]
	}
}
  40066e:	bc30      	pop	{r4, r5}
  400670:	4770      	bx	lr
  400672:	bf00      	nop

00400674 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400674:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400676:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400678:	f014 0f01 	tst.w	r4, #1
  40067c:	d005      	beq.n	40068a <rtc_set_time+0x16>
  40067e:	290c      	cmp	r1, #12
  400680:	d903      	bls.n	40068a <rtc_set_time+0x16>
			ul_hour -= 12;
  400682:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400684:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  400688:	e000      	b.n	40068c <rtc_set_time+0x18>
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
	uint32_t ul_time = 0;
  40068a:	2600      	movs	r6, #0
  40068c:	4c1c      	ldr	r4, [pc, #112]	; (400700 <rtc_set_time+0x8c>)
  40068e:	fba4 5703 	umull	r5, r7, r4, r3
  400692:	08ff      	lsrs	r7, r7, #3
  400694:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  400698:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  40069c:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  4006a0:	fba4 7502 	umull	r7, r5, r4, r2
  4006a4:	08ed      	lsrs	r5, r5, #3
  4006a6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  4006aa:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4006ae:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  4006b2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4006b6:	4332      	orrs	r2, r6
  4006b8:	fba4 4301 	umull	r4, r3, r4, r1
  4006bc:	08db      	lsrs	r3, r3, #3
  4006be:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4006c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4006c6:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
  4006ca:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4006ce:	6983      	ldr	r3, [r0, #24]
  4006d0:	f013 0f04 	tst.w	r3, #4
  4006d4:	d0fb      	beq.n	4006ce <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4006d6:	6803      	ldr	r3, [r0, #0]
  4006d8:	f043 0301 	orr.w	r3, r3, #1
  4006dc:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4006de:	6983      	ldr	r3, [r0, #24]
  4006e0:	f013 0f01 	tst.w	r3, #1
  4006e4:	d0fb      	beq.n	4006de <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4006e6:	2301      	movs	r3, #1
  4006e8:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  4006ea:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4006ec:	6803      	ldr	r3, [r0, #0]
  4006ee:	f023 0301 	bic.w	r3, r3, #1
  4006f2:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4006f4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4006f6:	f000 0001 	and.w	r0, r0, #1
  4006fa:	bcf0      	pop	{r4, r5, r6, r7}
  4006fc:	4770      	bx	lr
  4006fe:	bf00      	nop
  400700:	cccccccd 	.word	0xcccccccd

00400704 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400704:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400706:	4e2a      	ldr	r6, [pc, #168]	; (4007b0 <rtc_set_date+0xac>)
  400708:	fba6 4e03 	umull	r4, lr, r6, r3
  40070c:	ea4f 0ede 	mov.w	lr, lr, lsr #3
  400710:	9c05      	ldr	r4, [sp, #20]
  400712:	0564      	lsls	r4, r4, #21
  400714:	ea44 770e 	orr.w	r7, r4, lr, lsl #28
  400718:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  40071c:	eba3 054e 	sub.w	r5, r3, lr, lsl #1
  400720:	ea47 6505 	orr.w	r5, r7, r5, lsl #24
  400724:	fba6 4302 	umull	r4, r3, r6, r2
  400728:	08db      	lsrs	r3, r3, #3
  40072a:	ea45 5503 	orr.w	r5, r5, r3, lsl #20
  40072e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400732:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
  400736:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
  40073a:	4b1e      	ldr	r3, [pc, #120]	; (4007b4 <rtc_set_date+0xb0>)
  40073c:	fba3 2301 	umull	r2, r3, r3, r1
  400740:	099b      	lsrs	r3, r3, #6
  400742:	ea44 1203 	orr.w	r2, r4, r3, lsl #4
  400746:	4c1c      	ldr	r4, [pc, #112]	; (4007b8 <rtc_set_date+0xb4>)
  400748:	fba4 3401 	umull	r3, r4, r4, r1
  40074c:	0963      	lsrs	r3, r4, #5
  40074e:	fba6 5403 	umull	r5, r4, r6, r3
  400752:	08e4      	lsrs	r4, r4, #3
  400754:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400758:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  40075c:	4313      	orrs	r3, r2
  40075e:	fba6 2401 	umull	r2, r4, r6, r1
  400762:	08e4      	lsrs	r4, r4, #3
  400764:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  400768:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
  40076c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400770:	fba6 2604 	umull	r2, r6, r6, r4
  400774:	08f6      	lsrs	r6, r6, #3
  400776:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40077a:	eba4 0646 	sub.w	r6, r4, r6, lsl #1
  40077e:	ea43 3206 	orr.w	r2, r3, r6, lsl #12
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400782:	6983      	ldr	r3, [r0, #24]
  400784:	f013 0f04 	tst.w	r3, #4
  400788:	d0fb      	beq.n	400782 <rtc_set_date+0x7e>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40078a:	6803      	ldr	r3, [r0, #0]
  40078c:	f043 0302 	orr.w	r3, r3, #2
  400790:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400792:	6983      	ldr	r3, [r0, #24]
  400794:	f013 0f01 	tst.w	r3, #1
  400798:	d0fb      	beq.n	400792 <rtc_set_date+0x8e>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40079a:	2301      	movs	r3, #1
  40079c:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  40079e:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4007a0:	6803      	ldr	r3, [r0, #0]
  4007a2:	f023 0302 	bic.w	r3, r3, #2
  4007a6:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4007a8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4007aa:	f000 0002 	and.w	r0, r0, #2
  4007ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4007b0:	cccccccd 	.word	0xcccccccd
  4007b4:	10624dd3 	.word	0x10624dd3
  4007b8:	51eb851f 	.word	0x51eb851f

004007bc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4007bc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4007be:	4810      	ldr	r0, [pc, #64]	; (400800 <sysclk_init+0x44>)
  4007c0:	4b10      	ldr	r3, [pc, #64]	; (400804 <sysclk_init+0x48>)
  4007c2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007c4:	213e      	movs	r1, #62	; 0x3e
  4007c6:	2000      	movs	r0, #0
  4007c8:	4b0f      	ldr	r3, [pc, #60]	; (400808 <sysclk_init+0x4c>)
  4007ca:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4007cc:	4c0f      	ldr	r4, [pc, #60]	; (40080c <sysclk_init+0x50>)
  4007ce:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4007d0:	2800      	cmp	r0, #0
  4007d2:	d0fc      	beq.n	4007ce <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4007d4:	4b0e      	ldr	r3, [pc, #56]	; (400810 <sysclk_init+0x54>)
  4007d6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4007d8:	4a0e      	ldr	r2, [pc, #56]	; (400814 <sysclk_init+0x58>)
  4007da:	4b0f      	ldr	r3, [pc, #60]	; (400818 <sysclk_init+0x5c>)
  4007dc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4007de:	4c0f      	ldr	r4, [pc, #60]	; (40081c <sysclk_init+0x60>)
  4007e0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4007e2:	2800      	cmp	r0, #0
  4007e4:	d0fc      	beq.n	4007e0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4007e6:	2002      	movs	r0, #2
  4007e8:	4b0d      	ldr	r3, [pc, #52]	; (400820 <sysclk_init+0x64>)
  4007ea:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4007ec:	2000      	movs	r0, #0
  4007ee:	4b0d      	ldr	r3, [pc, #52]	; (400824 <sysclk_init+0x68>)
  4007f0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4007f2:	4b0d      	ldr	r3, [pc, #52]	; (400828 <sysclk_init+0x6c>)
  4007f4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4007f6:	4802      	ldr	r0, [pc, #8]	; (400800 <sysclk_init+0x44>)
  4007f8:	4b02      	ldr	r3, [pc, #8]	; (400804 <sysclk_init+0x48>)
  4007fa:	4798      	blx	r3
  4007fc:	bd10      	pop	{r4, pc}
  4007fe:	bf00      	nop
  400800:	11e1a300 	.word	0x11e1a300
  400804:	004012a1 	.word	0x004012a1
  400808:	00400e95 	.word	0x00400e95
  40080c:	00400ee9 	.word	0x00400ee9
  400810:	00400ef9 	.word	0x00400ef9
  400814:	20183f01 	.word	0x20183f01
  400818:	400e0600 	.word	0x400e0600
  40081c:	00400f09 	.word	0x00400f09
  400820:	00400df1 	.word	0x00400df1
  400824:	00400e2d 	.word	0x00400e2d
  400828:	00401191 	.word	0x00401191

0040082c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40082c:	b990      	cbnz	r0, 400854 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40082e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400832:	460c      	mov	r4, r1
  400834:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400836:	2a00      	cmp	r2, #0
  400838:	dd0f      	ble.n	40085a <_read+0x2e>
  40083a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40083c:	4e08      	ldr	r6, [pc, #32]	; (400860 <_read+0x34>)
  40083e:	4d09      	ldr	r5, [pc, #36]	; (400864 <_read+0x38>)
  400840:	6830      	ldr	r0, [r6, #0]
  400842:	4621      	mov	r1, r4
  400844:	682b      	ldr	r3, [r5, #0]
  400846:	4798      	blx	r3
		ptr++;
  400848:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40084a:	42a7      	cmp	r7, r4
  40084c:	d1f8      	bne.n	400840 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40084e:	4640      	mov	r0, r8
  400850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400854:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400858:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40085a:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40085c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400860:	20400a04 	.word	0x20400a04
  400864:	204009fc 	.word	0x204009fc

00400868 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400868:	3801      	subs	r0, #1
  40086a:	2802      	cmp	r0, #2
  40086c:	d815      	bhi.n	40089a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40086e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400872:	460e      	mov	r6, r1
  400874:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400876:	b19a      	cbz	r2, 4008a0 <_write+0x38>
  400878:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40087a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4008b4 <_write+0x4c>
  40087e:	4f0c      	ldr	r7, [pc, #48]	; (4008b0 <_write+0x48>)
  400880:	f8d8 0000 	ldr.w	r0, [r8]
  400884:	f815 1b01 	ldrb.w	r1, [r5], #1
  400888:	683b      	ldr	r3, [r7, #0]
  40088a:	4798      	blx	r3
  40088c:	2800      	cmp	r0, #0
  40088e:	db0a      	blt.n	4008a6 <_write+0x3e>
  400890:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400892:	3c01      	subs	r4, #1
  400894:	d1f4      	bne.n	400880 <_write+0x18>
  400896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40089a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40089e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4008a0:	2000      	movs	r0, #0
  4008a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4008a6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4008aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008ae:	bf00      	nop
  4008b0:	20400a00 	.word	0x20400a00
  4008b4:	20400a04 	.word	0x20400a04

004008b8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4008b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4008ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008be:	4b57      	ldr	r3, [pc, #348]	; (400a1c <board_init+0x164>)
  4008c0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4008c2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4008c6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4008ca:	4b55      	ldr	r3, [pc, #340]	; (400a20 <board_init+0x168>)
  4008cc:	2200      	movs	r2, #0
  4008ce:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4008d2:	695a      	ldr	r2, [r3, #20]
  4008d4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4008d8:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4008da:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4008de:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4008e2:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4008e6:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4008ea:	f006 0707 	and.w	r7, r6, #7
  4008ee:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4008f0:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4008f4:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  4008f8:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4008fc:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400900:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400902:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400904:	fa05 f107 	lsl.w	r1, r5, r7
  400908:	fa03 f200 	lsl.w	r2, r3, r0
  40090c:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  40090e:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  400912:	3b01      	subs	r3, #1
  400914:	f1b3 3fff 	cmp.w	r3, #4294967295
  400918:	d1f6      	bne.n	400908 <board_init+0x50>
        } while(sets--);
  40091a:	3d01      	subs	r5, #1
  40091c:	f1b5 3fff 	cmp.w	r5, #4294967295
  400920:	d1ef      	bne.n	400902 <board_init+0x4a>
  400922:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400926:	4b3e      	ldr	r3, [pc, #248]	; (400a20 <board_init+0x168>)
  400928:	695a      	ldr	r2, [r3, #20]
  40092a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40092e:	615a      	str	r2, [r3, #20]
  400930:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400934:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400938:	4a3a      	ldr	r2, [pc, #232]	; (400a24 <board_init+0x16c>)
  40093a:	493b      	ldr	r1, [pc, #236]	; (400a28 <board_init+0x170>)
  40093c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40093e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400942:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400944:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400948:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40094c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400950:	f022 0201 	bic.w	r2, r2, #1
  400954:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400958:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40095c:	f022 0201 	bic.w	r2, r2, #1
  400960:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400964:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400968:	f3bf 8f6f 	isb	sy
  40096c:	200a      	movs	r0, #10
  40096e:	4c2f      	ldr	r4, [pc, #188]	; (400a2c <board_init+0x174>)
  400970:	47a0      	blx	r4
  400972:	200b      	movs	r0, #11
  400974:	47a0      	blx	r4
  400976:	200c      	movs	r0, #12
  400978:	47a0      	blx	r4
  40097a:	2010      	movs	r0, #16
  40097c:	47a0      	blx	r4
  40097e:	2011      	movs	r0, #17
  400980:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400982:	4b2b      	ldr	r3, [pc, #172]	; (400a30 <board_init+0x178>)
  400984:	f44f 7280 	mov.w	r2, #256	; 0x100
  400988:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40098a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40098e:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400990:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400994:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400998:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40099a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40099e:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4009a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4009a4:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  4009a6:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4009a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4009ac:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009ae:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009b2:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4009b4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009b6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009ba:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009bc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009c0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4009c4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4009c8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009cc:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4009ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4009d2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4009d4:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4009d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4009da:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009dc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009e0:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4009e2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009e4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009e8:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009ea:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4009ec:	4a11      	ldr	r2, [pc, #68]	; (400a34 <board_init+0x17c>)
  4009ee:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4009f2:	f043 0310 	orr.w	r3, r3, #16
  4009f6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4009fa:	4b0f      	ldr	r3, [pc, #60]	; (400a38 <board_init+0x180>)
  4009fc:	2210      	movs	r2, #16
  4009fe:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400a00:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400a04:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400a06:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400a08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400a0c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a0e:	4311      	orrs	r1, r2
  400a10:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400a12:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a14:	4311      	orrs	r1, r2
  400a16:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a18:	605a      	str	r2, [r3, #4]
  400a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a1c:	400e1850 	.word	0x400e1850
  400a20:	e000ed00 	.word	0xe000ed00
  400a24:	400e0c00 	.word	0x400e0c00
  400a28:	5a00080c 	.word	0x5a00080c
  400a2c:	00400f19 	.word	0x00400f19
  400a30:	400e1200 	.word	0x400e1200
  400a34:	40088000 	.word	0x40088000
  400a38:	400e1000 	.word	0x400e1000

00400a3c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400a3c:	b570      	push	{r4, r5, r6, lr}
  400a3e:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400a40:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400a42:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400a44:	4013      	ands	r3, r2
  400a46:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400a48:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400a4a:	4e1a      	ldr	r6, [pc, #104]	; (400ab4 <afec_process_callback+0x78>)
  400a4c:	4d1a      	ldr	r5, [pc, #104]	; (400ab8 <afec_process_callback+0x7c>)
  400a4e:	42a8      	cmp	r0, r5
  400a50:	bf14      	ite	ne
  400a52:	2000      	movne	r0, #0
  400a54:	2001      	moveq	r0, #1
  400a56:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400a58:	2c0b      	cmp	r4, #11
  400a5a:	d80a      	bhi.n	400a72 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400a5c:	9a01      	ldr	r2, [sp, #4]
  400a5e:	2301      	movs	r3, #1
  400a60:	40a3      	lsls	r3, r4
  400a62:	4213      	tst	r3, r2
  400a64:	d020      	beq.n	400aa8 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400a66:	192b      	adds	r3, r5, r4
  400a68:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a6c:	b1e3      	cbz	r3, 400aa8 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400a6e:	4798      	blx	r3
  400a70:	e01a      	b.n	400aa8 <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400a72:	2c0e      	cmp	r4, #14
  400a74:	d80c      	bhi.n	400a90 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400a76:	9a01      	ldr	r2, [sp, #4]
  400a78:	f104 010c 	add.w	r1, r4, #12
  400a7c:	2301      	movs	r3, #1
  400a7e:	408b      	lsls	r3, r1
  400a80:	4213      	tst	r3, r2
  400a82:	d011      	beq.n	400aa8 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400a84:	192b      	adds	r3, r5, r4
  400a86:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a8a:	b16b      	cbz	r3, 400aa8 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400a8c:	4798      	blx	r3
  400a8e:	e00b      	b.n	400aa8 <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400a90:	9a01      	ldr	r2, [sp, #4]
  400a92:	f104 010f 	add.w	r1, r4, #15
  400a96:	2301      	movs	r3, #1
  400a98:	408b      	lsls	r3, r1
  400a9a:	4213      	tst	r3, r2
  400a9c:	d004      	beq.n	400aa8 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400a9e:	192b      	adds	r3, r5, r4
  400aa0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400aa4:	b103      	cbz	r3, 400aa8 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400aa6:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400aa8:	3401      	adds	r4, #1
  400aaa:	2c10      	cmp	r4, #16
  400aac:	d1d4      	bne.n	400a58 <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400aae:	b002      	add	sp, #8
  400ab0:	bd70      	pop	{r4, r5, r6, pc}
  400ab2:	bf00      	nop
  400ab4:	20400a08 	.word	0x20400a08
  400ab8:	40064000 	.word	0x40064000

00400abc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400abc:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400abe:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400ac0:	2301      	movs	r3, #1
  400ac2:	408b      	lsls	r3, r1
  400ac4:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400ac8:	7815      	ldrb	r5, [r2, #0]
  400aca:	2d00      	cmp	r5, #0
  400acc:	bf08      	it	eq
  400ace:	2300      	moveq	r3, #0
  400ad0:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400ad2:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400ad4:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400ad6:	004d      	lsls	r5, r1, #1
  400ad8:	2103      	movs	r1, #3
  400ada:	40a9      	lsls	r1, r5
  400adc:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400ae0:	7851      	ldrb	r1, [r2, #1]
  400ae2:	40a9      	lsls	r1, r5
  400ae4:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400ae6:	6541      	str	r1, [r0, #84]	; 0x54
}
  400ae8:	bc30      	pop	{r4, r5}
  400aea:	4770      	bx	lr

00400aec <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400aec:	784a      	ldrb	r2, [r1, #1]
  400aee:	780b      	ldrb	r3, [r1, #0]
  400af0:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400af2:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400af4:	888a      	ldrh	r2, [r1, #4]
  400af6:	884b      	ldrh	r3, [r1, #2]
  400af8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400afc:	6743      	str	r3, [r0, #116]	; 0x74
  400afe:	4770      	bx	lr

00400b00 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400b00:	2200      	movs	r2, #0
  400b02:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400b04:	4b08      	ldr	r3, [pc, #32]	; (400b28 <afec_get_config_defaults+0x28>)
  400b06:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400b08:	4b08      	ldr	r3, [pc, #32]	; (400b2c <afec_get_config_defaults+0x2c>)
  400b0a:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400b0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400b10:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400b12:	2302      	movs	r3, #2
  400b14:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400b16:	2301      	movs	r3, #1
  400b18:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400b1a:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400b1c:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400b1e:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400b20:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400b22:	7583      	strb	r3, [r0, #22]
  400b24:	4770      	bx	lr
  400b26:	bf00      	nop
  400b28:	11e1a300 	.word	0x11e1a300
  400b2c:	005b8d80 	.word	0x005b8d80

00400b30 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400b30:	2300      	movs	r3, #0
  400b32:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400b34:	2301      	movs	r3, #1
  400b36:	7043      	strb	r3, [r0, #1]
  400b38:	4770      	bx	lr
  400b3a:	bf00      	nop

00400b3c <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400b3c:	2300      	movs	r3, #0
  400b3e:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400b40:	2320      	movs	r3, #32
  400b42:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400b44:	23ff      	movs	r3, #255	; 0xff
  400b46:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400b48:	f640 73ff 	movw	r3, #4095	; 0xfff
  400b4c:	8083      	strh	r3, [r0, #4]
  400b4e:	4770      	bx	lr

00400b50 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400b50:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400b52:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400b56:	d150      	bne.n	400bfa <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400b58:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400b5a:	2201      	movs	r2, #1
  400b5c:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b5e:	7cca      	ldrb	r2, [r1, #19]
  400b60:	2a00      	cmp	r2, #0
  400b62:	bf18      	it	ne
  400b64:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400b68:	684a      	ldr	r2, [r1, #4]
  400b6a:	688c      	ldr	r4, [r1, #8]
  400b6c:	fbb2 f2f4 	udiv	r2, r2, r4
  400b70:	3a01      	subs	r2, #1
  400b72:	0212      	lsls	r2, r2, #8
  400b74:	b292      	uxth	r2, r2
  400b76:	68cc      	ldr	r4, [r1, #12]
  400b78:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400b7c:	4322      	orrs	r2, r4
  400b7e:	7c0c      	ldrb	r4, [r1, #16]
  400b80:	0624      	lsls	r4, r4, #24
  400b82:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400b86:	4322      	orrs	r2, r4
  400b88:	7c4c      	ldrb	r4, [r1, #17]
  400b8a:	0724      	lsls	r4, r4, #28
  400b8c:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400b90:	4322      	orrs	r2, r4
  400b92:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400b94:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400b96:	7d0b      	ldrb	r3, [r1, #20]
  400b98:	2b00      	cmp	r3, #0
  400b9a:	bf14      	ite	ne
  400b9c:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400ba0:	2200      	moveq	r2, #0
  400ba2:	680b      	ldr	r3, [r1, #0]
  400ba4:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400ba6:	7d4b      	ldrb	r3, [r1, #21]
  400ba8:	2b00      	cmp	r3, #0
  400baa:	bf14      	ite	ne
  400bac:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400bb0:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400bb2:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400bb4:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400bb6:	7d8b      	ldrb	r3, [r1, #22]
  400bb8:	021b      	lsls	r3, r3, #8
  400bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400bbe:	f043 030c 	orr.w	r3, r3, #12
  400bc2:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400bc6:	4b10      	ldr	r3, [pc, #64]	; (400c08 <afec_init+0xb8>)
  400bc8:	4298      	cmp	r0, r3
  400bca:	d109      	bne.n	400be0 <afec_init+0x90>
  400bcc:	4b0f      	ldr	r3, [pc, #60]	; (400c0c <afec_init+0xbc>)
  400bce:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400bd2:	2200      	movs	r2, #0
  400bd4:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400bd8:	428b      	cmp	r3, r1
  400bda:	d1fb      	bne.n	400bd4 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400bdc:	2000      	movs	r0, #0
  400bde:	e00f      	b.n	400c00 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400be0:	4b0b      	ldr	r3, [pc, #44]	; (400c10 <afec_init+0xc0>)
  400be2:	4298      	cmp	r0, r3
  400be4:	d10b      	bne.n	400bfe <afec_init+0xae>
  400be6:	4b0b      	ldr	r3, [pc, #44]	; (400c14 <afec_init+0xc4>)
  400be8:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400bec:	2200      	movs	r2, #0
  400bee:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400bf2:	428b      	cmp	r3, r1
  400bf4:	d1fb      	bne.n	400bee <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400bf6:	2000      	movs	r0, #0
  400bf8:	e002      	b.n	400c00 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400bfa:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400bfc:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400bfe:	2000      	movs	r0, #0
}
  400c00:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c04:	4770      	bx	lr
  400c06:	bf00      	nop
  400c08:	4003c000 	.word	0x4003c000
  400c0c:	20400a04 	.word	0x20400a04
  400c10:	40064000 	.word	0x40064000
  400c14:	20400a44 	.word	0x20400a44

00400c18 <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400c18:	4b0c      	ldr	r3, [pc, #48]	; (400c4c <afec_enable_interrupt+0x34>)
  400c1a:	4299      	cmp	r1, r3
  400c1c:	d101      	bne.n	400c22 <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400c1e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400c20:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400c22:	290b      	cmp	r1, #11
  400c24:	d809      	bhi.n	400c3a <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400c26:	d103      	bne.n	400c30 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400c28:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c2c:	6243      	str	r3, [r0, #36]	; 0x24
  400c2e:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400c30:	2301      	movs	r3, #1
  400c32:	fa03 f101 	lsl.w	r1, r3, r1
  400c36:	6241      	str	r1, [r0, #36]	; 0x24
  400c38:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400c3a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400c3c:	bf94      	ite	ls
  400c3e:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400c40:	310f      	addhi	r1, #15
  400c42:	2301      	movs	r3, #1
  400c44:	fa03 f101 	lsl.w	r1, r3, r1
  400c48:	6241      	str	r1, [r0, #36]	; 0x24
  400c4a:	4770      	bx	lr
  400c4c:	47000fff 	.word	0x47000fff

00400c50 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400c50:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400c52:	4c11      	ldr	r4, [pc, #68]	; (400c98 <afec_set_callback+0x48>)
  400c54:	42a0      	cmp	r0, r4
  400c56:	bf0c      	ite	eq
  400c58:	2410      	moveq	r4, #16
  400c5a:	2400      	movne	r4, #0
  400c5c:	440c      	add	r4, r1
  400c5e:	4d0f      	ldr	r5, [pc, #60]	; (400c9c <afec_set_callback+0x4c>)
  400c60:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400c64:	d00a      	beq.n	400c7c <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c66:	4a0e      	ldr	r2, [pc, #56]	; (400ca0 <afec_set_callback+0x50>)
  400c68:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400c6c:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c70:	015b      	lsls	r3, r3, #5
  400c72:	b2db      	uxtb	r3, r3
  400c74:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c78:	6014      	str	r4, [r2, #0]
  400c7a:	e009      	b.n	400c90 <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c7c:	4a08      	ldr	r2, [pc, #32]	; (400ca0 <afec_set_callback+0x50>)
  400c7e:	f44f 7480 	mov.w	r4, #256	; 0x100
  400c82:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c86:	015b      	lsls	r3, r3, #5
  400c88:	b2db      	uxtb	r3, r3
  400c8a:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c8e:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400c90:	4b04      	ldr	r3, [pc, #16]	; (400ca4 <afec_set_callback+0x54>)
  400c92:	4798      	blx	r3
  400c94:	bd38      	pop	{r3, r4, r5, pc}
  400c96:	bf00      	nop
  400c98:	40064000 	.word	0x40064000
  400c9c:	20400a08 	.word	0x20400a08
  400ca0:	e000e100 	.word	0xe000e100
  400ca4:	00400c19 	.word	0x00400c19

00400ca8 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400ca8:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400caa:	4802      	ldr	r0, [pc, #8]	; (400cb4 <AFEC0_Handler+0xc>)
  400cac:	4b02      	ldr	r3, [pc, #8]	; (400cb8 <AFEC0_Handler+0x10>)
  400cae:	4798      	blx	r3
  400cb0:	bd08      	pop	{r3, pc}
  400cb2:	bf00      	nop
  400cb4:	4003c000 	.word	0x4003c000
  400cb8:	00400a3d 	.word	0x00400a3d

00400cbc <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400cbc:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400cbe:	4802      	ldr	r0, [pc, #8]	; (400cc8 <AFEC1_Handler+0xc>)
  400cc0:	4b02      	ldr	r3, [pc, #8]	; (400ccc <AFEC1_Handler+0x10>)
  400cc2:	4798      	blx	r3
  400cc4:	bd08      	pop	{r3, pc}
  400cc6:	bf00      	nop
  400cc8:	40064000 	.word	0x40064000
  400ccc:	00400a3d 	.word	0x00400a3d

00400cd0 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400cd0:	b500      	push	{lr}
  400cd2:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400cd4:	4b13      	ldr	r3, [pc, #76]	; (400d24 <afec_enable+0x54>)
  400cd6:	4298      	cmp	r0, r3
  400cd8:	bf0c      	ite	eq
  400cda:	2028      	moveq	r0, #40	; 0x28
  400cdc:	201d      	movne	r0, #29
  400cde:	4b12      	ldr	r3, [pc, #72]	; (400d28 <afec_enable+0x58>)
  400ce0:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400ce2:	4b12      	ldr	r3, [pc, #72]	; (400d2c <afec_enable+0x5c>)
  400ce4:	789b      	ldrb	r3, [r3, #2]
  400ce6:	2bff      	cmp	r3, #255	; 0xff
  400ce8:	d100      	bne.n	400cec <afec_enable+0x1c>
  400cea:	e7fe      	b.n	400cea <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400cec:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400cf0:	fab3 f383 	clz	r3, r3
  400cf4:	095b      	lsrs	r3, r3, #5
  400cf6:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400cf8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400cfa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400cfe:	2200      	movs	r2, #0
  400d00:	4b0b      	ldr	r3, [pc, #44]	; (400d30 <afec_enable+0x60>)
  400d02:	701a      	strb	r2, [r3, #0]
	return flags;
  400d04:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400d06:	4a09      	ldr	r2, [pc, #36]	; (400d2c <afec_enable+0x5c>)
  400d08:	7893      	ldrb	r3, [r2, #2]
  400d0a:	3301      	adds	r3, #1
  400d0c:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400d0e:	b129      	cbz	r1, 400d1c <afec_enable+0x4c>
		cpu_irq_enable();
  400d10:	2201      	movs	r2, #1
  400d12:	4b07      	ldr	r3, [pc, #28]	; (400d30 <afec_enable+0x60>)
  400d14:	701a      	strb	r2, [r3, #0]
  400d16:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400d1a:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400d1c:	b003      	add	sp, #12
  400d1e:	f85d fb04 	ldr.w	pc, [sp], #4
  400d22:	bf00      	nop
  400d24:	40064000 	.word	0x40064000
  400d28:	00400f19 	.word	0x00400f19
  400d2c:	204009f4 	.word	0x204009f4
  400d30:	2040000c 	.word	0x2040000c

00400d34 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d34:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d36:	4770      	bx	lr

00400d38 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d38:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d3a:	4770      	bx	lr

00400d3c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d40:	4604      	mov	r4, r0
  400d42:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d44:	4b0e      	ldr	r3, [pc, #56]	; (400d80 <pio_handler_process+0x44>)
  400d46:	4798      	blx	r3
  400d48:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d4a:	4620      	mov	r0, r4
  400d4c:	4b0d      	ldr	r3, [pc, #52]	; (400d84 <pio_handler_process+0x48>)
  400d4e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d50:	4005      	ands	r5, r0
  400d52:	d013      	beq.n	400d7c <pio_handler_process+0x40>
  400d54:	4c0c      	ldr	r4, [pc, #48]	; (400d88 <pio_handler_process+0x4c>)
  400d56:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400d5a:	6823      	ldr	r3, [r4, #0]
  400d5c:	4543      	cmp	r3, r8
  400d5e:	d108      	bne.n	400d72 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d60:	6861      	ldr	r1, [r4, #4]
  400d62:	4229      	tst	r1, r5
  400d64:	d005      	beq.n	400d72 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d66:	68e3      	ldr	r3, [r4, #12]
  400d68:	4640      	mov	r0, r8
  400d6a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400d6c:	6863      	ldr	r3, [r4, #4]
  400d6e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d72:	42b4      	cmp	r4, r6
  400d74:	d002      	beq.n	400d7c <pio_handler_process+0x40>
  400d76:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400d78:	2d00      	cmp	r5, #0
  400d7a:	d1ee      	bne.n	400d5a <pio_handler_process+0x1e>
  400d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d80:	00400d35 	.word	0x00400d35
  400d84:	00400d39 	.word	0x00400d39
  400d88:	204008d8 	.word	0x204008d8

00400d8c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d8c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d8e:	210a      	movs	r1, #10
  400d90:	4801      	ldr	r0, [pc, #4]	; (400d98 <PIOA_Handler+0xc>)
  400d92:	4b02      	ldr	r3, [pc, #8]	; (400d9c <PIOA_Handler+0x10>)
  400d94:	4798      	blx	r3
  400d96:	bd08      	pop	{r3, pc}
  400d98:	400e0e00 	.word	0x400e0e00
  400d9c:	00400d3d 	.word	0x00400d3d

00400da0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400da0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400da2:	210b      	movs	r1, #11
  400da4:	4801      	ldr	r0, [pc, #4]	; (400dac <PIOB_Handler+0xc>)
  400da6:	4b02      	ldr	r3, [pc, #8]	; (400db0 <PIOB_Handler+0x10>)
  400da8:	4798      	blx	r3
  400daa:	bd08      	pop	{r3, pc}
  400dac:	400e1000 	.word	0x400e1000
  400db0:	00400d3d 	.word	0x00400d3d

00400db4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400db4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400db6:	210c      	movs	r1, #12
  400db8:	4801      	ldr	r0, [pc, #4]	; (400dc0 <PIOC_Handler+0xc>)
  400dba:	4b02      	ldr	r3, [pc, #8]	; (400dc4 <PIOC_Handler+0x10>)
  400dbc:	4798      	blx	r3
  400dbe:	bd08      	pop	{r3, pc}
  400dc0:	400e1200 	.word	0x400e1200
  400dc4:	00400d3d 	.word	0x00400d3d

00400dc8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400dc8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400dca:	2110      	movs	r1, #16
  400dcc:	4801      	ldr	r0, [pc, #4]	; (400dd4 <PIOD_Handler+0xc>)
  400dce:	4b02      	ldr	r3, [pc, #8]	; (400dd8 <PIOD_Handler+0x10>)
  400dd0:	4798      	blx	r3
  400dd2:	bd08      	pop	{r3, pc}
  400dd4:	400e1400 	.word	0x400e1400
  400dd8:	00400d3d 	.word	0x00400d3d

00400ddc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ddc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400dde:	2111      	movs	r1, #17
  400de0:	4801      	ldr	r0, [pc, #4]	; (400de8 <PIOE_Handler+0xc>)
  400de2:	4b02      	ldr	r3, [pc, #8]	; (400dec <PIOE_Handler+0x10>)
  400de4:	4798      	blx	r3
  400de6:	bd08      	pop	{r3, pc}
  400de8:	400e1600 	.word	0x400e1600
  400dec:	00400d3d 	.word	0x00400d3d

00400df0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400df0:	2803      	cmp	r0, #3
  400df2:	d007      	beq.n	400e04 <pmc_mck_set_division+0x14>
  400df4:	2804      	cmp	r0, #4
  400df6:	d008      	beq.n	400e0a <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400df8:	2802      	cmp	r0, #2
  400dfa:	bf0c      	ite	eq
  400dfc:	f44f 7280 	moveq.w	r2, #256	; 0x100
  400e00:	2200      	movne	r2, #0
  400e02:	e004      	b.n	400e0e <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e04:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  400e08:	e001      	b.n	400e0e <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e0a:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e0e:	4906      	ldr	r1, [pc, #24]	; (400e28 <pmc_mck_set_division+0x38>)
  400e10:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400e12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e16:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400e18:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e1a:	460a      	mov	r2, r1
  400e1c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e1e:	f013 0f08 	tst.w	r3, #8
  400e22:	d0fb      	beq.n	400e1c <pmc_mck_set_division+0x2c>
}
  400e24:	4770      	bx	lr
  400e26:	bf00      	nop
  400e28:	400e0600 	.word	0x400e0600

00400e2c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e2c:	4a18      	ldr	r2, [pc, #96]	; (400e90 <pmc_switch_mck_to_pllack+0x64>)
  400e2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e34:	4318      	orrs	r0, r3
  400e36:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e38:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e3a:	f013 0f08 	tst.w	r3, #8
  400e3e:	d003      	beq.n	400e48 <pmc_switch_mck_to_pllack+0x1c>
  400e40:	e009      	b.n	400e56 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e42:	3b01      	subs	r3, #1
  400e44:	d103      	bne.n	400e4e <pmc_switch_mck_to_pllack+0x22>
  400e46:	e01e      	b.n	400e86 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e4c:	4910      	ldr	r1, [pc, #64]	; (400e90 <pmc_switch_mck_to_pllack+0x64>)
  400e4e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e50:	f012 0f08 	tst.w	r2, #8
  400e54:	d0f5      	beq.n	400e42 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e56:	4a0e      	ldr	r2, [pc, #56]	; (400e90 <pmc_switch_mck_to_pllack+0x64>)
  400e58:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e5a:	f023 0303 	bic.w	r3, r3, #3
  400e5e:	f043 0302 	orr.w	r3, r3, #2
  400e62:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e64:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400e66:	f010 0008 	ands.w	r0, r0, #8
  400e6a:	d004      	beq.n	400e76 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400e6c:	2000      	movs	r0, #0
  400e6e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e70:	3b01      	subs	r3, #1
  400e72:	d103      	bne.n	400e7c <pmc_switch_mck_to_pllack+0x50>
  400e74:	e009      	b.n	400e8a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e7a:	4905      	ldr	r1, [pc, #20]	; (400e90 <pmc_switch_mck_to_pllack+0x64>)
  400e7c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e7e:	f012 0f08 	tst.w	r2, #8
  400e82:	d0f5      	beq.n	400e70 <pmc_switch_mck_to_pllack+0x44>
  400e84:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400e86:	2001      	movs	r0, #1
  400e88:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400e8a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e8c:	4770      	bx	lr
  400e8e:	bf00      	nop
  400e90:	400e0600 	.word	0x400e0600

00400e94 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e94:	b138      	cbz	r0, 400ea6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e96:	490e      	ldr	r1, [pc, #56]	; (400ed0 <pmc_switch_mainck_to_xtal+0x3c>)
  400e98:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e9a:	4a0e      	ldr	r2, [pc, #56]	; (400ed4 <pmc_switch_mainck_to_xtal+0x40>)
  400e9c:	401a      	ands	r2, r3
  400e9e:	4b0e      	ldr	r3, [pc, #56]	; (400ed8 <pmc_switch_mainck_to_xtal+0x44>)
  400ea0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ea2:	620b      	str	r3, [r1, #32]
  400ea4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ea6:	480a      	ldr	r0, [pc, #40]	; (400ed0 <pmc_switch_mainck_to_xtal+0x3c>)
  400ea8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400eaa:	0209      	lsls	r1, r1, #8
  400eac:	b289      	uxth	r1, r1
  400eae:	4a0b      	ldr	r2, [pc, #44]	; (400edc <pmc_switch_mainck_to_xtal+0x48>)
  400eb0:	401a      	ands	r2, r3
  400eb2:	4b0b      	ldr	r3, [pc, #44]	; (400ee0 <pmc_switch_mainck_to_xtal+0x4c>)
  400eb4:	4313      	orrs	r3, r2
  400eb6:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400eb8:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400eba:	4602      	mov	r2, r0
  400ebc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ebe:	f013 0f01 	tst.w	r3, #1
  400ec2:	d0fb      	beq.n	400ebc <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ec4:	4a02      	ldr	r2, [pc, #8]	; (400ed0 <pmc_switch_mainck_to_xtal+0x3c>)
  400ec6:	6a11      	ldr	r1, [r2, #32]
  400ec8:	4b06      	ldr	r3, [pc, #24]	; (400ee4 <pmc_switch_mainck_to_xtal+0x50>)
  400eca:	430b      	orrs	r3, r1
  400ecc:	6213      	str	r3, [r2, #32]
  400ece:	4770      	bx	lr
  400ed0:	400e0600 	.word	0x400e0600
  400ed4:	fec8fffc 	.word	0xfec8fffc
  400ed8:	01370002 	.word	0x01370002
  400edc:	ffc8fffc 	.word	0xffc8fffc
  400ee0:	00370001 	.word	0x00370001
  400ee4:	01370000 	.word	0x01370000

00400ee8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ee8:	4b02      	ldr	r3, [pc, #8]	; (400ef4 <pmc_osc_is_ready_mainck+0xc>)
  400eea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400eec:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400ef0:	4770      	bx	lr
  400ef2:	bf00      	nop
  400ef4:	400e0600 	.word	0x400e0600

00400ef8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400ef8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400efc:	4b01      	ldr	r3, [pc, #4]	; (400f04 <pmc_disable_pllack+0xc>)
  400efe:	629a      	str	r2, [r3, #40]	; 0x28
  400f00:	4770      	bx	lr
  400f02:	bf00      	nop
  400f04:	400e0600 	.word	0x400e0600

00400f08 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f08:	4b02      	ldr	r3, [pc, #8]	; (400f14 <pmc_is_locked_pllack+0xc>)
  400f0a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f0c:	f000 0002 	and.w	r0, r0, #2
  400f10:	4770      	bx	lr
  400f12:	bf00      	nop
  400f14:	400e0600 	.word	0x400e0600

00400f18 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f18:	283f      	cmp	r0, #63	; 0x3f
  400f1a:	d81e      	bhi.n	400f5a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f1c:	281f      	cmp	r0, #31
  400f1e:	d80c      	bhi.n	400f3a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f20:	4b11      	ldr	r3, [pc, #68]	; (400f68 <pmc_enable_periph_clk+0x50>)
  400f22:	699a      	ldr	r2, [r3, #24]
  400f24:	2301      	movs	r3, #1
  400f26:	4083      	lsls	r3, r0
  400f28:	4393      	bics	r3, r2
  400f2a:	d018      	beq.n	400f5e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f2c:	2301      	movs	r3, #1
  400f2e:	fa03 f000 	lsl.w	r0, r3, r0
  400f32:	4b0d      	ldr	r3, [pc, #52]	; (400f68 <pmc_enable_periph_clk+0x50>)
  400f34:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f36:	2000      	movs	r0, #0
  400f38:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400f3a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f3c:	4b0a      	ldr	r3, [pc, #40]	; (400f68 <pmc_enable_periph_clk+0x50>)
  400f3e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f42:	2301      	movs	r3, #1
  400f44:	4083      	lsls	r3, r0
  400f46:	4393      	bics	r3, r2
  400f48:	d00b      	beq.n	400f62 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f4a:	2301      	movs	r3, #1
  400f4c:	fa03 f000 	lsl.w	r0, r3, r0
  400f50:	4b05      	ldr	r3, [pc, #20]	; (400f68 <pmc_enable_periph_clk+0x50>)
  400f52:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400f56:	2000      	movs	r0, #0
  400f58:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400f5a:	2001      	movs	r0, #1
  400f5c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f5e:	2000      	movs	r0, #0
  400f60:	4770      	bx	lr
  400f62:	2000      	movs	r0, #0
}
  400f64:	4770      	bx	lr
  400f66:	bf00      	nop
  400f68:	400e0600 	.word	0x400e0600

00400f6c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400f6c:	6943      	ldr	r3, [r0, #20]
  400f6e:	f013 0f02 	tst.w	r3, #2
  400f72:	d002      	beq.n	400f7a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400f74:	61c1      	str	r1, [r0, #28]
	return 0;
  400f76:	2000      	movs	r0, #0
  400f78:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400f7a:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400f7c:	4770      	bx	lr
  400f7e:	bf00      	nop

00400f80 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400f80:	6943      	ldr	r3, [r0, #20]
  400f82:	f013 0f01 	tst.w	r3, #1
  400f86:	d003      	beq.n	400f90 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400f88:	6983      	ldr	r3, [r0, #24]
  400f8a:	700b      	strb	r3, [r1, #0]
	return 0;
  400f8c:	2000      	movs	r0, #0
  400f8e:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400f90:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400f92:	4770      	bx	lr

00400f94 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400f94:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400f96:	010c      	lsls	r4, r1, #4
  400f98:	4294      	cmp	r4, r2
  400f9a:	d90f      	bls.n	400fbc <usart_set_async_baudrate+0x28>
  400f9c:	e01a      	b.n	400fd4 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400f9e:	6841      	ldr	r1, [r0, #4]
  400fa0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400fa4:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400fa6:	0412      	lsls	r2, r2, #16
  400fa8:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400fac:	431a      	orrs	r2, r3
  400fae:	6202      	str	r2, [r0, #32]

	return 0;
  400fb0:	2000      	movs	r0, #0
  400fb2:	e01c      	b.n	400fee <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  400fb4:	2001      	movs	r0, #1
  400fb6:	e01a      	b.n	400fee <usart_set_async_baudrate+0x5a>
  400fb8:	2001      	movs	r0, #1
  400fba:	e018      	b.n	400fee <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400fbc:	0863      	lsrs	r3, r4, #1
  400fbe:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400fc2:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  400fc6:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400fc8:	1e5c      	subs	r4, r3, #1
  400fca:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400fce:	428c      	cmp	r4, r1
  400fd0:	d9e9      	bls.n	400fa6 <usart_set_async_baudrate+0x12>
  400fd2:	e7ef      	b.n	400fb4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400fd4:	00c9      	lsls	r1, r1, #3
  400fd6:	084b      	lsrs	r3, r1, #1
  400fd8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400fdc:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400fe0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400fe2:	1e5c      	subs	r4, r3, #1
  400fe4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400fe8:	428c      	cmp	r4, r1
  400fea:	d8e5      	bhi.n	400fb8 <usart_set_async_baudrate+0x24>
  400fec:	e7d7      	b.n	400f9e <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  400fee:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ff2:	4770      	bx	lr

00400ff4 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400ff4:	4b08      	ldr	r3, [pc, #32]	; (401018 <usart_reset+0x24>)
  400ff6:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400ffa:	2300      	movs	r3, #0
  400ffc:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400ffe:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401000:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401002:	2388      	movs	r3, #136	; 0x88
  401004:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401006:	2324      	movs	r3, #36	; 0x24
  401008:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  40100a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40100e:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  401010:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401014:	6003      	str	r3, [r0, #0]
  401016:	4770      	bx	lr
  401018:	55534100 	.word	0x55534100

0040101c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40101c:	b570      	push	{r4, r5, r6, lr}
  40101e:	4605      	mov	r5, r0
  401020:	460c      	mov	r4, r1
  401022:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401024:	4b0f      	ldr	r3, [pc, #60]	; (401064 <usart_init_rs232+0x48>)
  401026:	4798      	blx	r3

	ul_reg_val = 0;
  401028:	2200      	movs	r2, #0
  40102a:	4b0f      	ldr	r3, [pc, #60]	; (401068 <usart_init_rs232+0x4c>)
  40102c:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40102e:	b19c      	cbz	r4, 401058 <usart_init_rs232+0x3c>
  401030:	4632      	mov	r2, r6
  401032:	6821      	ldr	r1, [r4, #0]
  401034:	4628      	mov	r0, r5
  401036:	4b0d      	ldr	r3, [pc, #52]	; (40106c <usart_init_rs232+0x50>)
  401038:	4798      	blx	r3
  40103a:	4602      	mov	r2, r0
  40103c:	b970      	cbnz	r0, 40105c <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40103e:	6861      	ldr	r1, [r4, #4]
  401040:	68a3      	ldr	r3, [r4, #8]
  401042:	4319      	orrs	r1, r3
  401044:	6923      	ldr	r3, [r4, #16]
  401046:	4319      	orrs	r1, r3
  401048:	68e3      	ldr	r3, [r4, #12]
  40104a:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40104c:	4906      	ldr	r1, [pc, #24]	; (401068 <usart_init_rs232+0x4c>)
  40104e:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  401050:	6869      	ldr	r1, [r5, #4]
  401052:	430b      	orrs	r3, r1
  401054:	606b      	str	r3, [r5, #4]

	return 0;
  401056:	e002      	b.n	40105e <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401058:	2201      	movs	r2, #1
  40105a:	e000      	b.n	40105e <usart_init_rs232+0x42>
  40105c:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  40105e:	4610      	mov	r0, r2
  401060:	bd70      	pop	{r4, r5, r6, pc}
  401062:	bf00      	nop
  401064:	00400ff5 	.word	0x00400ff5
  401068:	20400948 	.word	0x20400948
  40106c:	00400f95 	.word	0x00400f95

00401070 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  401070:	2340      	movs	r3, #64	; 0x40
  401072:	6003      	str	r3, [r0, #0]
  401074:	4770      	bx	lr
  401076:	bf00      	nop

00401078 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  401078:	2310      	movs	r3, #16
  40107a:	6003      	str	r3, [r0, #0]
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop

00401080 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401080:	6943      	ldr	r3, [r0, #20]
  401082:	f013 0f02 	tst.w	r3, #2
  401086:	d004      	beq.n	401092 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401088:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40108c:	61c1      	str	r1, [r0, #28]
	return 0;
  40108e:	2000      	movs	r0, #0
  401090:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401092:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401094:	4770      	bx	lr
  401096:	bf00      	nop

00401098 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401098:	6943      	ldr	r3, [r0, #20]
  40109a:	f013 0f01 	tst.w	r3, #1
  40109e:	d005      	beq.n	4010ac <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4010a0:	6983      	ldr	r3, [r0, #24]
  4010a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4010a6:	600b      	str	r3, [r1, #0]

	return 0;
  4010a8:	2000      	movs	r0, #0
  4010aa:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4010ac:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4010ae:	4770      	bx	lr

004010b0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4010b0:	e7fe      	b.n	4010b0 <Dummy_Handler>
  4010b2:	bf00      	nop

004010b4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4010b4:	b500      	push	{lr}
  4010b6:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4010b8:	4b27      	ldr	r3, [pc, #156]	; (401158 <Reset_Handler+0xa4>)
  4010ba:	4a28      	ldr	r2, [pc, #160]	; (40115c <Reset_Handler+0xa8>)
  4010bc:	429a      	cmp	r2, r3
  4010be:	d003      	beq.n	4010c8 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  4010c0:	4b27      	ldr	r3, [pc, #156]	; (401160 <Reset_Handler+0xac>)
  4010c2:	4a25      	ldr	r2, [pc, #148]	; (401158 <Reset_Handler+0xa4>)
  4010c4:	429a      	cmp	r2, r3
  4010c6:	d304      	bcc.n	4010d2 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4010c8:	4b26      	ldr	r3, [pc, #152]	; (401164 <Reset_Handler+0xb0>)
  4010ca:	4a27      	ldr	r2, [pc, #156]	; (401168 <Reset_Handler+0xb4>)
  4010cc:	429a      	cmp	r2, r3
  4010ce:	d30f      	bcc.n	4010f0 <Reset_Handler+0x3c>
  4010d0:	e01a      	b.n	401108 <Reset_Handler+0x54>
  4010d2:	4921      	ldr	r1, [pc, #132]	; (401158 <Reset_Handler+0xa4>)
  4010d4:	4b25      	ldr	r3, [pc, #148]	; (40116c <Reset_Handler+0xb8>)
  4010d6:	1a5b      	subs	r3, r3, r1
  4010d8:	f023 0303 	bic.w	r3, r3, #3
  4010dc:	3304      	adds	r3, #4
  4010de:	4a1f      	ldr	r2, [pc, #124]	; (40115c <Reset_Handler+0xa8>)
  4010e0:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4010e2:	f852 0b04 	ldr.w	r0, [r2], #4
  4010e6:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4010ea:	429a      	cmp	r2, r3
  4010ec:	d1f9      	bne.n	4010e2 <Reset_Handler+0x2e>
  4010ee:	e7eb      	b.n	4010c8 <Reset_Handler+0x14>
  4010f0:	4b1f      	ldr	r3, [pc, #124]	; (401170 <Reset_Handler+0xbc>)
  4010f2:	4a20      	ldr	r2, [pc, #128]	; (401174 <Reset_Handler+0xc0>)
  4010f4:	1ad2      	subs	r2, r2, r3
  4010f6:	f022 0203 	bic.w	r2, r2, #3
  4010fa:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4010fc:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4010fe:	2100      	movs	r1, #0
  401100:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401104:	4293      	cmp	r3, r2
  401106:	d1fb      	bne.n	401100 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401108:	4a1b      	ldr	r2, [pc, #108]	; (401178 <Reset_Handler+0xc4>)
  40110a:	4b1c      	ldr	r3, [pc, #112]	; (40117c <Reset_Handler+0xc8>)
  40110c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401110:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401112:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401116:	fab3 f383 	clz	r3, r3
  40111a:	095b      	lsrs	r3, r3, #5
  40111c:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40111e:	b672      	cpsid	i
  401120:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401124:	2200      	movs	r2, #0
  401126:	4b16      	ldr	r3, [pc, #88]	; (401180 <Reset_Handler+0xcc>)
  401128:	701a      	strb	r2, [r3, #0]
	return flags;
  40112a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40112c:	4a15      	ldr	r2, [pc, #84]	; (401184 <Reset_Handler+0xd0>)
  40112e:	6813      	ldr	r3, [r2, #0]
  401130:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401134:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401136:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40113a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40113e:	b129      	cbz	r1, 40114c <Reset_Handler+0x98>
		cpu_irq_enable();
  401140:	2201      	movs	r2, #1
  401142:	4b0f      	ldr	r3, [pc, #60]	; (401180 <Reset_Handler+0xcc>)
  401144:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401146:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40114a:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40114c:	4b0e      	ldr	r3, [pc, #56]	; (401188 <Reset_Handler+0xd4>)
  40114e:	4798      	blx	r3

        /* Branch to main function */
        main();
  401150:	4b0e      	ldr	r3, [pc, #56]	; (40118c <Reset_Handler+0xd8>)
  401152:	4798      	blx	r3
  401154:	e7fe      	b.n	401154 <Reset_Handler+0xa0>
  401156:	bf00      	nop
  401158:	20400000 	.word	0x20400000
  40115c:	00407da8 	.word	0x00407da8
  401160:	204008b4 	.word	0x204008b4
  401164:	20400a8c 	.word	0x20400a8c
  401168:	204008b4 	.word	0x204008b4
  40116c:	204008b3 	.word	0x204008b3
  401170:	204008b8 	.word	0x204008b8
  401174:	20400a8f 	.word	0x20400a8f
  401178:	e000ed00 	.word	0xe000ed00
  40117c:	00400000 	.word	0x00400000
  401180:	2040000c 	.word	0x2040000c
  401184:	e000ed88 	.word	0xe000ed88
  401188:	0040137d 	.word	0x0040137d
  40118c:	004003d9 	.word	0x004003d9

00401190 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401190:	4b3c      	ldr	r3, [pc, #240]	; (401284 <SystemCoreClockUpdate+0xf4>)
  401192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401194:	f003 0303 	and.w	r3, r3, #3
  401198:	2b01      	cmp	r3, #1
  40119a:	d00f      	beq.n	4011bc <SystemCoreClockUpdate+0x2c>
  40119c:	b113      	cbz	r3, 4011a4 <SystemCoreClockUpdate+0x14>
  40119e:	2b02      	cmp	r3, #2
  4011a0:	d029      	beq.n	4011f6 <SystemCoreClockUpdate+0x66>
  4011a2:	e057      	b.n	401254 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4011a4:	4b38      	ldr	r3, [pc, #224]	; (401288 <SystemCoreClockUpdate+0xf8>)
  4011a6:	695b      	ldr	r3, [r3, #20]
  4011a8:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011ac:	bf14      	ite	ne
  4011ae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011b2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4011b6:	4b35      	ldr	r3, [pc, #212]	; (40128c <SystemCoreClockUpdate+0xfc>)
  4011b8:	601a      	str	r2, [r3, #0]
  4011ba:	e04b      	b.n	401254 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4011bc:	4b31      	ldr	r3, [pc, #196]	; (401284 <SystemCoreClockUpdate+0xf4>)
  4011be:	6a1b      	ldr	r3, [r3, #32]
  4011c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011c4:	d003      	beq.n	4011ce <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4011c6:	4a32      	ldr	r2, [pc, #200]	; (401290 <SystemCoreClockUpdate+0x100>)
  4011c8:	4b30      	ldr	r3, [pc, #192]	; (40128c <SystemCoreClockUpdate+0xfc>)
  4011ca:	601a      	str	r2, [r3, #0]
  4011cc:	e042      	b.n	401254 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4011ce:	4a31      	ldr	r2, [pc, #196]	; (401294 <SystemCoreClockUpdate+0x104>)
  4011d0:	4b2e      	ldr	r3, [pc, #184]	; (40128c <SystemCoreClockUpdate+0xfc>)
  4011d2:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4011d4:	4b2b      	ldr	r3, [pc, #172]	; (401284 <SystemCoreClockUpdate+0xf4>)
  4011d6:	6a1b      	ldr	r3, [r3, #32]
  4011d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011dc:	2b10      	cmp	r3, #16
  4011de:	d002      	beq.n	4011e6 <SystemCoreClockUpdate+0x56>
  4011e0:	2b20      	cmp	r3, #32
  4011e2:	d004      	beq.n	4011ee <SystemCoreClockUpdate+0x5e>
  4011e4:	e036      	b.n	401254 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4011e6:	4a2c      	ldr	r2, [pc, #176]	; (401298 <SystemCoreClockUpdate+0x108>)
  4011e8:	4b28      	ldr	r3, [pc, #160]	; (40128c <SystemCoreClockUpdate+0xfc>)
  4011ea:	601a      	str	r2, [r3, #0]
          break;
  4011ec:	e032      	b.n	401254 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4011ee:	4a28      	ldr	r2, [pc, #160]	; (401290 <SystemCoreClockUpdate+0x100>)
  4011f0:	4b26      	ldr	r3, [pc, #152]	; (40128c <SystemCoreClockUpdate+0xfc>)
  4011f2:	601a      	str	r2, [r3, #0]
          break;
  4011f4:	e02e      	b.n	401254 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4011f6:	4b23      	ldr	r3, [pc, #140]	; (401284 <SystemCoreClockUpdate+0xf4>)
  4011f8:	6a1b      	ldr	r3, [r3, #32]
  4011fa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011fe:	d003      	beq.n	401208 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401200:	4a23      	ldr	r2, [pc, #140]	; (401290 <SystemCoreClockUpdate+0x100>)
  401202:	4b22      	ldr	r3, [pc, #136]	; (40128c <SystemCoreClockUpdate+0xfc>)
  401204:	601a      	str	r2, [r3, #0]
  401206:	e012      	b.n	40122e <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401208:	4a22      	ldr	r2, [pc, #136]	; (401294 <SystemCoreClockUpdate+0x104>)
  40120a:	4b20      	ldr	r3, [pc, #128]	; (40128c <SystemCoreClockUpdate+0xfc>)
  40120c:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40120e:	4b1d      	ldr	r3, [pc, #116]	; (401284 <SystemCoreClockUpdate+0xf4>)
  401210:	6a1b      	ldr	r3, [r3, #32]
  401212:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401216:	2b10      	cmp	r3, #16
  401218:	d002      	beq.n	401220 <SystemCoreClockUpdate+0x90>
  40121a:	2b20      	cmp	r3, #32
  40121c:	d004      	beq.n	401228 <SystemCoreClockUpdate+0x98>
  40121e:	e006      	b.n	40122e <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401220:	4a1d      	ldr	r2, [pc, #116]	; (401298 <SystemCoreClockUpdate+0x108>)
  401222:	4b1a      	ldr	r3, [pc, #104]	; (40128c <SystemCoreClockUpdate+0xfc>)
  401224:	601a      	str	r2, [r3, #0]
          break;
  401226:	e002      	b.n	40122e <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401228:	4a19      	ldr	r2, [pc, #100]	; (401290 <SystemCoreClockUpdate+0x100>)
  40122a:	4b18      	ldr	r3, [pc, #96]	; (40128c <SystemCoreClockUpdate+0xfc>)
  40122c:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40122e:	4b15      	ldr	r3, [pc, #84]	; (401284 <SystemCoreClockUpdate+0xf4>)
  401230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401232:	f003 0303 	and.w	r3, r3, #3
  401236:	2b02      	cmp	r3, #2
  401238:	d10c      	bne.n	401254 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40123a:	4a12      	ldr	r2, [pc, #72]	; (401284 <SystemCoreClockUpdate+0xf4>)
  40123c:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40123e:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401240:	4812      	ldr	r0, [pc, #72]	; (40128c <SystemCoreClockUpdate+0xfc>)
  401242:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401246:	6803      	ldr	r3, [r0, #0]
  401248:	fb01 3303 	mla	r3, r1, r3, r3
  40124c:	b2d2      	uxtb	r2, r2
  40124e:	fbb3 f3f2 	udiv	r3, r3, r2
  401252:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401254:	4b0b      	ldr	r3, [pc, #44]	; (401284 <SystemCoreClockUpdate+0xf4>)
  401256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401258:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40125c:	2b70      	cmp	r3, #112	; 0x70
  40125e:	d107      	bne.n	401270 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  401260:	4a0a      	ldr	r2, [pc, #40]	; (40128c <SystemCoreClockUpdate+0xfc>)
  401262:	6813      	ldr	r3, [r2, #0]
  401264:	490d      	ldr	r1, [pc, #52]	; (40129c <SystemCoreClockUpdate+0x10c>)
  401266:	fba1 1303 	umull	r1, r3, r1, r3
  40126a:	085b      	lsrs	r3, r3, #1
  40126c:	6013      	str	r3, [r2, #0]
  40126e:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401270:	4b04      	ldr	r3, [pc, #16]	; (401284 <SystemCoreClockUpdate+0xf4>)
  401272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401274:	4905      	ldr	r1, [pc, #20]	; (40128c <SystemCoreClockUpdate+0xfc>)
  401276:	f3c3 1202 	ubfx	r2, r3, #4, #3
  40127a:	680b      	ldr	r3, [r1, #0]
  40127c:	40d3      	lsrs	r3, r2
  40127e:	600b      	str	r3, [r1, #0]
  401280:	4770      	bx	lr
  401282:	bf00      	nop
  401284:	400e0600 	.word	0x400e0600
  401288:	400e1810 	.word	0x400e1810
  40128c:	20400010 	.word	0x20400010
  401290:	00b71b00 	.word	0x00b71b00
  401294:	003d0900 	.word	0x003d0900
  401298:	007a1200 	.word	0x007a1200
  40129c:	aaaaaaab 	.word	0xaaaaaaab

004012a0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4012a0:	4b16      	ldr	r3, [pc, #88]	; (4012fc <system_init_flash+0x5c>)
  4012a2:	4298      	cmp	r0, r3
  4012a4:	d804      	bhi.n	4012b0 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012a6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4012aa:	4b15      	ldr	r3, [pc, #84]	; (401300 <system_init_flash+0x60>)
  4012ac:	601a      	str	r2, [r3, #0]
  4012ae:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4012b0:	4b14      	ldr	r3, [pc, #80]	; (401304 <system_init_flash+0x64>)
  4012b2:	4298      	cmp	r0, r3
  4012b4:	d803      	bhi.n	4012be <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4012b6:	4a14      	ldr	r2, [pc, #80]	; (401308 <system_init_flash+0x68>)
  4012b8:	4b11      	ldr	r3, [pc, #68]	; (401300 <system_init_flash+0x60>)
  4012ba:	601a      	str	r2, [r3, #0]
  4012bc:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4012be:	4b13      	ldr	r3, [pc, #76]	; (40130c <system_init_flash+0x6c>)
  4012c0:	4298      	cmp	r0, r3
  4012c2:	d803      	bhi.n	4012cc <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4012c4:	4a12      	ldr	r2, [pc, #72]	; (401310 <system_init_flash+0x70>)
  4012c6:	4b0e      	ldr	r3, [pc, #56]	; (401300 <system_init_flash+0x60>)
  4012c8:	601a      	str	r2, [r3, #0]
  4012ca:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4012cc:	4b11      	ldr	r3, [pc, #68]	; (401314 <system_init_flash+0x74>)
  4012ce:	4298      	cmp	r0, r3
  4012d0:	d803      	bhi.n	4012da <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4012d2:	4a11      	ldr	r2, [pc, #68]	; (401318 <system_init_flash+0x78>)
  4012d4:	4b0a      	ldr	r3, [pc, #40]	; (401300 <system_init_flash+0x60>)
  4012d6:	601a      	str	r2, [r3, #0]
  4012d8:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4012da:	4b10      	ldr	r3, [pc, #64]	; (40131c <system_init_flash+0x7c>)
  4012dc:	4298      	cmp	r0, r3
  4012de:	d804      	bhi.n	4012ea <system_init_flash+0x4a>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4012e0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4012e4:	4b06      	ldr	r3, [pc, #24]	; (401300 <system_init_flash+0x60>)
  4012e6:	601a      	str	r2, [r3, #0]
  4012e8:	4770      	bx	lr
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4012ea:	4b0d      	ldr	r3, [pc, #52]	; (401320 <system_init_flash+0x80>)
  4012ec:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012ee:	bf94      	ite	ls
  4012f0:	4a0c      	ldrls	r2, [pc, #48]	; (401324 <system_init_flash+0x84>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4012f2:	4a0d      	ldrhi	r2, [pc, #52]	; (401328 <system_init_flash+0x88>)
  4012f4:	4b02      	ldr	r3, [pc, #8]	; (401300 <system_init_flash+0x60>)
  4012f6:	601a      	str	r2, [r3, #0]
  4012f8:	4770      	bx	lr
  4012fa:	bf00      	nop
  4012fc:	015ef3bf 	.word	0x015ef3bf
  401300:	400e0c00 	.word	0x400e0c00
  401304:	02bde77f 	.word	0x02bde77f
  401308:	04000100 	.word	0x04000100
  40130c:	041cdb3f 	.word	0x041cdb3f
  401310:	04000200 	.word	0x04000200
  401314:	057bceff 	.word	0x057bceff
  401318:	04000300 	.word	0x04000300
  40131c:	06dac2bf 	.word	0x06dac2bf
  401320:	0839b67f 	.word	0x0839b67f
  401324:	04000500 	.word	0x04000500
  401328:	04000600 	.word	0x04000600

0040132c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40132c:	4b09      	ldr	r3, [pc, #36]	; (401354 <_sbrk+0x28>)
  40132e:	681b      	ldr	r3, [r3, #0]
  401330:	b913      	cbnz	r3, 401338 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401332:	4a09      	ldr	r2, [pc, #36]	; (401358 <_sbrk+0x2c>)
  401334:	4b07      	ldr	r3, [pc, #28]	; (401354 <_sbrk+0x28>)
  401336:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401338:	4b06      	ldr	r3, [pc, #24]	; (401354 <_sbrk+0x28>)
  40133a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40133c:	181a      	adds	r2, r3, r0
  40133e:	4907      	ldr	r1, [pc, #28]	; (40135c <_sbrk+0x30>)
  401340:	4291      	cmp	r1, r2
  401342:	db04      	blt.n	40134e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401344:	4610      	mov	r0, r2
  401346:	4a03      	ldr	r2, [pc, #12]	; (401354 <_sbrk+0x28>)
  401348:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40134a:	4618      	mov	r0, r3
  40134c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40134e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401352:	4770      	bx	lr
  401354:	2040094c 	.word	0x2040094c
  401358:	20402c90 	.word	0x20402c90
  40135c:	2045fffc 	.word	0x2045fffc

00401360 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401360:	f04f 30ff 	mov.w	r0, #4294967295
  401364:	4770      	bx	lr
  401366:	bf00      	nop

00401368 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401368:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40136c:	604b      	str	r3, [r1, #4]

	return 0;
}
  40136e:	2000      	movs	r0, #0
  401370:	4770      	bx	lr
  401372:	bf00      	nop

00401374 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401374:	2001      	movs	r0, #1
  401376:	4770      	bx	lr

00401378 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401378:	2000      	movs	r0, #0
  40137a:	4770      	bx	lr

0040137c <__libc_init_array>:
  40137c:	b570      	push	{r4, r5, r6, lr}
  40137e:	4e0f      	ldr	r6, [pc, #60]	; (4013bc <__libc_init_array+0x40>)
  401380:	4d0f      	ldr	r5, [pc, #60]	; (4013c0 <__libc_init_array+0x44>)
  401382:	1b76      	subs	r6, r6, r5
  401384:	10b6      	asrs	r6, r6, #2
  401386:	bf18      	it	ne
  401388:	2400      	movne	r4, #0
  40138a:	d005      	beq.n	401398 <__libc_init_array+0x1c>
  40138c:	3401      	adds	r4, #1
  40138e:	f855 3b04 	ldr.w	r3, [r5], #4
  401392:	4798      	blx	r3
  401394:	42a6      	cmp	r6, r4
  401396:	d1f9      	bne.n	40138c <__libc_init_array+0x10>
  401398:	4e0a      	ldr	r6, [pc, #40]	; (4013c4 <__libc_init_array+0x48>)
  40139a:	4d0b      	ldr	r5, [pc, #44]	; (4013c8 <__libc_init_array+0x4c>)
  40139c:	1b76      	subs	r6, r6, r5
  40139e:	f006 fced 	bl	407d7c <_init>
  4013a2:	10b6      	asrs	r6, r6, #2
  4013a4:	bf18      	it	ne
  4013a6:	2400      	movne	r4, #0
  4013a8:	d006      	beq.n	4013b8 <__libc_init_array+0x3c>
  4013aa:	3401      	adds	r4, #1
  4013ac:	f855 3b04 	ldr.w	r3, [r5], #4
  4013b0:	4798      	blx	r3
  4013b2:	42a6      	cmp	r6, r4
  4013b4:	d1f9      	bne.n	4013aa <__libc_init_array+0x2e>
  4013b6:	bd70      	pop	{r4, r5, r6, pc}
  4013b8:	bd70      	pop	{r4, r5, r6, pc}
  4013ba:	bf00      	nop
  4013bc:	00407d88 	.word	0x00407d88
  4013c0:	00407d88 	.word	0x00407d88
  4013c4:	00407d90 	.word	0x00407d90
  4013c8:	00407d88 	.word	0x00407d88

004013cc <iprintf>:
  4013cc:	b40f      	push	{r0, r1, r2, r3}
  4013ce:	b500      	push	{lr}
  4013d0:	4907      	ldr	r1, [pc, #28]	; (4013f0 <iprintf+0x24>)
  4013d2:	b083      	sub	sp, #12
  4013d4:	ab04      	add	r3, sp, #16
  4013d6:	6808      	ldr	r0, [r1, #0]
  4013d8:	f853 2b04 	ldr.w	r2, [r3], #4
  4013dc:	6881      	ldr	r1, [r0, #8]
  4013de:	9301      	str	r3, [sp, #4]
  4013e0:	f001 fd66 	bl	402eb0 <_vfiprintf_r>
  4013e4:	b003      	add	sp, #12
  4013e6:	f85d eb04 	ldr.w	lr, [sp], #4
  4013ea:	b004      	add	sp, #16
  4013ec:	4770      	bx	lr
  4013ee:	bf00      	nop
  4013f0:	20400440 	.word	0x20400440

004013f4 <memset>:
  4013f4:	b470      	push	{r4, r5, r6}
  4013f6:	0784      	lsls	r4, r0, #30
  4013f8:	d046      	beq.n	401488 <memset+0x94>
  4013fa:	1e54      	subs	r4, r2, #1
  4013fc:	2a00      	cmp	r2, #0
  4013fe:	d041      	beq.n	401484 <memset+0x90>
  401400:	b2cd      	uxtb	r5, r1
  401402:	4603      	mov	r3, r0
  401404:	e002      	b.n	40140c <memset+0x18>
  401406:	1e62      	subs	r2, r4, #1
  401408:	b3e4      	cbz	r4, 401484 <memset+0x90>
  40140a:	4614      	mov	r4, r2
  40140c:	f803 5b01 	strb.w	r5, [r3], #1
  401410:	079a      	lsls	r2, r3, #30
  401412:	d1f8      	bne.n	401406 <memset+0x12>
  401414:	2c03      	cmp	r4, #3
  401416:	d92e      	bls.n	401476 <memset+0x82>
  401418:	b2cd      	uxtb	r5, r1
  40141a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40141e:	2c0f      	cmp	r4, #15
  401420:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401424:	d919      	bls.n	40145a <memset+0x66>
  401426:	f103 0210 	add.w	r2, r3, #16
  40142a:	4626      	mov	r6, r4
  40142c:	3e10      	subs	r6, #16
  40142e:	2e0f      	cmp	r6, #15
  401430:	f842 5c10 	str.w	r5, [r2, #-16]
  401434:	f842 5c0c 	str.w	r5, [r2, #-12]
  401438:	f842 5c08 	str.w	r5, [r2, #-8]
  40143c:	f842 5c04 	str.w	r5, [r2, #-4]
  401440:	f102 0210 	add.w	r2, r2, #16
  401444:	d8f2      	bhi.n	40142c <memset+0x38>
  401446:	f1a4 0210 	sub.w	r2, r4, #16
  40144a:	f022 020f 	bic.w	r2, r2, #15
  40144e:	f004 040f 	and.w	r4, r4, #15
  401452:	3210      	adds	r2, #16
  401454:	2c03      	cmp	r4, #3
  401456:	4413      	add	r3, r2
  401458:	d90d      	bls.n	401476 <memset+0x82>
  40145a:	461e      	mov	r6, r3
  40145c:	4622      	mov	r2, r4
  40145e:	3a04      	subs	r2, #4
  401460:	2a03      	cmp	r2, #3
  401462:	f846 5b04 	str.w	r5, [r6], #4
  401466:	d8fa      	bhi.n	40145e <memset+0x6a>
  401468:	1f22      	subs	r2, r4, #4
  40146a:	f022 0203 	bic.w	r2, r2, #3
  40146e:	3204      	adds	r2, #4
  401470:	4413      	add	r3, r2
  401472:	f004 0403 	and.w	r4, r4, #3
  401476:	b12c      	cbz	r4, 401484 <memset+0x90>
  401478:	b2c9      	uxtb	r1, r1
  40147a:	441c      	add	r4, r3
  40147c:	f803 1b01 	strb.w	r1, [r3], #1
  401480:	42a3      	cmp	r3, r4
  401482:	d1fb      	bne.n	40147c <memset+0x88>
  401484:	bc70      	pop	{r4, r5, r6}
  401486:	4770      	bx	lr
  401488:	4614      	mov	r4, r2
  40148a:	4603      	mov	r3, r0
  40148c:	e7c2      	b.n	401414 <memset+0x20>
  40148e:	bf00      	nop

00401490 <_puts_r>:
  401490:	b5f0      	push	{r4, r5, r6, r7, lr}
  401492:	4605      	mov	r5, r0
  401494:	b089      	sub	sp, #36	; 0x24
  401496:	4608      	mov	r0, r1
  401498:	460c      	mov	r4, r1
  40149a:	f000 f911 	bl	4016c0 <strlen>
  40149e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4014a0:	4f14      	ldr	r7, [pc, #80]	; (4014f4 <_puts_r+0x64>)
  4014a2:	9404      	str	r4, [sp, #16]
  4014a4:	2601      	movs	r6, #1
  4014a6:	1c44      	adds	r4, r0, #1
  4014a8:	a904      	add	r1, sp, #16
  4014aa:	2202      	movs	r2, #2
  4014ac:	9403      	str	r4, [sp, #12]
  4014ae:	9005      	str	r0, [sp, #20]
  4014b0:	68ac      	ldr	r4, [r5, #8]
  4014b2:	9706      	str	r7, [sp, #24]
  4014b4:	9607      	str	r6, [sp, #28]
  4014b6:	9101      	str	r1, [sp, #4]
  4014b8:	9202      	str	r2, [sp, #8]
  4014ba:	b1b3      	cbz	r3, 4014ea <_puts_r+0x5a>
  4014bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014c0:	049a      	lsls	r2, r3, #18
  4014c2:	d406      	bmi.n	4014d2 <_puts_r+0x42>
  4014c4:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4014c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4014ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4014ce:	81a3      	strh	r3, [r4, #12]
  4014d0:	6662      	str	r2, [r4, #100]	; 0x64
  4014d2:	4621      	mov	r1, r4
  4014d4:	4628      	mov	r0, r5
  4014d6:	aa01      	add	r2, sp, #4
  4014d8:	f003 ff3c 	bl	405354 <__sfvwrite_r>
  4014dc:	2800      	cmp	r0, #0
  4014de:	bf14      	ite	ne
  4014e0:	f04f 30ff 	movne.w	r0, #4294967295
  4014e4:	200a      	moveq	r0, #10
  4014e6:	b009      	add	sp, #36	; 0x24
  4014e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4014ea:	4628      	mov	r0, r5
  4014ec:	f003 fd80 	bl	404ff0 <__sinit>
  4014f0:	e7e4      	b.n	4014bc <_puts_r+0x2c>
  4014f2:	bf00      	nop
  4014f4:	00407bdc 	.word	0x00407bdc

004014f8 <puts>:
  4014f8:	4b02      	ldr	r3, [pc, #8]	; (401504 <puts+0xc>)
  4014fa:	4601      	mov	r1, r0
  4014fc:	6818      	ldr	r0, [r3, #0]
  4014fe:	f7ff bfc7 	b.w	401490 <_puts_r>
  401502:	bf00      	nop
  401504:	20400440 	.word	0x20400440

00401508 <setbuf>:
  401508:	2900      	cmp	r1, #0
  40150a:	bf0c      	ite	eq
  40150c:	2202      	moveq	r2, #2
  40150e:	2200      	movne	r2, #0
  401510:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401514:	f000 b800 	b.w	401518 <setvbuf>

00401518 <setvbuf>:
  401518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40151c:	4c51      	ldr	r4, [pc, #324]	; (401664 <setvbuf+0x14c>)
  40151e:	6825      	ldr	r5, [r4, #0]
  401520:	b083      	sub	sp, #12
  401522:	4604      	mov	r4, r0
  401524:	460f      	mov	r7, r1
  401526:	4690      	mov	r8, r2
  401528:	461e      	mov	r6, r3
  40152a:	b115      	cbz	r5, 401532 <setvbuf+0x1a>
  40152c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40152e:	2b00      	cmp	r3, #0
  401530:	d079      	beq.n	401626 <setvbuf+0x10e>
  401532:	f1b8 0f02 	cmp.w	r8, #2
  401536:	d004      	beq.n	401542 <setvbuf+0x2a>
  401538:	f1b8 0f01 	cmp.w	r8, #1
  40153c:	d87f      	bhi.n	40163e <setvbuf+0x126>
  40153e:	2e00      	cmp	r6, #0
  401540:	db7d      	blt.n	40163e <setvbuf+0x126>
  401542:	4621      	mov	r1, r4
  401544:	4628      	mov	r0, r5
  401546:	f003 fcbf 	bl	404ec8 <_fflush_r>
  40154a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40154c:	b141      	cbz	r1, 401560 <setvbuf+0x48>
  40154e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401552:	4299      	cmp	r1, r3
  401554:	d002      	beq.n	40155c <setvbuf+0x44>
  401556:	4628      	mov	r0, r5
  401558:	f003 fe14 	bl	405184 <_free_r>
  40155c:	2300      	movs	r3, #0
  40155e:	6323      	str	r3, [r4, #48]	; 0x30
  401560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401564:	2200      	movs	r2, #0
  401566:	61a2      	str	r2, [r4, #24]
  401568:	6062      	str	r2, [r4, #4]
  40156a:	061a      	lsls	r2, r3, #24
  40156c:	d454      	bmi.n	401618 <setvbuf+0x100>
  40156e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401572:	f023 0303 	bic.w	r3, r3, #3
  401576:	f1b8 0f02 	cmp.w	r8, #2
  40157a:	81a3      	strh	r3, [r4, #12]
  40157c:	d039      	beq.n	4015f2 <setvbuf+0xda>
  40157e:	ab01      	add	r3, sp, #4
  401580:	466a      	mov	r2, sp
  401582:	4621      	mov	r1, r4
  401584:	4628      	mov	r0, r5
  401586:	f004 f89f 	bl	4056c8 <__swhatbuf_r>
  40158a:	89a3      	ldrh	r3, [r4, #12]
  40158c:	4318      	orrs	r0, r3
  40158e:	81a0      	strh	r0, [r4, #12]
  401590:	b326      	cbz	r6, 4015dc <setvbuf+0xc4>
  401592:	b327      	cbz	r7, 4015de <setvbuf+0xc6>
  401594:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401596:	2b00      	cmp	r3, #0
  401598:	d04d      	beq.n	401636 <setvbuf+0x11e>
  40159a:	9b00      	ldr	r3, [sp, #0]
  40159c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4015a0:	6027      	str	r7, [r4, #0]
  4015a2:	429e      	cmp	r6, r3
  4015a4:	bf1c      	itt	ne
  4015a6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4015aa:	81a0      	strhne	r0, [r4, #12]
  4015ac:	f1b8 0f01 	cmp.w	r8, #1
  4015b0:	bf08      	it	eq
  4015b2:	f040 0001 	orreq.w	r0, r0, #1
  4015b6:	b283      	uxth	r3, r0
  4015b8:	bf08      	it	eq
  4015ba:	81a0      	strheq	r0, [r4, #12]
  4015bc:	f003 0008 	and.w	r0, r3, #8
  4015c0:	b280      	uxth	r0, r0
  4015c2:	6127      	str	r7, [r4, #16]
  4015c4:	6166      	str	r6, [r4, #20]
  4015c6:	b318      	cbz	r0, 401610 <setvbuf+0xf8>
  4015c8:	f013 0001 	ands.w	r0, r3, #1
  4015cc:	d02f      	beq.n	40162e <setvbuf+0x116>
  4015ce:	2000      	movs	r0, #0
  4015d0:	4276      	negs	r6, r6
  4015d2:	61a6      	str	r6, [r4, #24]
  4015d4:	60a0      	str	r0, [r4, #8]
  4015d6:	b003      	add	sp, #12
  4015d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4015dc:	9e00      	ldr	r6, [sp, #0]
  4015de:	4630      	mov	r0, r6
  4015e0:	f004 f8e6 	bl	4057b0 <malloc>
  4015e4:	4607      	mov	r7, r0
  4015e6:	b368      	cbz	r0, 401644 <setvbuf+0x12c>
  4015e8:	89a3      	ldrh	r3, [r4, #12]
  4015ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4015ee:	81a3      	strh	r3, [r4, #12]
  4015f0:	e7d0      	b.n	401594 <setvbuf+0x7c>
  4015f2:	2000      	movs	r0, #0
  4015f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4015f8:	f043 0302 	orr.w	r3, r3, #2
  4015fc:	2500      	movs	r5, #0
  4015fe:	2101      	movs	r1, #1
  401600:	81a3      	strh	r3, [r4, #12]
  401602:	60a5      	str	r5, [r4, #8]
  401604:	6022      	str	r2, [r4, #0]
  401606:	6122      	str	r2, [r4, #16]
  401608:	6161      	str	r1, [r4, #20]
  40160a:	b003      	add	sp, #12
  40160c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401610:	60a0      	str	r0, [r4, #8]
  401612:	b003      	add	sp, #12
  401614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401618:	6921      	ldr	r1, [r4, #16]
  40161a:	4628      	mov	r0, r5
  40161c:	f003 fdb2 	bl	405184 <_free_r>
  401620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401624:	e7a3      	b.n	40156e <setvbuf+0x56>
  401626:	4628      	mov	r0, r5
  401628:	f003 fce2 	bl	404ff0 <__sinit>
  40162c:	e781      	b.n	401532 <setvbuf+0x1a>
  40162e:	60a6      	str	r6, [r4, #8]
  401630:	b003      	add	sp, #12
  401632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401636:	4628      	mov	r0, r5
  401638:	f003 fcda 	bl	404ff0 <__sinit>
  40163c:	e7ad      	b.n	40159a <setvbuf+0x82>
  40163e:	f04f 30ff 	mov.w	r0, #4294967295
  401642:	e7e2      	b.n	40160a <setvbuf+0xf2>
  401644:	f8dd 9000 	ldr.w	r9, [sp]
  401648:	45b1      	cmp	r9, r6
  40164a:	d006      	beq.n	40165a <setvbuf+0x142>
  40164c:	4648      	mov	r0, r9
  40164e:	f004 f8af 	bl	4057b0 <malloc>
  401652:	4607      	mov	r7, r0
  401654:	b108      	cbz	r0, 40165a <setvbuf+0x142>
  401656:	464e      	mov	r6, r9
  401658:	e7c6      	b.n	4015e8 <setvbuf+0xd0>
  40165a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40165e:	f04f 30ff 	mov.w	r0, #4294967295
  401662:	e7c7      	b.n	4015f4 <setvbuf+0xdc>
  401664:	20400440 	.word	0x20400440

00401668 <sprintf>:
  401668:	b40e      	push	{r1, r2, r3}
  40166a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40166c:	b09c      	sub	sp, #112	; 0x70
  40166e:	ab21      	add	r3, sp, #132	; 0x84
  401670:	490f      	ldr	r1, [pc, #60]	; (4016b0 <sprintf+0x48>)
  401672:	f853 2b04 	ldr.w	r2, [r3], #4
  401676:	9301      	str	r3, [sp, #4]
  401678:	4605      	mov	r5, r0
  40167a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40167e:	6808      	ldr	r0, [r1, #0]
  401680:	9502      	str	r5, [sp, #8]
  401682:	f44f 7702 	mov.w	r7, #520	; 0x208
  401686:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40168a:	a902      	add	r1, sp, #8
  40168c:	9506      	str	r5, [sp, #24]
  40168e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401692:	9404      	str	r4, [sp, #16]
  401694:	9407      	str	r4, [sp, #28]
  401696:	f8ad 6016 	strh.w	r6, [sp, #22]
  40169a:	f000 f87f 	bl	40179c <_svfprintf_r>
  40169e:	9b02      	ldr	r3, [sp, #8]
  4016a0:	2200      	movs	r2, #0
  4016a2:	701a      	strb	r2, [r3, #0]
  4016a4:	b01c      	add	sp, #112	; 0x70
  4016a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4016aa:	b003      	add	sp, #12
  4016ac:	4770      	bx	lr
  4016ae:	bf00      	nop
  4016b0:	20400440 	.word	0x20400440
	...

004016c0 <strlen>:
  4016c0:	f890 f000 	pld	[r0]
  4016c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4016c8:	f020 0107 	bic.w	r1, r0, #7
  4016cc:	f06f 0c00 	mvn.w	ip, #0
  4016d0:	f010 0407 	ands.w	r4, r0, #7
  4016d4:	f891 f020 	pld	[r1, #32]
  4016d8:	f040 8049 	bne.w	40176e <strlen+0xae>
  4016dc:	f04f 0400 	mov.w	r4, #0
  4016e0:	f06f 0007 	mvn.w	r0, #7
  4016e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4016e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4016ec:	f100 0008 	add.w	r0, r0, #8
  4016f0:	fa82 f24c 	uadd8	r2, r2, ip
  4016f4:	faa4 f28c 	sel	r2, r4, ip
  4016f8:	fa83 f34c 	uadd8	r3, r3, ip
  4016fc:	faa2 f38c 	sel	r3, r2, ip
  401700:	bb4b      	cbnz	r3, 401756 <strlen+0x96>
  401702:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401706:	fa82 f24c 	uadd8	r2, r2, ip
  40170a:	f100 0008 	add.w	r0, r0, #8
  40170e:	faa4 f28c 	sel	r2, r4, ip
  401712:	fa83 f34c 	uadd8	r3, r3, ip
  401716:	faa2 f38c 	sel	r3, r2, ip
  40171a:	b9e3      	cbnz	r3, 401756 <strlen+0x96>
  40171c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401720:	fa82 f24c 	uadd8	r2, r2, ip
  401724:	f100 0008 	add.w	r0, r0, #8
  401728:	faa4 f28c 	sel	r2, r4, ip
  40172c:	fa83 f34c 	uadd8	r3, r3, ip
  401730:	faa2 f38c 	sel	r3, r2, ip
  401734:	b97b      	cbnz	r3, 401756 <strlen+0x96>
  401736:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40173a:	f101 0120 	add.w	r1, r1, #32
  40173e:	fa82 f24c 	uadd8	r2, r2, ip
  401742:	f100 0008 	add.w	r0, r0, #8
  401746:	faa4 f28c 	sel	r2, r4, ip
  40174a:	fa83 f34c 	uadd8	r3, r3, ip
  40174e:	faa2 f38c 	sel	r3, r2, ip
  401752:	2b00      	cmp	r3, #0
  401754:	d0c6      	beq.n	4016e4 <strlen+0x24>
  401756:	2a00      	cmp	r2, #0
  401758:	bf04      	itt	eq
  40175a:	3004      	addeq	r0, #4
  40175c:	461a      	moveq	r2, r3
  40175e:	ba12      	rev	r2, r2
  401760:	fab2 f282 	clz	r2, r2
  401764:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401768:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40176c:	4770      	bx	lr
  40176e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401772:	f004 0503 	and.w	r5, r4, #3
  401776:	f1c4 0000 	rsb	r0, r4, #0
  40177a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40177e:	f014 0f04 	tst.w	r4, #4
  401782:	f891 f040 	pld	[r1, #64]	; 0x40
  401786:	fa0c f505 	lsl.w	r5, ip, r5
  40178a:	ea62 0205 	orn	r2, r2, r5
  40178e:	bf1c      	itt	ne
  401790:	ea63 0305 	ornne	r3, r3, r5
  401794:	4662      	movne	r2, ip
  401796:	f04f 0400 	mov.w	r4, #0
  40179a:	e7a9      	b.n	4016f0 <strlen+0x30>

0040179c <_svfprintf_r>:
  40179c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017a0:	b0c1      	sub	sp, #260	; 0x104
  4017a2:	460c      	mov	r4, r1
  4017a4:	9109      	str	r1, [sp, #36]	; 0x24
  4017a6:	4615      	mov	r5, r2
  4017a8:	930e      	str	r3, [sp, #56]	; 0x38
  4017aa:	900a      	str	r0, [sp, #40]	; 0x28
  4017ac:	f003 ff88 	bl	4056c0 <_localeconv_r>
  4017b0:	6803      	ldr	r3, [r0, #0]
  4017b2:	9317      	str	r3, [sp, #92]	; 0x5c
  4017b4:	4618      	mov	r0, r3
  4017b6:	f7ff ff83 	bl	4016c0 <strlen>
  4017ba:	89a3      	ldrh	r3, [r4, #12]
  4017bc:	9016      	str	r0, [sp, #88]	; 0x58
  4017be:	061e      	lsls	r6, r3, #24
  4017c0:	d503      	bpl.n	4017ca <_svfprintf_r+0x2e>
  4017c2:	6923      	ldr	r3, [r4, #16]
  4017c4:	2b00      	cmp	r3, #0
  4017c6:	f001 8119 	beq.w	4029fc <_svfprintf_r+0x1260>
  4017ca:	2300      	movs	r3, #0
  4017cc:	461a      	mov	r2, r3
  4017ce:	9312      	str	r3, [sp, #72]	; 0x48
  4017d0:	9325      	str	r3, [sp, #148]	; 0x94
  4017d2:	9324      	str	r3, [sp, #144]	; 0x90
  4017d4:	9319      	str	r3, [sp, #100]	; 0x64
  4017d6:	930b      	str	r3, [sp, #44]	; 0x2c
  4017d8:	f8df a464 	ldr.w	sl, [pc, #1124]	; 401c40 <_svfprintf_r+0x4a4>
  4017dc:	9214      	str	r2, [sp, #80]	; 0x50
  4017de:	ab30      	add	r3, sp, #192	; 0xc0
  4017e0:	9323      	str	r3, [sp, #140]	; 0x8c
  4017e2:	4699      	mov	r9, r3
  4017e4:	9215      	str	r2, [sp, #84]	; 0x54
  4017e6:	46a8      	mov	r8, r5
  4017e8:	f898 3000 	ldrb.w	r3, [r8]
  4017ec:	4644      	mov	r4, r8
  4017ee:	b1eb      	cbz	r3, 40182c <_svfprintf_r+0x90>
  4017f0:	2b25      	cmp	r3, #37	; 0x25
  4017f2:	d102      	bne.n	4017fa <_svfprintf_r+0x5e>
  4017f4:	e01a      	b.n	40182c <_svfprintf_r+0x90>
  4017f6:	2b25      	cmp	r3, #37	; 0x25
  4017f8:	d003      	beq.n	401802 <_svfprintf_r+0x66>
  4017fa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4017fe:	2b00      	cmp	r3, #0
  401800:	d1f9      	bne.n	4017f6 <_svfprintf_r+0x5a>
  401802:	ebc8 0504 	rsb	r5, r8, r4
  401806:	b18d      	cbz	r5, 40182c <_svfprintf_r+0x90>
  401808:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40180a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40180c:	f8c9 8000 	str.w	r8, [r9]
  401810:	3301      	adds	r3, #1
  401812:	442a      	add	r2, r5
  401814:	2b07      	cmp	r3, #7
  401816:	f8c9 5004 	str.w	r5, [r9, #4]
  40181a:	9225      	str	r2, [sp, #148]	; 0x94
  40181c:	9324      	str	r3, [sp, #144]	; 0x90
  40181e:	f300 80a6 	bgt.w	40196e <_svfprintf_r+0x1d2>
  401822:	f109 0908 	add.w	r9, r9, #8
  401826:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401828:	442b      	add	r3, r5
  40182a:	930b      	str	r3, [sp, #44]	; 0x2c
  40182c:	7823      	ldrb	r3, [r4, #0]
  40182e:	2b00      	cmp	r3, #0
  401830:	f000 80a6 	beq.w	401980 <_svfprintf_r+0x1e4>
  401834:	2300      	movs	r3, #0
  401836:	461a      	mov	r2, r3
  401838:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40183c:	4619      	mov	r1, r3
  40183e:	930c      	str	r3, [sp, #48]	; 0x30
  401840:	9307      	str	r3, [sp, #28]
  401842:	f04f 3bff 	mov.w	fp, #4294967295
  401846:	7863      	ldrb	r3, [r4, #1]
  401848:	f104 0801 	add.w	r8, r4, #1
  40184c:	465d      	mov	r5, fp
  40184e:	f108 0801 	add.w	r8, r8, #1
  401852:	f1a3 0020 	sub.w	r0, r3, #32
  401856:	2858      	cmp	r0, #88	; 0x58
  401858:	f200 8425 	bhi.w	4020a6 <_svfprintf_r+0x90a>
  40185c:	e8df f010 	tbh	[pc, r0, lsl #1]
  401860:	04230388 	.word	0x04230388
  401864:	03900423 	.word	0x03900423
  401868:	04230423 	.word	0x04230423
  40186c:	04230423 	.word	0x04230423
  401870:	04230423 	.word	0x04230423
  401874:	03a50397 	.word	0x03a50397
  401878:	005d0423 	.word	0x005d0423
  40187c:	042300e2 	.word	0x042300e2
  401880:	010500fe 	.word	0x010500fe
  401884:	01050105 	.word	0x01050105
  401888:	01050105 	.word	0x01050105
  40188c:	01050105 	.word	0x01050105
  401890:	01050105 	.word	0x01050105
  401894:	04230423 	.word	0x04230423
  401898:	04230423 	.word	0x04230423
  40189c:	04230423 	.word	0x04230423
  4018a0:	04230423 	.word	0x04230423
  4018a4:	04230423 	.word	0x04230423
  4018a8:	02810115 	.word	0x02810115
  4018ac:	02810423 	.word	0x02810423
  4018b0:	04230423 	.word	0x04230423
  4018b4:	04230423 	.word	0x04230423
  4018b8:	042302c6 	.word	0x042302c6
  4018bc:	02cd0423 	.word	0x02cd0423
  4018c0:	04230423 	.word	0x04230423
  4018c4:	04230423 	.word	0x04230423
  4018c8:	02f70423 	.word	0x02f70423
  4018cc:	04230423 	.word	0x04230423
  4018d0:	04230325 	.word	0x04230325
  4018d4:	04230423 	.word	0x04230423
  4018d8:	04230423 	.word	0x04230423
  4018dc:	04230423 	.word	0x04230423
  4018e0:	04230423 	.word	0x04230423
  4018e4:	03660423 	.word	0x03660423
  4018e8:	02810379 	.word	0x02810379
  4018ec:	02810281 	.word	0x02810281
  4018f0:	03790381 	.word	0x03790381
  4018f4:	04230423 	.word	0x04230423
  4018f8:	042303d1 	.word	0x042303d1
  4018fc:	00a303db 	.word	0x00a303db
  401900:	03ee0064 	.word	0x03ee0064
  401904:	03f50423 	.word	0x03f50423
  401908:	03aa0423 	.word	0x03aa0423
  40190c:	04230423 	.word	0x04230423
  401910:	03bc      	.short	0x03bc
  401912:	980c      	ldr	r0, [sp, #48]	; 0x30
  401914:	930e      	str	r3, [sp, #56]	; 0x38
  401916:	4240      	negs	r0, r0
  401918:	900c      	str	r0, [sp, #48]	; 0x30
  40191a:	9b07      	ldr	r3, [sp, #28]
  40191c:	f043 0304 	orr.w	r3, r3, #4
  401920:	9307      	str	r3, [sp, #28]
  401922:	f898 3000 	ldrb.w	r3, [r8]
  401926:	e792      	b.n	40184e <_svfprintf_r+0xb2>
  401928:	980e      	ldr	r0, [sp, #56]	; 0x38
  40192a:	46ab      	mov	fp, r5
  40192c:	2100      	movs	r1, #0
  40192e:	6804      	ldr	r4, [r0, #0]
  401930:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  401934:	1d07      	adds	r7, r0, #4
  401936:	9807      	ldr	r0, [sp, #28]
  401938:	2330      	movs	r3, #48	; 0x30
  40193a:	2278      	movs	r2, #120	; 0x78
  40193c:	458b      	cmp	fp, r1
  40193e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  401942:	f04f 0500 	mov.w	r5, #0
  401946:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40194a:	f040 0302 	orr.w	r3, r0, #2
  40194e:	f2c0 83c7 	blt.w	4020e0 <_svfprintf_r+0x944>
  401952:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  401956:	f043 0302 	orr.w	r3, r3, #2
  40195a:	9307      	str	r3, [sp, #28]
  40195c:	ea54 0305 	orrs.w	r3, r4, r5
  401960:	970e      	str	r7, [sp, #56]	; 0x38
  401962:	f000 8393 	beq.w	40208c <_svfprintf_r+0x8f0>
  401966:	460f      	mov	r7, r1
  401968:	9211      	str	r2, [sp, #68]	; 0x44
  40196a:	48b3      	ldr	r0, [pc, #716]	; (401c38 <_svfprintf_r+0x49c>)
  40196c:	e2ce      	b.n	401f0c <_svfprintf_r+0x770>
  40196e:	aa23      	add	r2, sp, #140	; 0x8c
  401970:	9909      	ldr	r1, [sp, #36]	; 0x24
  401972:	980a      	ldr	r0, [sp, #40]	; 0x28
  401974:	f005 f882 	bl	406a7c <__ssprint_r>
  401978:	b948      	cbnz	r0, 40198e <_svfprintf_r+0x1f2>
  40197a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40197e:	e752      	b.n	401826 <_svfprintf_r+0x8a>
  401980:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401982:	b123      	cbz	r3, 40198e <_svfprintf_r+0x1f2>
  401984:	980a      	ldr	r0, [sp, #40]	; 0x28
  401986:	9909      	ldr	r1, [sp, #36]	; 0x24
  401988:	aa23      	add	r2, sp, #140	; 0x8c
  40198a:	f005 f877 	bl	406a7c <__ssprint_r>
  40198e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401990:	899b      	ldrh	r3, [r3, #12]
  401992:	f013 0f40 	tst.w	r3, #64	; 0x40
  401996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401998:	bf18      	it	ne
  40199a:	f04f 33ff 	movne.w	r3, #4294967295
  40199e:	4618      	mov	r0, r3
  4019a0:	b041      	add	sp, #260	; 0x104
  4019a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019a6:	9311      	str	r3, [sp, #68]	; 0x44
  4019a8:	46ab      	mov	fp, r5
  4019aa:	2a00      	cmp	r2, #0
  4019ac:	f041 8223 	bne.w	402df6 <_svfprintf_r+0x165a>
  4019b0:	9a07      	ldr	r2, [sp, #28]
  4019b2:	f012 0320 	ands.w	r3, r2, #32
  4019b6:	f000 822e 	beq.w	401e16 <_svfprintf_r+0x67a>
  4019ba:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4019bc:	3707      	adds	r7, #7
  4019be:	f027 0307 	bic.w	r3, r7, #7
  4019c2:	2700      	movs	r7, #0
  4019c4:	f103 0108 	add.w	r1, r3, #8
  4019c8:	45bb      	cmp	fp, r7
  4019ca:	910e      	str	r1, [sp, #56]	; 0x38
  4019cc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4019d0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4019d4:	f2c0 8752 	blt.w	40287c <_svfprintf_r+0x10e0>
  4019d8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4019dc:	9307      	str	r3, [sp, #28]
  4019de:	ea54 0305 	orrs.w	r3, r4, r5
  4019e2:	f000 8375 	beq.w	4020d0 <_svfprintf_r+0x934>
  4019e6:	ae30      	add	r6, sp, #192	; 0xc0
  4019e8:	08e2      	lsrs	r2, r4, #3
  4019ea:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4019ee:	08e9      	lsrs	r1, r5, #3
  4019f0:	f004 0307 	and.w	r3, r4, #7
  4019f4:	460d      	mov	r5, r1
  4019f6:	4614      	mov	r4, r2
  4019f8:	3330      	adds	r3, #48	; 0x30
  4019fa:	ea54 0205 	orrs.w	r2, r4, r5
  4019fe:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401a02:	d1f1      	bne.n	4019e8 <_svfprintf_r+0x24c>
  401a04:	9a07      	ldr	r2, [sp, #28]
  401a06:	07d1      	lsls	r1, r2, #31
  401a08:	f140 8084 	bpl.w	401b14 <_svfprintf_r+0x378>
  401a0c:	2b30      	cmp	r3, #48	; 0x30
  401a0e:	f000 8081 	beq.w	401b14 <_svfprintf_r+0x378>
  401a12:	2230      	movs	r2, #48	; 0x30
  401a14:	1e73      	subs	r3, r6, #1
  401a16:	f806 2c01 	strb.w	r2, [r6, #-1]
  401a1a:	aa30      	add	r2, sp, #192	; 0xc0
  401a1c:	1ad2      	subs	r2, r2, r3
  401a1e:	920d      	str	r2, [sp, #52]	; 0x34
  401a20:	461e      	mov	r6, r3
  401a22:	e07a      	b.n	401b1a <_svfprintf_r+0x37e>
  401a24:	f898 3000 	ldrb.w	r3, [r8]
  401a28:	2b2a      	cmp	r3, #42	; 0x2a
  401a2a:	f108 0401 	add.w	r4, r8, #1
  401a2e:	f001 81b1 	beq.w	402d94 <_svfprintf_r+0x15f8>
  401a32:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401a36:	2809      	cmp	r0, #9
  401a38:	bf98      	it	ls
  401a3a:	2500      	movls	r5, #0
  401a3c:	f201 8164 	bhi.w	402d08 <_svfprintf_r+0x156c>
  401a40:	f814 3b01 	ldrb.w	r3, [r4], #1
  401a44:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401a48:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  401a4c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401a50:	2809      	cmp	r0, #9
  401a52:	d9f5      	bls.n	401a40 <_svfprintf_r+0x2a4>
  401a54:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  401a58:	46a0      	mov	r8, r4
  401a5a:	e6fa      	b.n	401852 <_svfprintf_r+0xb6>
  401a5c:	9b07      	ldr	r3, [sp, #28]
  401a5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401a62:	9307      	str	r3, [sp, #28]
  401a64:	f898 3000 	ldrb.w	r3, [r8]
  401a68:	e6f1      	b.n	40184e <_svfprintf_r+0xb2>
  401a6a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401a6e:	2300      	movs	r3, #0
  401a70:	461c      	mov	r4, r3
  401a72:	f818 3b01 	ldrb.w	r3, [r8], #1
  401a76:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401a7a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401a7e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401a82:	2809      	cmp	r0, #9
  401a84:	d9f5      	bls.n	401a72 <_svfprintf_r+0x2d6>
  401a86:	940c      	str	r4, [sp, #48]	; 0x30
  401a88:	e6e3      	b.n	401852 <_svfprintf_r+0xb6>
  401a8a:	9311      	str	r3, [sp, #68]	; 0x44
  401a8c:	46ab      	mov	fp, r5
  401a8e:	2a00      	cmp	r2, #0
  401a90:	f041 81c9 	bne.w	402e26 <_svfprintf_r+0x168a>
  401a94:	9b07      	ldr	r3, [sp, #28]
  401a96:	f043 0310 	orr.w	r3, r3, #16
  401a9a:	9307      	str	r3, [sp, #28]
  401a9c:	9b07      	ldr	r3, [sp, #28]
  401a9e:	0698      	lsls	r0, r3, #26
  401aa0:	f140 8530 	bpl.w	402504 <_svfprintf_r+0xd68>
  401aa4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401aa6:	3707      	adds	r7, #7
  401aa8:	f027 0707 	bic.w	r7, r7, #7
  401aac:	e9d7 2300 	ldrd	r2, r3, [r7]
  401ab0:	f107 0108 	add.w	r1, r7, #8
  401ab4:	910e      	str	r1, [sp, #56]	; 0x38
  401ab6:	4614      	mov	r4, r2
  401ab8:	461d      	mov	r5, r3
  401aba:	2a00      	cmp	r2, #0
  401abc:	f173 0300 	sbcs.w	r3, r3, #0
  401ac0:	f2c0 855b 	blt.w	40257a <_svfprintf_r+0xdde>
  401ac4:	f1bb 0f00 	cmp.w	fp, #0
  401ac8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401acc:	f2c0 8538 	blt.w	402540 <_svfprintf_r+0xda4>
  401ad0:	9b07      	ldr	r3, [sp, #28]
  401ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401ad6:	9307      	str	r3, [sp, #28]
  401ad8:	ea54 0305 	orrs.w	r3, r4, r5
  401adc:	f000 81db 	beq.w	401e96 <_svfprintf_r+0x6fa>
  401ae0:	2d00      	cmp	r5, #0
  401ae2:	bf08      	it	eq
  401ae4:	2c0a      	cmpeq	r4, #10
  401ae6:	f0c0 81db 	bcc.w	401ea0 <_svfprintf_r+0x704>
  401aea:	ae30      	add	r6, sp, #192	; 0xc0
  401aec:	4620      	mov	r0, r4
  401aee:	4629      	mov	r1, r5
  401af0:	220a      	movs	r2, #10
  401af2:	2300      	movs	r3, #0
  401af4:	f005 fe9e 	bl	407834 <__aeabi_uldivmod>
  401af8:	3230      	adds	r2, #48	; 0x30
  401afa:	f806 2d01 	strb.w	r2, [r6, #-1]!
  401afe:	4620      	mov	r0, r4
  401b00:	4629      	mov	r1, r5
  401b02:	2300      	movs	r3, #0
  401b04:	220a      	movs	r2, #10
  401b06:	f005 fe95 	bl	407834 <__aeabi_uldivmod>
  401b0a:	4604      	mov	r4, r0
  401b0c:	460d      	mov	r5, r1
  401b0e:	ea54 0305 	orrs.w	r3, r4, r5
  401b12:	d1eb      	bne.n	401aec <_svfprintf_r+0x350>
  401b14:	ab30      	add	r3, sp, #192	; 0xc0
  401b16:	1b9b      	subs	r3, r3, r6
  401b18:	930d      	str	r3, [sp, #52]	; 0x34
  401b1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401b1c:	455b      	cmp	r3, fp
  401b1e:	bfb8      	it	lt
  401b20:	465b      	movlt	r3, fp
  401b22:	9308      	str	r3, [sp, #32]
  401b24:	2300      	movs	r3, #0
  401b26:	9313      	str	r3, [sp, #76]	; 0x4c
  401b28:	b117      	cbz	r7, 401b30 <_svfprintf_r+0x394>
  401b2a:	9b08      	ldr	r3, [sp, #32]
  401b2c:	3301      	adds	r3, #1
  401b2e:	9308      	str	r3, [sp, #32]
  401b30:	9b07      	ldr	r3, [sp, #28]
  401b32:	f013 0302 	ands.w	r3, r3, #2
  401b36:	930f      	str	r3, [sp, #60]	; 0x3c
  401b38:	d002      	beq.n	401b40 <_svfprintf_r+0x3a4>
  401b3a:	9b08      	ldr	r3, [sp, #32]
  401b3c:	3302      	adds	r3, #2
  401b3e:	9308      	str	r3, [sp, #32]
  401b40:	9b07      	ldr	r3, [sp, #28]
  401b42:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401b46:	9310      	str	r3, [sp, #64]	; 0x40
  401b48:	f040 82d7 	bne.w	4020fa <_svfprintf_r+0x95e>
  401b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401b4e:	9a08      	ldr	r2, [sp, #32]
  401b50:	1a9d      	subs	r5, r3, r2
  401b52:	2d00      	cmp	r5, #0
  401b54:	f340 82d1 	ble.w	4020fa <_svfprintf_r+0x95e>
  401b58:	2d10      	cmp	r5, #16
  401b5a:	9925      	ldr	r1, [sp, #148]	; 0x94
  401b5c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401b5e:	4f37      	ldr	r7, [pc, #220]	; (401c3c <_svfprintf_r+0x4a0>)
  401b60:	dd27      	ble.n	401bb2 <_svfprintf_r+0x416>
  401b62:	9618      	str	r6, [sp, #96]	; 0x60
  401b64:	4648      	mov	r0, r9
  401b66:	2410      	movs	r4, #16
  401b68:	46b9      	mov	r9, r7
  401b6a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  401b6c:	462f      	mov	r7, r5
  401b6e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401b70:	e004      	b.n	401b7c <_svfprintf_r+0x3e0>
  401b72:	3f10      	subs	r7, #16
  401b74:	2f10      	cmp	r7, #16
  401b76:	f100 0008 	add.w	r0, r0, #8
  401b7a:	dd16      	ble.n	401baa <_svfprintf_r+0x40e>
  401b7c:	3201      	adds	r2, #1
  401b7e:	4b2f      	ldr	r3, [pc, #188]	; (401c3c <_svfprintf_r+0x4a0>)
  401b80:	9224      	str	r2, [sp, #144]	; 0x90
  401b82:	3110      	adds	r1, #16
  401b84:	2a07      	cmp	r2, #7
  401b86:	9125      	str	r1, [sp, #148]	; 0x94
  401b88:	e880 0018 	stmia.w	r0, {r3, r4}
  401b8c:	ddf1      	ble.n	401b72 <_svfprintf_r+0x3d6>
  401b8e:	aa23      	add	r2, sp, #140	; 0x8c
  401b90:	4631      	mov	r1, r6
  401b92:	4628      	mov	r0, r5
  401b94:	f004 ff72 	bl	406a7c <__ssprint_r>
  401b98:	2800      	cmp	r0, #0
  401b9a:	f47f aef8 	bne.w	40198e <_svfprintf_r+0x1f2>
  401b9e:	3f10      	subs	r7, #16
  401ba0:	2f10      	cmp	r7, #16
  401ba2:	9925      	ldr	r1, [sp, #148]	; 0x94
  401ba4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401ba6:	a830      	add	r0, sp, #192	; 0xc0
  401ba8:	dce8      	bgt.n	401b7c <_svfprintf_r+0x3e0>
  401baa:	9e18      	ldr	r6, [sp, #96]	; 0x60
  401bac:	463d      	mov	r5, r7
  401bae:	464f      	mov	r7, r9
  401bb0:	4681      	mov	r9, r0
  401bb2:	3201      	adds	r2, #1
  401bb4:	186c      	adds	r4, r5, r1
  401bb6:	2a07      	cmp	r2, #7
  401bb8:	9425      	str	r4, [sp, #148]	; 0x94
  401bba:	9224      	str	r2, [sp, #144]	; 0x90
  401bbc:	f8c9 7000 	str.w	r7, [r9]
  401bc0:	f8c9 5004 	str.w	r5, [r9, #4]
  401bc4:	f300 8428 	bgt.w	402418 <_svfprintf_r+0xc7c>
  401bc8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401bcc:	f109 0908 	add.w	r9, r9, #8
  401bd0:	b177      	cbz	r7, 401bf0 <_svfprintf_r+0x454>
  401bd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401bd4:	3301      	adds	r3, #1
  401bd6:	3401      	adds	r4, #1
  401bd8:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  401bdc:	2201      	movs	r2, #1
  401bde:	2b07      	cmp	r3, #7
  401be0:	9425      	str	r4, [sp, #148]	; 0x94
  401be2:	9324      	str	r3, [sp, #144]	; 0x90
  401be4:	e889 0006 	stmia.w	r9, {r1, r2}
  401be8:	f300 83a0 	bgt.w	40232c <_svfprintf_r+0xb90>
  401bec:	f109 0908 	add.w	r9, r9, #8
  401bf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401bf2:	b16b      	cbz	r3, 401c10 <_svfprintf_r+0x474>
  401bf4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401bf6:	3301      	adds	r3, #1
  401bf8:	3402      	adds	r4, #2
  401bfa:	a91c      	add	r1, sp, #112	; 0x70
  401bfc:	2202      	movs	r2, #2
  401bfe:	2b07      	cmp	r3, #7
  401c00:	9425      	str	r4, [sp, #148]	; 0x94
  401c02:	9324      	str	r3, [sp, #144]	; 0x90
  401c04:	e889 0006 	stmia.w	r9, {r1, r2}
  401c08:	f300 839c 	bgt.w	402344 <_svfprintf_r+0xba8>
  401c0c:	f109 0908 	add.w	r9, r9, #8
  401c10:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401c12:	2b80      	cmp	r3, #128	; 0x80
  401c14:	f000 82d5 	beq.w	4021c2 <_svfprintf_r+0xa26>
  401c18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401c1a:	ebc3 070b 	rsb	r7, r3, fp
  401c1e:	2f00      	cmp	r7, #0
  401c20:	dd39      	ble.n	401c96 <_svfprintf_r+0x4fa>
  401c22:	4a07      	ldr	r2, [pc, #28]	; (401c40 <_svfprintf_r+0x4a4>)
  401c24:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401c26:	920f      	str	r2, [sp, #60]	; 0x3c
  401c28:	2f10      	cmp	r7, #16
  401c2a:	dd28      	ble.n	401c7e <_svfprintf_r+0x4e2>
  401c2c:	4622      	mov	r2, r4
  401c2e:	f04f 0b10 	mov.w	fp, #16
  401c32:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401c34:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401c36:	e00a      	b.n	401c4e <_svfprintf_r+0x4b2>
  401c38:	00407c14 	.word	0x00407c14
  401c3c:	00407c34 	.word	0x00407c34
  401c40:	00407be0 	.word	0x00407be0
  401c44:	3f10      	subs	r7, #16
  401c46:	2f10      	cmp	r7, #16
  401c48:	f109 0908 	add.w	r9, r9, #8
  401c4c:	dd16      	ble.n	401c7c <_svfprintf_r+0x4e0>
  401c4e:	3301      	adds	r3, #1
  401c50:	3210      	adds	r2, #16
  401c52:	2b07      	cmp	r3, #7
  401c54:	9225      	str	r2, [sp, #148]	; 0x94
  401c56:	9324      	str	r3, [sp, #144]	; 0x90
  401c58:	e889 0c00 	stmia.w	r9, {sl, fp}
  401c5c:	ddf2      	ble.n	401c44 <_svfprintf_r+0x4a8>
  401c5e:	aa23      	add	r2, sp, #140	; 0x8c
  401c60:	4621      	mov	r1, r4
  401c62:	4628      	mov	r0, r5
  401c64:	f004 ff0a 	bl	406a7c <__ssprint_r>
  401c68:	2800      	cmp	r0, #0
  401c6a:	f47f ae90 	bne.w	40198e <_svfprintf_r+0x1f2>
  401c6e:	3f10      	subs	r7, #16
  401c70:	2f10      	cmp	r7, #16
  401c72:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401c74:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401c76:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401c7a:	dce8      	bgt.n	401c4e <_svfprintf_r+0x4b2>
  401c7c:	4614      	mov	r4, r2
  401c7e:	3301      	adds	r3, #1
  401c80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c82:	9324      	str	r3, [sp, #144]	; 0x90
  401c84:	443c      	add	r4, r7
  401c86:	2b07      	cmp	r3, #7
  401c88:	9425      	str	r4, [sp, #148]	; 0x94
  401c8a:	e889 0084 	stmia.w	r9, {r2, r7}
  401c8e:	f300 8341 	bgt.w	402314 <_svfprintf_r+0xb78>
  401c92:	f109 0908 	add.w	r9, r9, #8
  401c96:	9b07      	ldr	r3, [sp, #28]
  401c98:	05da      	lsls	r2, r3, #23
  401c9a:	f100 8230 	bmi.w	4020fe <_svfprintf_r+0x962>
  401c9e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401ca0:	990d      	ldr	r1, [sp, #52]	; 0x34
  401ca2:	f8c9 6000 	str.w	r6, [r9]
  401ca6:	3301      	adds	r3, #1
  401ca8:	440c      	add	r4, r1
  401caa:	2b07      	cmp	r3, #7
  401cac:	9425      	str	r4, [sp, #148]	; 0x94
  401cae:	f8c9 1004 	str.w	r1, [r9, #4]
  401cb2:	9324      	str	r3, [sp, #144]	; 0x90
  401cb4:	f300 8318 	bgt.w	4022e8 <_svfprintf_r+0xb4c>
  401cb8:	f109 0908 	add.w	r9, r9, #8
  401cbc:	9b07      	ldr	r3, [sp, #28]
  401cbe:	0759      	lsls	r1, r3, #29
  401cc0:	d53f      	bpl.n	401d42 <_svfprintf_r+0x5a6>
  401cc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401cc4:	9a08      	ldr	r2, [sp, #32]
  401cc6:	1a9d      	subs	r5, r3, r2
  401cc8:	2d00      	cmp	r5, #0
  401cca:	dd3a      	ble.n	401d42 <_svfprintf_r+0x5a6>
  401ccc:	2d10      	cmp	r5, #16
  401cce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401cd0:	4fbc      	ldr	r7, [pc, #752]	; (401fc4 <_svfprintf_r+0x828>)
  401cd2:	dd23      	ble.n	401d1c <_svfprintf_r+0x580>
  401cd4:	4622      	mov	r2, r4
  401cd6:	2610      	movs	r6, #16
  401cd8:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  401cdc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401cde:	e004      	b.n	401cea <_svfprintf_r+0x54e>
  401ce0:	3d10      	subs	r5, #16
  401ce2:	2d10      	cmp	r5, #16
  401ce4:	f109 0908 	add.w	r9, r9, #8
  401ce8:	dd17      	ble.n	401d1a <_svfprintf_r+0x57e>
  401cea:	3301      	adds	r3, #1
  401cec:	49b5      	ldr	r1, [pc, #724]	; (401fc4 <_svfprintf_r+0x828>)
  401cee:	9324      	str	r3, [sp, #144]	; 0x90
  401cf0:	3210      	adds	r2, #16
  401cf2:	2b07      	cmp	r3, #7
  401cf4:	9225      	str	r2, [sp, #148]	; 0x94
  401cf6:	e889 0042 	stmia.w	r9, {r1, r6}
  401cfa:	ddf1      	ble.n	401ce0 <_svfprintf_r+0x544>
  401cfc:	aa23      	add	r2, sp, #140	; 0x8c
  401cfe:	4621      	mov	r1, r4
  401d00:	4658      	mov	r0, fp
  401d02:	f004 febb 	bl	406a7c <__ssprint_r>
  401d06:	2800      	cmp	r0, #0
  401d08:	f47f ae41 	bne.w	40198e <_svfprintf_r+0x1f2>
  401d0c:	3d10      	subs	r5, #16
  401d0e:	2d10      	cmp	r5, #16
  401d10:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401d12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401d14:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401d18:	dce7      	bgt.n	401cea <_svfprintf_r+0x54e>
  401d1a:	4614      	mov	r4, r2
  401d1c:	3301      	adds	r3, #1
  401d1e:	442c      	add	r4, r5
  401d20:	2b07      	cmp	r3, #7
  401d22:	9425      	str	r4, [sp, #148]	; 0x94
  401d24:	9324      	str	r3, [sp, #144]	; 0x90
  401d26:	f8c9 7000 	str.w	r7, [r9]
  401d2a:	f8c9 5004 	str.w	r5, [r9, #4]
  401d2e:	dd08      	ble.n	401d42 <_svfprintf_r+0x5a6>
  401d30:	aa23      	add	r2, sp, #140	; 0x8c
  401d32:	9909      	ldr	r1, [sp, #36]	; 0x24
  401d34:	980a      	ldr	r0, [sp, #40]	; 0x28
  401d36:	f004 fea1 	bl	406a7c <__ssprint_r>
  401d3a:	2800      	cmp	r0, #0
  401d3c:	f47f ae27 	bne.w	40198e <_svfprintf_r+0x1f2>
  401d40:	9c25      	ldr	r4, [sp, #148]	; 0x94
  401d42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401d44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  401d46:	9908      	ldr	r1, [sp, #32]
  401d48:	428a      	cmp	r2, r1
  401d4a:	bfac      	ite	ge
  401d4c:	189b      	addge	r3, r3, r2
  401d4e:	185b      	addlt	r3, r3, r1
  401d50:	930b      	str	r3, [sp, #44]	; 0x2c
  401d52:	2c00      	cmp	r4, #0
  401d54:	f040 82d4 	bne.w	402300 <_svfprintf_r+0xb64>
  401d58:	2300      	movs	r3, #0
  401d5a:	9324      	str	r3, [sp, #144]	; 0x90
  401d5c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401d60:	e542      	b.n	4017e8 <_svfprintf_r+0x4c>
  401d62:	9311      	str	r3, [sp, #68]	; 0x44
  401d64:	46ab      	mov	fp, r5
  401d66:	2a00      	cmp	r2, #0
  401d68:	f041 8059 	bne.w	402e1e <_svfprintf_r+0x1682>
  401d6c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401d6e:	3707      	adds	r7, #7
  401d70:	f027 0307 	bic.w	r3, r7, #7
  401d74:	f103 0208 	add.w	r2, r3, #8
  401d78:	920e      	str	r2, [sp, #56]	; 0x38
  401d7a:	681a      	ldr	r2, [r3, #0]
  401d7c:	9214      	str	r2, [sp, #80]	; 0x50
  401d7e:	685b      	ldr	r3, [r3, #4]
  401d80:	9315      	str	r3, [sp, #84]	; 0x54
  401d82:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401d84:	9d14      	ldr	r5, [sp, #80]	; 0x50
  401d86:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  401d8a:	4628      	mov	r0, r5
  401d8c:	4621      	mov	r1, r4
  401d8e:	f04f 32ff 	mov.w	r2, #4294967295
  401d92:	4b8d      	ldr	r3, [pc, #564]	; (401fc8 <_svfprintf_r+0x82c>)
  401d94:	f005 fd10 	bl	4077b8 <__aeabi_dcmpun>
  401d98:	2800      	cmp	r0, #0
  401d9a:	f040 84c1 	bne.w	402720 <_svfprintf_r+0xf84>
  401d9e:	4628      	mov	r0, r5
  401da0:	4621      	mov	r1, r4
  401da2:	f04f 32ff 	mov.w	r2, #4294967295
  401da6:	4b88      	ldr	r3, [pc, #544]	; (401fc8 <_svfprintf_r+0x82c>)
  401da8:	f005 fce8 	bl	40777c <__aeabi_dcmple>
  401dac:	2800      	cmp	r0, #0
  401dae:	f040 84b7 	bne.w	402720 <_svfprintf_r+0xf84>
  401db2:	9814      	ldr	r0, [sp, #80]	; 0x50
  401db4:	9915      	ldr	r1, [sp, #84]	; 0x54
  401db6:	2200      	movs	r2, #0
  401db8:	2300      	movs	r3, #0
  401dba:	f005 fcd5 	bl	407768 <__aeabi_dcmplt>
  401dbe:	2800      	cmp	r0, #0
  401dc0:	f040 874b 	bne.w	402c5a <_svfprintf_r+0x14be>
  401dc4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401dc8:	4e80      	ldr	r6, [pc, #512]	; (401fcc <_svfprintf_r+0x830>)
  401dca:	4b81      	ldr	r3, [pc, #516]	; (401fd0 <_svfprintf_r+0x834>)
  401dcc:	9907      	ldr	r1, [sp, #28]
  401dce:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  401dd2:	9107      	str	r1, [sp, #28]
  401dd4:	9911      	ldr	r1, [sp, #68]	; 0x44
  401dd6:	2203      	movs	r2, #3
  401dd8:	f04f 0b00 	mov.w	fp, #0
  401ddc:	9208      	str	r2, [sp, #32]
  401dde:	2947      	cmp	r1, #71	; 0x47
  401de0:	bfd8      	it	le
  401de2:	461e      	movle	r6, r3
  401de4:	920d      	str	r2, [sp, #52]	; 0x34
  401de6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  401dea:	e69d      	b.n	401b28 <_svfprintf_r+0x38c>
  401dec:	9b07      	ldr	r3, [sp, #28]
  401dee:	f043 0308 	orr.w	r3, r3, #8
  401df2:	9307      	str	r3, [sp, #28]
  401df4:	f898 3000 	ldrb.w	r3, [r8]
  401df8:	e529      	b.n	40184e <_svfprintf_r+0xb2>
  401dfa:	9311      	str	r3, [sp, #68]	; 0x44
  401dfc:	46ab      	mov	fp, r5
  401dfe:	2a00      	cmp	r2, #0
  401e00:	f041 8009 	bne.w	402e16 <_svfprintf_r+0x167a>
  401e04:	9b07      	ldr	r3, [sp, #28]
  401e06:	f043 0310 	orr.w	r3, r3, #16
  401e0a:	9307      	str	r3, [sp, #28]
  401e0c:	9a07      	ldr	r2, [sp, #28]
  401e0e:	f012 0320 	ands.w	r3, r2, #32
  401e12:	f47f add2 	bne.w	4019ba <_svfprintf_r+0x21e>
  401e16:	9907      	ldr	r1, [sp, #28]
  401e18:	f011 0210 	ands.w	r2, r1, #16
  401e1c:	f000 8507 	beq.w	40282e <_svfprintf_r+0x1092>
  401e20:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e22:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401e26:	f1bb 0f00 	cmp.w	fp, #0
  401e2a:	6804      	ldr	r4, [r0, #0]
  401e2c:	f100 0704 	add.w	r7, r0, #4
  401e30:	f04f 0500 	mov.w	r5, #0
  401e34:	f2c0 8521 	blt.w	40287a <_svfprintf_r+0x10de>
  401e38:	460a      	mov	r2, r1
  401e3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  401e3e:	9207      	str	r2, [sp, #28]
  401e40:	ea54 0205 	orrs.w	r2, r4, r5
  401e44:	970e      	str	r7, [sp, #56]	; 0x38
  401e46:	f000 8143 	beq.w	4020d0 <_svfprintf_r+0x934>
  401e4a:	461f      	mov	r7, r3
  401e4c:	e5cb      	b.n	4019e6 <_svfprintf_r+0x24a>
  401e4e:	9311      	str	r3, [sp, #68]	; 0x44
  401e50:	46ab      	mov	fp, r5
  401e52:	2a00      	cmp	r2, #0
  401e54:	f040 87d7 	bne.w	402e06 <_svfprintf_r+0x166a>
  401e58:	9b07      	ldr	r3, [sp, #28]
  401e5a:	f043 0310 	orr.w	r3, r3, #16
  401e5e:	9307      	str	r3, [sp, #28]
  401e60:	9a07      	ldr	r2, [sp, #28]
  401e62:	f012 0320 	ands.w	r3, r2, #32
  401e66:	f000 8332 	beq.w	4024ce <_svfprintf_r+0xd32>
  401e6a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401e6c:	3707      	adds	r7, #7
  401e6e:	f027 0307 	bic.w	r3, r7, #7
  401e72:	2700      	movs	r7, #0
  401e74:	f103 0108 	add.w	r1, r3, #8
  401e78:	45bb      	cmp	fp, r7
  401e7a:	910e      	str	r1, [sp, #56]	; 0x38
  401e7c:	e9d3 4500 	ldrd	r4, r5, [r3]
  401e80:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  401e84:	f2c0 835c 	blt.w	402540 <_svfprintf_r+0xda4>
  401e88:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  401e8c:	9307      	str	r3, [sp, #28]
  401e8e:	ea54 0305 	orrs.w	r3, r4, r5
  401e92:	f47f ae25 	bne.w	401ae0 <_svfprintf_r+0x344>
  401e96:	f1bb 0f00 	cmp.w	fp, #0
  401e9a:	f000 80fe 	beq.w	40209a <_svfprintf_r+0x8fe>
  401e9e:	2400      	movs	r4, #0
  401ea0:	ae40      	add	r6, sp, #256	; 0x100
  401ea2:	3430      	adds	r4, #48	; 0x30
  401ea4:	f806 4d41 	strb.w	r4, [r6, #-65]!
  401ea8:	e634      	b.n	401b14 <_svfprintf_r+0x378>
  401eaa:	9311      	str	r3, [sp, #68]	; 0x44
  401eac:	46ab      	mov	fp, r5
  401eae:	2a00      	cmp	r2, #0
  401eb0:	f040 87a5 	bne.w	402dfe <_svfprintf_r+0x1662>
  401eb4:	9b07      	ldr	r3, [sp, #28]
  401eb6:	4847      	ldr	r0, [pc, #284]	; (401fd4 <_svfprintf_r+0x838>)
  401eb8:	069d      	lsls	r5, r3, #26
  401eba:	f140 8097 	bpl.w	401fec <_svfprintf_r+0x850>
  401ebe:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401ec0:	3707      	adds	r7, #7
  401ec2:	f027 0307 	bic.w	r3, r7, #7
  401ec6:	e9d3 4500 	ldrd	r4, r5, [r3]
  401eca:	f103 0208 	add.w	r2, r3, #8
  401ece:	920e      	str	r2, [sp, #56]	; 0x38
  401ed0:	9a07      	ldr	r2, [sp, #28]
  401ed2:	f012 0701 	ands.w	r7, r2, #1
  401ed6:	f000 8241 	beq.w	40235c <_svfprintf_r+0xbc0>
  401eda:	ea54 0305 	orrs.w	r3, r4, r5
  401ede:	f000 84f5 	beq.w	4028cc <_svfprintf_r+0x1130>
  401ee2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401ee6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  401eea:	2700      	movs	r7, #0
  401eec:	9a07      	ldr	r2, [sp, #28]
  401eee:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  401ef2:	2330      	movs	r3, #48	; 0x30
  401ef4:	45bb      	cmp	fp, r7
  401ef6:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  401efa:	f042 0302 	orr.w	r3, r2, #2
  401efe:	f2c0 86a9 	blt.w	402c54 <_svfprintf_r+0x14b8>
  401f02:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  401f06:	f043 0302 	orr.w	r3, r3, #2
  401f0a:	9307      	str	r3, [sp, #28]
  401f0c:	ae30      	add	r6, sp, #192	; 0xc0
  401f0e:	0923      	lsrs	r3, r4, #4
  401f10:	f004 010f 	and.w	r1, r4, #15
  401f14:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401f18:	092a      	lsrs	r2, r5, #4
  401f1a:	461c      	mov	r4, r3
  401f1c:	4615      	mov	r5, r2
  401f1e:	5c43      	ldrb	r3, [r0, r1]
  401f20:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401f24:	ea54 0305 	orrs.w	r3, r4, r5
  401f28:	d1f1      	bne.n	401f0e <_svfprintf_r+0x772>
  401f2a:	e5f3      	b.n	401b14 <_svfprintf_r+0x378>
  401f2c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f2e:	9311      	str	r3, [sp, #68]	; 0x44
  401f30:	680a      	ldr	r2, [r1, #0]
  401f32:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  401f36:	2300      	movs	r3, #0
  401f38:	460a      	mov	r2, r1
  401f3a:	461f      	mov	r7, r3
  401f3c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401f40:	3204      	adds	r2, #4
  401f42:	2301      	movs	r3, #1
  401f44:	9308      	str	r3, [sp, #32]
  401f46:	46bb      	mov	fp, r7
  401f48:	9713      	str	r7, [sp, #76]	; 0x4c
  401f4a:	920e      	str	r2, [sp, #56]	; 0x38
  401f4c:	930d      	str	r3, [sp, #52]	; 0x34
  401f4e:	ae26      	add	r6, sp, #152	; 0x98
  401f50:	e5ee      	b.n	401b30 <_svfprintf_r+0x394>
  401f52:	9311      	str	r3, [sp, #68]	; 0x44
  401f54:	46ab      	mov	fp, r5
  401f56:	2a00      	cmp	r2, #0
  401f58:	f43f ada0 	beq.w	401a9c <_svfprintf_r+0x300>
  401f5c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  401f60:	e59c      	b.n	401a9c <_svfprintf_r+0x300>
  401f62:	9b07      	ldr	r3, [sp, #28]
  401f64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401f68:	9307      	str	r3, [sp, #28]
  401f6a:	f898 3000 	ldrb.w	r3, [r8]
  401f6e:	e46e      	b.n	40184e <_svfprintf_r+0xb2>
  401f70:	f898 3000 	ldrb.w	r3, [r8]
  401f74:	2900      	cmp	r1, #0
  401f76:	f47f ac6a 	bne.w	40184e <_svfprintf_r+0xb2>
  401f7a:	2201      	movs	r2, #1
  401f7c:	2120      	movs	r1, #32
  401f7e:	e466      	b.n	40184e <_svfprintf_r+0xb2>
  401f80:	9b07      	ldr	r3, [sp, #28]
  401f82:	f043 0301 	orr.w	r3, r3, #1
  401f86:	9307      	str	r3, [sp, #28]
  401f88:	f898 3000 	ldrb.w	r3, [r8]
  401f8c:	e45f      	b.n	40184e <_svfprintf_r+0xb2>
  401f8e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  401f90:	6823      	ldr	r3, [r4, #0]
  401f92:	930c      	str	r3, [sp, #48]	; 0x30
  401f94:	4618      	mov	r0, r3
  401f96:	2800      	cmp	r0, #0
  401f98:	4623      	mov	r3, r4
  401f9a:	f103 0304 	add.w	r3, r3, #4
  401f9e:	f6ff acb8 	blt.w	401912 <_svfprintf_r+0x176>
  401fa2:	930e      	str	r3, [sp, #56]	; 0x38
  401fa4:	f898 3000 	ldrb.w	r3, [r8]
  401fa8:	e451      	b.n	40184e <_svfprintf_r+0xb2>
  401faa:	f898 3000 	ldrb.w	r3, [r8]
  401fae:	2201      	movs	r2, #1
  401fb0:	212b      	movs	r1, #43	; 0x2b
  401fb2:	e44c      	b.n	40184e <_svfprintf_r+0xb2>
  401fb4:	9311      	str	r3, [sp, #68]	; 0x44
  401fb6:	46ab      	mov	fp, r5
  401fb8:	2a00      	cmp	r2, #0
  401fba:	f43f af51 	beq.w	401e60 <_svfprintf_r+0x6c4>
  401fbe:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  401fc2:	e74d      	b.n	401e60 <_svfprintf_r+0x6c4>
  401fc4:	00407c34 	.word	0x00407c34
  401fc8:	7fefffff 	.word	0x7fefffff
  401fcc:	00407bf4 	.word	0x00407bf4
  401fd0:	00407bf0 	.word	0x00407bf0
  401fd4:	00407c00 	.word	0x00407c00
  401fd8:	9311      	str	r3, [sp, #68]	; 0x44
  401fda:	46ab      	mov	fp, r5
  401fdc:	2a00      	cmp	r2, #0
  401fde:	f040 8703 	bne.w	402de8 <_svfprintf_r+0x164c>
  401fe2:	9b07      	ldr	r3, [sp, #28]
  401fe4:	4899      	ldr	r0, [pc, #612]	; (40224c <_svfprintf_r+0xab0>)
  401fe6:	069d      	lsls	r5, r3, #26
  401fe8:	f53f af69 	bmi.w	401ebe <_svfprintf_r+0x722>
  401fec:	9b07      	ldr	r3, [sp, #28]
  401fee:	06dc      	lsls	r4, r3, #27
  401ff0:	f140 845e 	bpl.w	4028b0 <_svfprintf_r+0x1114>
  401ff4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ff6:	4613      	mov	r3, r2
  401ff8:	3304      	adds	r3, #4
  401ffa:	6814      	ldr	r4, [r2, #0]
  401ffc:	930e      	str	r3, [sp, #56]	; 0x38
  401ffe:	2500      	movs	r5, #0
  402000:	e766      	b.n	401ed0 <_svfprintf_r+0x734>
  402002:	f898 3000 	ldrb.w	r3, [r8]
  402006:	2b6c      	cmp	r3, #108	; 0x6c
  402008:	f000 84e1 	beq.w	4029ce <_svfprintf_r+0x1232>
  40200c:	9807      	ldr	r0, [sp, #28]
  40200e:	f040 0010 	orr.w	r0, r0, #16
  402012:	9007      	str	r0, [sp, #28]
  402014:	e41b      	b.n	40184e <_svfprintf_r+0xb2>
  402016:	2a00      	cmp	r2, #0
  402018:	f040 86db 	bne.w	402dd2 <_svfprintf_r+0x1636>
  40201c:	9b07      	ldr	r3, [sp, #28]
  40201e:	069b      	lsls	r3, r3, #26
  402020:	f140 842f 	bpl.w	402882 <_svfprintf_r+0x10e6>
  402024:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402026:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402028:	6813      	ldr	r3, [r2, #0]
  40202a:	17cd      	asrs	r5, r1, #31
  40202c:	4608      	mov	r0, r1
  40202e:	3204      	adds	r2, #4
  402030:	4629      	mov	r1, r5
  402032:	920e      	str	r2, [sp, #56]	; 0x38
  402034:	e9c3 0100 	strd	r0, r1, [r3]
  402038:	f7ff bbd6 	b.w	4017e8 <_svfprintf_r+0x4c>
  40203c:	9b07      	ldr	r3, [sp, #28]
  40203e:	f043 0320 	orr.w	r3, r3, #32
  402042:	9307      	str	r3, [sp, #28]
  402044:	f898 3000 	ldrb.w	r3, [r8]
  402048:	e401      	b.n	40184e <_svfprintf_r+0xb2>
  40204a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40204c:	9311      	str	r3, [sp, #68]	; 0x44
  40204e:	6816      	ldr	r6, [r2, #0]
  402050:	2400      	movs	r4, #0
  402052:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  402056:	1d17      	adds	r7, r2, #4
  402058:	2e00      	cmp	r6, #0
  40205a:	f000 85bd 	beq.w	402bd8 <_svfprintf_r+0x143c>
  40205e:	2d00      	cmp	r5, #0
  402060:	f2c0 850f 	blt.w	402a82 <_svfprintf_r+0x12e6>
  402064:	462a      	mov	r2, r5
  402066:	4621      	mov	r1, r4
  402068:	4630      	mov	r0, r6
  40206a:	f003 fe61 	bl	405d30 <memchr>
  40206e:	2800      	cmp	r0, #0
  402070:	f000 8604 	beq.w	402c7c <_svfprintf_r+0x14e0>
  402074:	1b83      	subs	r3, r0, r6
  402076:	930d      	str	r3, [sp, #52]	; 0x34
  402078:	46a3      	mov	fp, r4
  40207a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40207e:	970e      	str	r7, [sp, #56]	; 0x38
  402080:	9308      	str	r3, [sp, #32]
  402082:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  402086:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40208a:	e54d      	b.n	401b28 <_svfprintf_r+0x38c>
  40208c:	486f      	ldr	r0, [pc, #444]	; (40224c <_svfprintf_r+0xab0>)
  40208e:	9211      	str	r2, [sp, #68]	; 0x44
  402090:	f1bb 0f00 	cmp.w	fp, #0
  402094:	f040 8173 	bne.w	40237e <_svfprintf_r+0xbe2>
  402098:	465f      	mov	r7, fp
  40209a:	f04f 0b00 	mov.w	fp, #0
  40209e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4020a2:	ae30      	add	r6, sp, #192	; 0xc0
  4020a4:	e539      	b.n	401b1a <_svfprintf_r+0x37e>
  4020a6:	9311      	str	r3, [sp, #68]	; 0x44
  4020a8:	2a00      	cmp	r2, #0
  4020aa:	f040 86b0 	bne.w	402e0e <_svfprintf_r+0x1672>
  4020ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020b0:	2a00      	cmp	r2, #0
  4020b2:	f43f ac65 	beq.w	401980 <_svfprintf_r+0x1e4>
  4020b6:	2300      	movs	r3, #0
  4020b8:	2101      	movs	r1, #1
  4020ba:	461f      	mov	r7, r3
  4020bc:	9108      	str	r1, [sp, #32]
  4020be:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4020c2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4020c6:	469b      	mov	fp, r3
  4020c8:	9313      	str	r3, [sp, #76]	; 0x4c
  4020ca:	910d      	str	r1, [sp, #52]	; 0x34
  4020cc:	ae26      	add	r6, sp, #152	; 0x98
  4020ce:	e52f      	b.n	401b30 <_svfprintf_r+0x394>
  4020d0:	f1bb 0f00 	cmp.w	fp, #0
  4020d4:	f000 85dd 	beq.w	402c92 <_svfprintf_r+0x14f6>
  4020d8:	2700      	movs	r7, #0
  4020da:	2400      	movs	r4, #0
  4020dc:	2500      	movs	r5, #0
  4020de:	e482      	b.n	4019e6 <_svfprintf_r+0x24a>
  4020e0:	485a      	ldr	r0, [pc, #360]	; (40224c <_svfprintf_r+0xab0>)
  4020e2:	9307      	str	r3, [sp, #28]
  4020e4:	9211      	str	r2, [sp, #68]	; 0x44
  4020e6:	ea54 0305 	orrs.w	r3, r4, r5
  4020ea:	970e      	str	r7, [sp, #56]	; 0x38
  4020ec:	f04f 0700 	mov.w	r7, #0
  4020f0:	f47f af0c 	bne.w	401f0c <_svfprintf_r+0x770>
  4020f4:	2400      	movs	r4, #0
  4020f6:	2500      	movs	r5, #0
  4020f8:	e708      	b.n	401f0c <_svfprintf_r+0x770>
  4020fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4020fc:	e568      	b.n	401bd0 <_svfprintf_r+0x434>
  4020fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402100:	2b65      	cmp	r3, #101	; 0x65
  402102:	f340 80a9 	ble.w	402258 <_svfprintf_r+0xabc>
  402106:	9814      	ldr	r0, [sp, #80]	; 0x50
  402108:	9915      	ldr	r1, [sp, #84]	; 0x54
  40210a:	2200      	movs	r2, #0
  40210c:	2300      	movs	r3, #0
  40210e:	f005 fb21 	bl	407754 <__aeabi_dcmpeq>
  402112:	2800      	cmp	r0, #0
  402114:	f000 8135 	beq.w	402382 <_svfprintf_r+0xbe6>
  402118:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40211a:	4a4d      	ldr	r2, [pc, #308]	; (402250 <_svfprintf_r+0xab4>)
  40211c:	f8c9 2000 	str.w	r2, [r9]
  402120:	3301      	adds	r3, #1
  402122:	3401      	adds	r4, #1
  402124:	2201      	movs	r2, #1
  402126:	2b07      	cmp	r3, #7
  402128:	9425      	str	r4, [sp, #148]	; 0x94
  40212a:	9324      	str	r3, [sp, #144]	; 0x90
  40212c:	f8c9 2004 	str.w	r2, [r9, #4]
  402130:	f300 83e6 	bgt.w	402900 <_svfprintf_r+0x1164>
  402134:	f109 0908 	add.w	r9, r9, #8
  402138:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40213a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40213c:	4293      	cmp	r3, r2
  40213e:	db03      	blt.n	402148 <_svfprintf_r+0x9ac>
  402140:	9b07      	ldr	r3, [sp, #28]
  402142:	07db      	lsls	r3, r3, #31
  402144:	f57f adba 	bpl.w	401cbc <_svfprintf_r+0x520>
  402148:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40214a:	9916      	ldr	r1, [sp, #88]	; 0x58
  40214c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40214e:	f8c9 2000 	str.w	r2, [r9]
  402152:	3301      	adds	r3, #1
  402154:	440c      	add	r4, r1
  402156:	2b07      	cmp	r3, #7
  402158:	9425      	str	r4, [sp, #148]	; 0x94
  40215a:	f8c9 1004 	str.w	r1, [r9, #4]
  40215e:	9324      	str	r3, [sp, #144]	; 0x90
  402160:	f300 843f 	bgt.w	4029e2 <_svfprintf_r+0x1246>
  402164:	f109 0908 	add.w	r9, r9, #8
  402168:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40216a:	1e5d      	subs	r5, r3, #1
  40216c:	2d00      	cmp	r5, #0
  40216e:	f77f ada5 	ble.w	401cbc <_svfprintf_r+0x520>
  402172:	4a38      	ldr	r2, [pc, #224]	; (402254 <_svfprintf_r+0xab8>)
  402174:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402176:	920f      	str	r2, [sp, #60]	; 0x3c
  402178:	2d10      	cmp	r5, #16
  40217a:	f340 81e6 	ble.w	40254a <_svfprintf_r+0xdae>
  40217e:	2610      	movs	r6, #16
  402180:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402182:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402186:	e005      	b.n	402194 <_svfprintf_r+0x9f8>
  402188:	f109 0908 	add.w	r9, r9, #8
  40218c:	3d10      	subs	r5, #16
  40218e:	2d10      	cmp	r5, #16
  402190:	f340 81db 	ble.w	40254a <_svfprintf_r+0xdae>
  402194:	3301      	adds	r3, #1
  402196:	3410      	adds	r4, #16
  402198:	2b07      	cmp	r3, #7
  40219a:	9425      	str	r4, [sp, #148]	; 0x94
  40219c:	9324      	str	r3, [sp, #144]	; 0x90
  40219e:	f8c9 a000 	str.w	sl, [r9]
  4021a2:	f8c9 6004 	str.w	r6, [r9, #4]
  4021a6:	ddef      	ble.n	402188 <_svfprintf_r+0x9ec>
  4021a8:	aa23      	add	r2, sp, #140	; 0x8c
  4021aa:	4659      	mov	r1, fp
  4021ac:	4638      	mov	r0, r7
  4021ae:	f004 fc65 	bl	406a7c <__ssprint_r>
  4021b2:	2800      	cmp	r0, #0
  4021b4:	f47f abeb 	bne.w	40198e <_svfprintf_r+0x1f2>
  4021b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4021ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4021bc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4021c0:	e7e4      	b.n	40218c <_svfprintf_r+0x9f0>
  4021c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4021c4:	9a08      	ldr	r2, [sp, #32]
  4021c6:	1a9f      	subs	r7, r3, r2
  4021c8:	2f00      	cmp	r7, #0
  4021ca:	f77f ad25 	ble.w	401c18 <_svfprintf_r+0x47c>
  4021ce:	4a21      	ldr	r2, [pc, #132]	; (402254 <_svfprintf_r+0xab8>)
  4021d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4021d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4021d4:	2f10      	cmp	r7, #16
  4021d6:	dd2b      	ble.n	402230 <_svfprintf_r+0xa94>
  4021d8:	464a      	mov	r2, r9
  4021da:	4621      	mov	r1, r4
  4021dc:	46b9      	mov	r9, r7
  4021de:	2510      	movs	r5, #16
  4021e0:	4637      	mov	r7, r6
  4021e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4021e4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4021e6:	e006      	b.n	4021f6 <_svfprintf_r+0xa5a>
  4021e8:	f1a9 0910 	sub.w	r9, r9, #16
  4021ec:	f1b9 0f10 	cmp.w	r9, #16
  4021f0:	f102 0208 	add.w	r2, r2, #8
  4021f4:	dd18      	ble.n	402228 <_svfprintf_r+0xa8c>
  4021f6:	3301      	adds	r3, #1
  4021f8:	3110      	adds	r1, #16
  4021fa:	2b07      	cmp	r3, #7
  4021fc:	9125      	str	r1, [sp, #148]	; 0x94
  4021fe:	9324      	str	r3, [sp, #144]	; 0x90
  402200:	f8c2 a000 	str.w	sl, [r2]
  402204:	6055      	str	r5, [r2, #4]
  402206:	ddef      	ble.n	4021e8 <_svfprintf_r+0xa4c>
  402208:	aa23      	add	r2, sp, #140	; 0x8c
  40220a:	4631      	mov	r1, r6
  40220c:	4620      	mov	r0, r4
  40220e:	f004 fc35 	bl	406a7c <__ssprint_r>
  402212:	2800      	cmp	r0, #0
  402214:	f47f abbb 	bne.w	40198e <_svfprintf_r+0x1f2>
  402218:	f1a9 0910 	sub.w	r9, r9, #16
  40221c:	f1b9 0f10 	cmp.w	r9, #16
  402220:	9925      	ldr	r1, [sp, #148]	; 0x94
  402222:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402224:	aa30      	add	r2, sp, #192	; 0xc0
  402226:	dce6      	bgt.n	4021f6 <_svfprintf_r+0xa5a>
  402228:	463e      	mov	r6, r7
  40222a:	460c      	mov	r4, r1
  40222c:	464f      	mov	r7, r9
  40222e:	4691      	mov	r9, r2
  402230:	3301      	adds	r3, #1
  402232:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402234:	9324      	str	r3, [sp, #144]	; 0x90
  402236:	443c      	add	r4, r7
  402238:	2b07      	cmp	r3, #7
  40223a:	9425      	str	r4, [sp, #148]	; 0x94
  40223c:	e889 0084 	stmia.w	r9, {r2, r7}
  402240:	f300 8245 	bgt.w	4026ce <_svfprintf_r+0xf32>
  402244:	f109 0908 	add.w	r9, r9, #8
  402248:	e4e6      	b.n	401c18 <_svfprintf_r+0x47c>
  40224a:	bf00      	nop
  40224c:	00407c14 	.word	0x00407c14
  402250:	00407c30 	.word	0x00407c30
  402254:	00407be0 	.word	0x00407be0
  402258:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40225a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40225c:	2b01      	cmp	r3, #1
  40225e:	f340 8208 	ble.w	402672 <_svfprintf_r+0xed6>
  402262:	3501      	adds	r5, #1
  402264:	3401      	adds	r4, #1
  402266:	2301      	movs	r3, #1
  402268:	2d07      	cmp	r5, #7
  40226a:	9425      	str	r4, [sp, #148]	; 0x94
  40226c:	9524      	str	r5, [sp, #144]	; 0x90
  40226e:	f8c9 6000 	str.w	r6, [r9]
  402272:	f8c9 3004 	str.w	r3, [r9, #4]
  402276:	f300 820d 	bgt.w	402694 <_svfprintf_r+0xef8>
  40227a:	f109 0908 	add.w	r9, r9, #8
  40227e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402280:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402282:	f8c9 3000 	str.w	r3, [r9]
  402286:	3501      	adds	r5, #1
  402288:	4414      	add	r4, r2
  40228a:	2d07      	cmp	r5, #7
  40228c:	9425      	str	r4, [sp, #148]	; 0x94
  40228e:	9524      	str	r5, [sp, #144]	; 0x90
  402290:	f8c9 2004 	str.w	r2, [r9, #4]
  402294:	f300 820e 	bgt.w	4026b4 <_svfprintf_r+0xf18>
  402298:	f109 0908 	add.w	r9, r9, #8
  40229c:	2300      	movs	r3, #0
  40229e:	9814      	ldr	r0, [sp, #80]	; 0x50
  4022a0:	9915      	ldr	r1, [sp, #84]	; 0x54
  4022a2:	2200      	movs	r2, #0
  4022a4:	f005 fa56 	bl	407754 <__aeabi_dcmpeq>
  4022a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4022aa:	2800      	cmp	r0, #0
  4022ac:	f040 80c3 	bne.w	402436 <_svfprintf_r+0xc9a>
  4022b0:	3b01      	subs	r3, #1
  4022b2:	3501      	adds	r5, #1
  4022b4:	3601      	adds	r6, #1
  4022b6:	441c      	add	r4, r3
  4022b8:	2d07      	cmp	r5, #7
  4022ba:	9524      	str	r5, [sp, #144]	; 0x90
  4022bc:	9425      	str	r4, [sp, #148]	; 0x94
  4022be:	f8c9 6000 	str.w	r6, [r9]
  4022c2:	f8c9 3004 	str.w	r3, [r9, #4]
  4022c6:	f300 80f5 	bgt.w	4024b4 <_svfprintf_r+0xd18>
  4022ca:	f109 0908 	add.w	r9, r9, #8
  4022ce:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4022d0:	f8c9 2004 	str.w	r2, [r9, #4]
  4022d4:	3501      	adds	r5, #1
  4022d6:	4414      	add	r4, r2
  4022d8:	ab1f      	add	r3, sp, #124	; 0x7c
  4022da:	2d07      	cmp	r5, #7
  4022dc:	9425      	str	r4, [sp, #148]	; 0x94
  4022de:	9524      	str	r5, [sp, #144]	; 0x90
  4022e0:	f8c9 3000 	str.w	r3, [r9]
  4022e4:	f77f ace8 	ble.w	401cb8 <_svfprintf_r+0x51c>
  4022e8:	aa23      	add	r2, sp, #140	; 0x8c
  4022ea:	9909      	ldr	r1, [sp, #36]	; 0x24
  4022ec:	980a      	ldr	r0, [sp, #40]	; 0x28
  4022ee:	f004 fbc5 	bl	406a7c <__ssprint_r>
  4022f2:	2800      	cmp	r0, #0
  4022f4:	f47f ab4b 	bne.w	40198e <_svfprintf_r+0x1f2>
  4022f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4022fa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4022fe:	e4dd      	b.n	401cbc <_svfprintf_r+0x520>
  402300:	aa23      	add	r2, sp, #140	; 0x8c
  402302:	9909      	ldr	r1, [sp, #36]	; 0x24
  402304:	980a      	ldr	r0, [sp, #40]	; 0x28
  402306:	f004 fbb9 	bl	406a7c <__ssprint_r>
  40230a:	2800      	cmp	r0, #0
  40230c:	f43f ad24 	beq.w	401d58 <_svfprintf_r+0x5bc>
  402310:	f7ff bb3d 	b.w	40198e <_svfprintf_r+0x1f2>
  402314:	aa23      	add	r2, sp, #140	; 0x8c
  402316:	9909      	ldr	r1, [sp, #36]	; 0x24
  402318:	980a      	ldr	r0, [sp, #40]	; 0x28
  40231a:	f004 fbaf 	bl	406a7c <__ssprint_r>
  40231e:	2800      	cmp	r0, #0
  402320:	f47f ab35 	bne.w	40198e <_svfprintf_r+0x1f2>
  402324:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402326:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40232a:	e4b4      	b.n	401c96 <_svfprintf_r+0x4fa>
  40232c:	aa23      	add	r2, sp, #140	; 0x8c
  40232e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402330:	980a      	ldr	r0, [sp, #40]	; 0x28
  402332:	f004 fba3 	bl	406a7c <__ssprint_r>
  402336:	2800      	cmp	r0, #0
  402338:	f47f ab29 	bne.w	40198e <_svfprintf_r+0x1f2>
  40233c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40233e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402342:	e455      	b.n	401bf0 <_svfprintf_r+0x454>
  402344:	aa23      	add	r2, sp, #140	; 0x8c
  402346:	9909      	ldr	r1, [sp, #36]	; 0x24
  402348:	980a      	ldr	r0, [sp, #40]	; 0x28
  40234a:	f004 fb97 	bl	406a7c <__ssprint_r>
  40234e:	2800      	cmp	r0, #0
  402350:	f47f ab1d 	bne.w	40198e <_svfprintf_r+0x1f2>
  402354:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402356:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40235a:	e459      	b.n	401c10 <_svfprintf_r+0x474>
  40235c:	f1bb 0f00 	cmp.w	fp, #0
  402360:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402364:	f2c0 82d8 	blt.w	402918 <_svfprintf_r+0x117c>
  402368:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40236c:	9307      	str	r3, [sp, #28]
  40236e:	ea54 0305 	orrs.w	r3, r4, r5
  402372:	f47f adcb 	bne.w	401f0c <_svfprintf_r+0x770>
  402376:	f1bb 0f00 	cmp.w	fp, #0
  40237a:	f43f ae8d 	beq.w	402098 <_svfprintf_r+0x8fc>
  40237e:	2700      	movs	r7, #0
  402380:	e6b8      	b.n	4020f4 <_svfprintf_r+0x958>
  402382:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402384:	2d00      	cmp	r5, #0
  402386:	f340 82ca 	ble.w	40291e <_svfprintf_r+0x1182>
  40238a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40238c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40238e:	4293      	cmp	r3, r2
  402390:	bfa8      	it	ge
  402392:	4613      	movge	r3, r2
  402394:	2b00      	cmp	r3, #0
  402396:	461d      	mov	r5, r3
  402398:	dd0d      	ble.n	4023b6 <_svfprintf_r+0xc1a>
  40239a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40239c:	f8c9 6000 	str.w	r6, [r9]
  4023a0:	3301      	adds	r3, #1
  4023a2:	442c      	add	r4, r5
  4023a4:	2b07      	cmp	r3, #7
  4023a6:	9425      	str	r4, [sp, #148]	; 0x94
  4023a8:	f8c9 5004 	str.w	r5, [r9, #4]
  4023ac:	9324      	str	r3, [sp, #144]	; 0x90
  4023ae:	f300 839c 	bgt.w	402aea <_svfprintf_r+0x134e>
  4023b2:	f109 0908 	add.w	r9, r9, #8
  4023b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4023b8:	2d00      	cmp	r5, #0
  4023ba:	bfa8      	it	ge
  4023bc:	1b5b      	subge	r3, r3, r5
  4023be:	2b00      	cmp	r3, #0
  4023c0:	461d      	mov	r5, r3
  4023c2:	f340 80f6 	ble.w	4025b2 <_svfprintf_r+0xe16>
  4023c6:	4aba      	ldr	r2, [pc, #744]	; (4026b0 <_svfprintf_r+0xf14>)
  4023c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023ca:	920f      	str	r2, [sp, #60]	; 0x3c
  4023cc:	2d10      	cmp	r5, #16
  4023ce:	f340 828a 	ble.w	4028e6 <_svfprintf_r+0x114a>
  4023d2:	4622      	mov	r2, r4
  4023d4:	2710      	movs	r7, #16
  4023d6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4023da:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4023dc:	e005      	b.n	4023ea <_svfprintf_r+0xc4e>
  4023de:	f109 0908 	add.w	r9, r9, #8
  4023e2:	3d10      	subs	r5, #16
  4023e4:	2d10      	cmp	r5, #16
  4023e6:	f340 827d 	ble.w	4028e4 <_svfprintf_r+0x1148>
  4023ea:	3301      	adds	r3, #1
  4023ec:	3210      	adds	r2, #16
  4023ee:	2b07      	cmp	r3, #7
  4023f0:	9225      	str	r2, [sp, #148]	; 0x94
  4023f2:	9324      	str	r3, [sp, #144]	; 0x90
  4023f4:	f8c9 a000 	str.w	sl, [r9]
  4023f8:	f8c9 7004 	str.w	r7, [r9, #4]
  4023fc:	ddef      	ble.n	4023de <_svfprintf_r+0xc42>
  4023fe:	aa23      	add	r2, sp, #140	; 0x8c
  402400:	4621      	mov	r1, r4
  402402:	4658      	mov	r0, fp
  402404:	f004 fb3a 	bl	406a7c <__ssprint_r>
  402408:	2800      	cmp	r0, #0
  40240a:	f47f aac0 	bne.w	40198e <_svfprintf_r+0x1f2>
  40240e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402410:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402412:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402416:	e7e4      	b.n	4023e2 <_svfprintf_r+0xc46>
  402418:	aa23      	add	r2, sp, #140	; 0x8c
  40241a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40241c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40241e:	f004 fb2d 	bl	406a7c <__ssprint_r>
  402422:	2800      	cmp	r0, #0
  402424:	f47f aab3 	bne.w	40198e <_svfprintf_r+0x1f2>
  402428:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40242c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40242e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402432:	f7ff bbcd 	b.w	401bd0 <_svfprintf_r+0x434>
  402436:	1e5e      	subs	r6, r3, #1
  402438:	2e00      	cmp	r6, #0
  40243a:	f77f af48 	ble.w	4022ce <_svfprintf_r+0xb32>
  40243e:	4b9c      	ldr	r3, [pc, #624]	; (4026b0 <_svfprintf_r+0xf14>)
  402440:	930f      	str	r3, [sp, #60]	; 0x3c
  402442:	2e10      	cmp	r6, #16
  402444:	dd2c      	ble.n	4024a0 <_svfprintf_r+0xd04>
  402446:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  40244a:	2710      	movs	r7, #16
  40244c:	46b0      	mov	r8, r6
  40244e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402452:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402454:	e006      	b.n	402464 <_svfprintf_r+0xcc8>
  402456:	f1a8 0810 	sub.w	r8, r8, #16
  40245a:	f1b8 0f10 	cmp.w	r8, #16
  40245e:	f109 0908 	add.w	r9, r9, #8
  402462:	dd1a      	ble.n	40249a <_svfprintf_r+0xcfe>
  402464:	3501      	adds	r5, #1
  402466:	3410      	adds	r4, #16
  402468:	2d07      	cmp	r5, #7
  40246a:	9425      	str	r4, [sp, #148]	; 0x94
  40246c:	9524      	str	r5, [sp, #144]	; 0x90
  40246e:	f8c9 a000 	str.w	sl, [r9]
  402472:	f8c9 7004 	str.w	r7, [r9, #4]
  402476:	ddee      	ble.n	402456 <_svfprintf_r+0xcba>
  402478:	aa23      	add	r2, sp, #140	; 0x8c
  40247a:	4631      	mov	r1, r6
  40247c:	4658      	mov	r0, fp
  40247e:	f004 fafd 	bl	406a7c <__ssprint_r>
  402482:	2800      	cmp	r0, #0
  402484:	f47f aa83 	bne.w	40198e <_svfprintf_r+0x1f2>
  402488:	f1a8 0810 	sub.w	r8, r8, #16
  40248c:	f1b8 0f10 	cmp.w	r8, #16
  402490:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402492:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402494:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402498:	dce4      	bgt.n	402464 <_svfprintf_r+0xcc8>
  40249a:	4646      	mov	r6, r8
  40249c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4024a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4024a2:	3501      	adds	r5, #1
  4024a4:	4434      	add	r4, r6
  4024a6:	2d07      	cmp	r5, #7
  4024a8:	9425      	str	r4, [sp, #148]	; 0x94
  4024aa:	9524      	str	r5, [sp, #144]	; 0x90
  4024ac:	e889 0048 	stmia.w	r9, {r3, r6}
  4024b0:	f77f af0b 	ble.w	4022ca <_svfprintf_r+0xb2e>
  4024b4:	aa23      	add	r2, sp, #140	; 0x8c
  4024b6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4024b8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4024ba:	f004 fadf 	bl	406a7c <__ssprint_r>
  4024be:	2800      	cmp	r0, #0
  4024c0:	f47f aa65 	bne.w	40198e <_svfprintf_r+0x1f2>
  4024c4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4024c6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4024c8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4024cc:	e6ff      	b.n	4022ce <_svfprintf_r+0xb32>
  4024ce:	9907      	ldr	r1, [sp, #28]
  4024d0:	f011 0210 	ands.w	r2, r1, #16
  4024d4:	f000 8108 	beq.w	4026e8 <_svfprintf_r+0xf4c>
  4024d8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4024da:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4024de:	f1bb 0f00 	cmp.w	fp, #0
  4024e2:	6804      	ldr	r4, [r0, #0]
  4024e4:	f100 0704 	add.w	r7, r0, #4
  4024e8:	f04f 0500 	mov.w	r5, #0
  4024ec:	db26      	blt.n	40253c <_svfprintf_r+0xda0>
  4024ee:	460a      	mov	r2, r1
  4024f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4024f4:	9207      	str	r2, [sp, #28]
  4024f6:	ea54 0205 	orrs.w	r2, r4, r5
  4024fa:	970e      	str	r7, [sp, #56]	; 0x38
  4024fc:	461f      	mov	r7, r3
  4024fe:	f47f aaef 	bne.w	401ae0 <_svfprintf_r+0x344>
  402502:	e4c8      	b.n	401e96 <_svfprintf_r+0x6fa>
  402504:	9b07      	ldr	r3, [sp, #28]
  402506:	06d9      	lsls	r1, r3, #27
  402508:	d42a      	bmi.n	402560 <_svfprintf_r+0xdc4>
  40250a:	9b07      	ldr	r3, [sp, #28]
  40250c:	065a      	lsls	r2, r3, #25
  40250e:	d527      	bpl.n	402560 <_svfprintf_r+0xdc4>
  402510:	990e      	ldr	r1, [sp, #56]	; 0x38
  402512:	f9b1 4000 	ldrsh.w	r4, [r1]
  402516:	3104      	adds	r1, #4
  402518:	17e5      	asrs	r5, r4, #31
  40251a:	4622      	mov	r2, r4
  40251c:	462b      	mov	r3, r5
  40251e:	910e      	str	r1, [sp, #56]	; 0x38
  402520:	f7ff bacb 	b.w	401aba <_svfprintf_r+0x31e>
  402524:	990e      	ldr	r1, [sp, #56]	; 0x38
  402526:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40252a:	f1bb 0f00 	cmp.w	fp, #0
  40252e:	680c      	ldr	r4, [r1, #0]
  402530:	f101 0704 	add.w	r7, r1, #4
  402534:	f04f 0500 	mov.w	r5, #0
  402538:	f280 8247 	bge.w	4029ca <_svfprintf_r+0x122e>
  40253c:	970e      	str	r7, [sp, #56]	; 0x38
  40253e:	461f      	mov	r7, r3
  402540:	ea54 0305 	orrs.w	r3, r4, r5
  402544:	f47f aacc 	bne.w	401ae0 <_svfprintf_r+0x344>
  402548:	e4aa      	b.n	401ea0 <_svfprintf_r+0x704>
  40254a:	3301      	adds	r3, #1
  40254c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40254e:	9324      	str	r3, [sp, #144]	; 0x90
  402550:	442c      	add	r4, r5
  402552:	2b07      	cmp	r3, #7
  402554:	9425      	str	r4, [sp, #148]	; 0x94
  402556:	e889 0024 	stmia.w	r9, {r2, r5}
  40255a:	f77f abad 	ble.w	401cb8 <_svfprintf_r+0x51c>
  40255e:	e6c3      	b.n	4022e8 <_svfprintf_r+0xb4c>
  402560:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402562:	6814      	ldr	r4, [r2, #0]
  402564:	4613      	mov	r3, r2
  402566:	3304      	adds	r3, #4
  402568:	17e5      	asrs	r5, r4, #31
  40256a:	4622      	mov	r2, r4
  40256c:	930e      	str	r3, [sp, #56]	; 0x38
  40256e:	2a00      	cmp	r2, #0
  402570:	462b      	mov	r3, r5
  402572:	f173 0300 	sbcs.w	r3, r3, #0
  402576:	f6bf aaa5 	bge.w	401ac4 <_svfprintf_r+0x328>
  40257a:	4264      	negs	r4, r4
  40257c:	f04f 072d 	mov.w	r7, #45	; 0x2d
  402580:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402584:	f1bb 0f00 	cmp.w	fp, #0
  402588:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40258c:	f6ff aaa8 	blt.w	401ae0 <_svfprintf_r+0x344>
  402590:	9b07      	ldr	r3, [sp, #28]
  402592:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402596:	9307      	str	r3, [sp, #28]
  402598:	f7ff baa2 	b.w	401ae0 <_svfprintf_r+0x344>
  40259c:	aa23      	add	r2, sp, #140	; 0x8c
  40259e:	9909      	ldr	r1, [sp, #36]	; 0x24
  4025a0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4025a2:	f004 fa6b 	bl	406a7c <__ssprint_r>
  4025a6:	2800      	cmp	r0, #0
  4025a8:	f47f a9f1 	bne.w	40198e <_svfprintf_r+0x1f2>
  4025ac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4025ae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4025b2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4025b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4025b6:	4432      	add	r2, r6
  4025b8:	4617      	mov	r7, r2
  4025ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4025bc:	4293      	cmp	r3, r2
  4025be:	db47      	blt.n	402650 <_svfprintf_r+0xeb4>
  4025c0:	9a07      	ldr	r2, [sp, #28]
  4025c2:	07d5      	lsls	r5, r2, #31
  4025c4:	d444      	bmi.n	402650 <_svfprintf_r+0xeb4>
  4025c6:	9912      	ldr	r1, [sp, #72]	; 0x48
  4025c8:	440e      	add	r6, r1
  4025ca:	1bf5      	subs	r5, r6, r7
  4025cc:	1acb      	subs	r3, r1, r3
  4025ce:	429d      	cmp	r5, r3
  4025d0:	bfa8      	it	ge
  4025d2:	461d      	movge	r5, r3
  4025d4:	2d00      	cmp	r5, #0
  4025d6:	462e      	mov	r6, r5
  4025d8:	dd0d      	ble.n	4025f6 <_svfprintf_r+0xe5a>
  4025da:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4025dc:	f8c9 7000 	str.w	r7, [r9]
  4025e0:	3201      	adds	r2, #1
  4025e2:	442c      	add	r4, r5
  4025e4:	2a07      	cmp	r2, #7
  4025e6:	9425      	str	r4, [sp, #148]	; 0x94
  4025e8:	f8c9 5004 	str.w	r5, [r9, #4]
  4025ec:	9224      	str	r2, [sp, #144]	; 0x90
  4025ee:	f300 830b 	bgt.w	402c08 <_svfprintf_r+0x146c>
  4025f2:	f109 0908 	add.w	r9, r9, #8
  4025f6:	2e00      	cmp	r6, #0
  4025f8:	bfac      	ite	ge
  4025fa:	1b9d      	subge	r5, r3, r6
  4025fc:	461d      	movlt	r5, r3
  4025fe:	2d00      	cmp	r5, #0
  402600:	f77f ab5c 	ble.w	401cbc <_svfprintf_r+0x520>
  402604:	4a2a      	ldr	r2, [pc, #168]	; (4026b0 <_svfprintf_r+0xf14>)
  402606:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402608:	920f      	str	r2, [sp, #60]	; 0x3c
  40260a:	2d10      	cmp	r5, #16
  40260c:	dd9d      	ble.n	40254a <_svfprintf_r+0xdae>
  40260e:	2610      	movs	r6, #16
  402610:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402612:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402616:	e004      	b.n	402622 <_svfprintf_r+0xe86>
  402618:	f109 0908 	add.w	r9, r9, #8
  40261c:	3d10      	subs	r5, #16
  40261e:	2d10      	cmp	r5, #16
  402620:	dd93      	ble.n	40254a <_svfprintf_r+0xdae>
  402622:	3301      	adds	r3, #1
  402624:	3410      	adds	r4, #16
  402626:	2b07      	cmp	r3, #7
  402628:	9425      	str	r4, [sp, #148]	; 0x94
  40262a:	9324      	str	r3, [sp, #144]	; 0x90
  40262c:	f8c9 a000 	str.w	sl, [r9]
  402630:	f8c9 6004 	str.w	r6, [r9, #4]
  402634:	ddf0      	ble.n	402618 <_svfprintf_r+0xe7c>
  402636:	aa23      	add	r2, sp, #140	; 0x8c
  402638:	4659      	mov	r1, fp
  40263a:	4638      	mov	r0, r7
  40263c:	f004 fa1e 	bl	406a7c <__ssprint_r>
  402640:	2800      	cmp	r0, #0
  402642:	f47f a9a4 	bne.w	40198e <_svfprintf_r+0x1f2>
  402646:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402648:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40264a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40264e:	e7e5      	b.n	40261c <_svfprintf_r+0xe80>
  402650:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402652:	9816      	ldr	r0, [sp, #88]	; 0x58
  402654:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402656:	f8c9 1000 	str.w	r1, [r9]
  40265a:	3201      	adds	r2, #1
  40265c:	4404      	add	r4, r0
  40265e:	2a07      	cmp	r2, #7
  402660:	9425      	str	r4, [sp, #148]	; 0x94
  402662:	f8c9 0004 	str.w	r0, [r9, #4]
  402666:	9224      	str	r2, [sp, #144]	; 0x90
  402668:	f300 82a9 	bgt.w	402bbe <_svfprintf_r+0x1422>
  40266c:	f109 0908 	add.w	r9, r9, #8
  402670:	e7a9      	b.n	4025c6 <_svfprintf_r+0xe2a>
  402672:	9b07      	ldr	r3, [sp, #28]
  402674:	07d8      	lsls	r0, r3, #31
  402676:	f53f adf4 	bmi.w	402262 <_svfprintf_r+0xac6>
  40267a:	3501      	adds	r5, #1
  40267c:	3401      	adds	r4, #1
  40267e:	2301      	movs	r3, #1
  402680:	2d07      	cmp	r5, #7
  402682:	9425      	str	r4, [sp, #148]	; 0x94
  402684:	9524      	str	r5, [sp, #144]	; 0x90
  402686:	f8c9 6000 	str.w	r6, [r9]
  40268a:	f8c9 3004 	str.w	r3, [r9, #4]
  40268e:	f77f ae1c 	ble.w	4022ca <_svfprintf_r+0xb2e>
  402692:	e70f      	b.n	4024b4 <_svfprintf_r+0xd18>
  402694:	aa23      	add	r2, sp, #140	; 0x8c
  402696:	9909      	ldr	r1, [sp, #36]	; 0x24
  402698:	980a      	ldr	r0, [sp, #40]	; 0x28
  40269a:	f004 f9ef 	bl	406a7c <__ssprint_r>
  40269e:	2800      	cmp	r0, #0
  4026a0:	f47f a975 	bne.w	40198e <_svfprintf_r+0x1f2>
  4026a4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026a6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4026a8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026ac:	e5e7      	b.n	40227e <_svfprintf_r+0xae2>
  4026ae:	bf00      	nop
  4026b0:	00407be0 	.word	0x00407be0
  4026b4:	aa23      	add	r2, sp, #140	; 0x8c
  4026b6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026b8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026ba:	f004 f9df 	bl	406a7c <__ssprint_r>
  4026be:	2800      	cmp	r0, #0
  4026c0:	f47f a965 	bne.w	40198e <_svfprintf_r+0x1f2>
  4026c4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026c6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4026c8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026cc:	e5e6      	b.n	40229c <_svfprintf_r+0xb00>
  4026ce:	aa23      	add	r2, sp, #140	; 0x8c
  4026d0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026d2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026d4:	f004 f9d2 	bl	406a7c <__ssprint_r>
  4026d8:	2800      	cmp	r0, #0
  4026da:	f47f a958 	bne.w	40198e <_svfprintf_r+0x1f2>
  4026de:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026e0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026e4:	f7ff ba98 	b.w	401c18 <_svfprintf_r+0x47c>
  4026e8:	9907      	ldr	r1, [sp, #28]
  4026ea:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  4026ee:	f43f af19 	beq.w	402524 <_svfprintf_r+0xd88>
  4026f2:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026f4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4026f8:	f1bb 0f00 	cmp.w	fp, #0
  4026fc:	8804      	ldrh	r4, [r0, #0]
  4026fe:	f100 0704 	add.w	r7, r0, #4
  402702:	f04f 0500 	mov.w	r5, #0
  402706:	f2c0 81b9 	blt.w	402a7c <_svfprintf_r+0x12e0>
  40270a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40270e:	9307      	str	r3, [sp, #28]
  402710:	ea54 0305 	orrs.w	r3, r4, r5
  402714:	970e      	str	r7, [sp, #56]	; 0x38
  402716:	4617      	mov	r7, r2
  402718:	f47f a9e2 	bne.w	401ae0 <_svfprintf_r+0x344>
  40271c:	f7ff bbbb 	b.w	401e96 <_svfprintf_r+0x6fa>
  402720:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402722:	4622      	mov	r2, r4
  402724:	4620      	mov	r0, r4
  402726:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402728:	4623      	mov	r3, r4
  40272a:	4621      	mov	r1, r4
  40272c:	f005 f844 	bl	4077b8 <__aeabi_dcmpun>
  402730:	2800      	cmp	r0, #0
  402732:	f040 8317 	bne.w	402d64 <_svfprintf_r+0x15c8>
  402736:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402738:	f1bb 3fff 	cmp.w	fp, #4294967295
  40273c:	f023 0320 	bic.w	r3, r3, #32
  402740:	930d      	str	r3, [sp, #52]	; 0x34
  402742:	f000 8270 	beq.w	402c26 <_svfprintf_r+0x148a>
  402746:	2b47      	cmp	r3, #71	; 0x47
  402748:	f000 8192 	beq.w	402a70 <_svfprintf_r+0x12d4>
  40274c:	9b07      	ldr	r3, [sp, #28]
  40274e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402752:	9310      	str	r3, [sp, #64]	; 0x40
  402754:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402756:	1e1f      	subs	r7, r3, #0
  402758:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40275a:	9308      	str	r3, [sp, #32]
  40275c:	bfbb      	ittet	lt
  40275e:	463b      	movlt	r3, r7
  402760:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402764:	2300      	movge	r3, #0
  402766:	232d      	movlt	r3, #45	; 0x2d
  402768:	930f      	str	r3, [sp, #60]	; 0x3c
  40276a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40276c:	2b66      	cmp	r3, #102	; 0x66
  40276e:	f000 825d 	beq.w	402c2c <_svfprintf_r+0x1490>
  402772:	2b46      	cmp	r3, #70	; 0x46
  402774:	f000 8151 	beq.w	402a1a <_svfprintf_r+0x127e>
  402778:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40277a:	9a08      	ldr	r2, [sp, #32]
  40277c:	2b45      	cmp	r3, #69	; 0x45
  40277e:	a821      	add	r0, sp, #132	; 0x84
  402780:	a91e      	add	r1, sp, #120	; 0x78
  402782:	bf0c      	ite	eq
  402784:	f10b 0501 	addeq.w	r5, fp, #1
  402788:	465d      	movne	r5, fp
  40278a:	9004      	str	r0, [sp, #16]
  40278c:	9103      	str	r1, [sp, #12]
  40278e:	a81d      	add	r0, sp, #116	; 0x74
  402790:	2102      	movs	r1, #2
  402792:	463b      	mov	r3, r7
  402794:	9002      	str	r0, [sp, #8]
  402796:	9501      	str	r5, [sp, #4]
  402798:	9100      	str	r1, [sp, #0]
  40279a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40279c:	f001 fbc4 	bl	403f28 <_dtoa_r>
  4027a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027a2:	2b67      	cmp	r3, #103	; 0x67
  4027a4:	4606      	mov	r6, r0
  4027a6:	f040 8290 	bne.w	402cca <_svfprintf_r+0x152e>
  4027aa:	9b07      	ldr	r3, [sp, #28]
  4027ac:	07da      	lsls	r2, r3, #31
  4027ae:	f140 82af 	bpl.w	402d10 <_svfprintf_r+0x1574>
  4027b2:	1974      	adds	r4, r6, r5
  4027b4:	9808      	ldr	r0, [sp, #32]
  4027b6:	4639      	mov	r1, r7
  4027b8:	2200      	movs	r2, #0
  4027ba:	2300      	movs	r3, #0
  4027bc:	f004 ffca 	bl	407754 <__aeabi_dcmpeq>
  4027c0:	2800      	cmp	r0, #0
  4027c2:	f040 8190 	bne.w	402ae6 <_svfprintf_r+0x134a>
  4027c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4027c8:	429c      	cmp	r4, r3
  4027ca:	d906      	bls.n	4027da <_svfprintf_r+0x103e>
  4027cc:	2130      	movs	r1, #48	; 0x30
  4027ce:	1c5a      	adds	r2, r3, #1
  4027d0:	9221      	str	r2, [sp, #132]	; 0x84
  4027d2:	7019      	strb	r1, [r3, #0]
  4027d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4027d6:	429c      	cmp	r4, r3
  4027d8:	d8f9      	bhi.n	4027ce <_svfprintf_r+0x1032>
  4027da:	1b9b      	subs	r3, r3, r6
  4027dc:	9312      	str	r3, [sp, #72]	; 0x48
  4027de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4027e0:	2b47      	cmp	r3, #71	; 0x47
  4027e2:	f000 8179 	beq.w	402ad8 <_svfprintf_r+0x133c>
  4027e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027e8:	2b65      	cmp	r3, #101	; 0x65
  4027ea:	f340 827d 	ble.w	402ce8 <_svfprintf_r+0x154c>
  4027ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027f0:	2b66      	cmp	r3, #102	; 0x66
  4027f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4027f4:	9313      	str	r3, [sp, #76]	; 0x4c
  4027f6:	f000 825b 	beq.w	402cb0 <_svfprintf_r+0x1514>
  4027fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4027fc:	9912      	ldr	r1, [sp, #72]	; 0x48
  4027fe:	428a      	cmp	r2, r1
  402800:	f2c0 8230 	blt.w	402c64 <_svfprintf_r+0x14c8>
  402804:	9b07      	ldr	r3, [sp, #28]
  402806:	07d9      	lsls	r1, r3, #31
  402808:	f100 8284 	bmi.w	402d14 <_svfprintf_r+0x1578>
  40280c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402810:	920d      	str	r2, [sp, #52]	; 0x34
  402812:	2267      	movs	r2, #103	; 0x67
  402814:	9211      	str	r2, [sp, #68]	; 0x44
  402816:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402818:	2a00      	cmp	r2, #0
  40281a:	f040 8153 	bne.w	402ac4 <_svfprintf_r+0x1328>
  40281e:	9308      	str	r3, [sp, #32]
  402820:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402822:	9307      	str	r3, [sp, #28]
  402824:	4693      	mov	fp, r2
  402826:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40282a:	f7ff b97d 	b.w	401b28 <_svfprintf_r+0x38c>
  40282e:	9907      	ldr	r1, [sp, #28]
  402830:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402834:	d015      	beq.n	402862 <_svfprintf_r+0x10c6>
  402836:	980e      	ldr	r0, [sp, #56]	; 0x38
  402838:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40283c:	f1bb 0f00 	cmp.w	fp, #0
  402840:	8804      	ldrh	r4, [r0, #0]
  402842:	f100 0704 	add.w	r7, r0, #4
  402846:	f04f 0500 	mov.w	r5, #0
  40284a:	db16      	blt.n	40287a <_svfprintf_r+0x10de>
  40284c:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402850:	9307      	str	r3, [sp, #28]
  402852:	ea54 0305 	orrs.w	r3, r4, r5
  402856:	970e      	str	r7, [sp, #56]	; 0x38
  402858:	f43f ac3a 	beq.w	4020d0 <_svfprintf_r+0x934>
  40285c:	4617      	mov	r7, r2
  40285e:	f7ff b8c2 	b.w	4019e6 <_svfprintf_r+0x24a>
  402862:	990e      	ldr	r1, [sp, #56]	; 0x38
  402864:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402868:	f1bb 0f00 	cmp.w	fp, #0
  40286c:	680c      	ldr	r4, [r1, #0]
  40286e:	f101 0704 	add.w	r7, r1, #4
  402872:	f04f 0500 	mov.w	r5, #0
  402876:	f280 80a5 	bge.w	4029c4 <_svfprintf_r+0x1228>
  40287a:	970e      	str	r7, [sp, #56]	; 0x38
  40287c:	2700      	movs	r7, #0
  40287e:	f7ff b8b2 	b.w	4019e6 <_svfprintf_r+0x24a>
  402882:	9b07      	ldr	r3, [sp, #28]
  402884:	06df      	lsls	r7, r3, #27
  402886:	d40b      	bmi.n	4028a0 <_svfprintf_r+0x1104>
  402888:	9b07      	ldr	r3, [sp, #28]
  40288a:	065e      	lsls	r6, r3, #25
  40288c:	d508      	bpl.n	4028a0 <_svfprintf_r+0x1104>
  40288e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402890:	6813      	ldr	r3, [r2, #0]
  402892:	3204      	adds	r2, #4
  402894:	920e      	str	r2, [sp, #56]	; 0x38
  402896:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40289a:	801a      	strh	r2, [r3, #0]
  40289c:	f7fe bfa4 	b.w	4017e8 <_svfprintf_r+0x4c>
  4028a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4028a2:	6813      	ldr	r3, [r2, #0]
  4028a4:	3204      	adds	r2, #4
  4028a6:	920e      	str	r2, [sp, #56]	; 0x38
  4028a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4028aa:	601a      	str	r2, [r3, #0]
  4028ac:	f7fe bf9c 	b.w	4017e8 <_svfprintf_r+0x4c>
  4028b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4028b2:	9b07      	ldr	r3, [sp, #28]
  4028b4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4028b8:	4613      	mov	r3, r2
  4028ba:	f103 0304 	add.w	r3, r3, #4
  4028be:	bf0c      	ite	eq
  4028c0:	6814      	ldreq	r4, [r2, #0]
  4028c2:	8814      	ldrhne	r4, [r2, #0]
  4028c4:	930e      	str	r3, [sp, #56]	; 0x38
  4028c6:	2500      	movs	r5, #0
  4028c8:	f7ff bb02 	b.w	401ed0 <_svfprintf_r+0x734>
  4028cc:	2700      	movs	r7, #0
  4028ce:	45bb      	cmp	fp, r7
  4028d0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4028d4:	f6ff ac0e 	blt.w	4020f4 <_svfprintf_r+0x958>
  4028d8:	9b07      	ldr	r3, [sp, #28]
  4028da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4028de:	9307      	str	r3, [sp, #28]
  4028e0:	f7ff bbd6 	b.w	402090 <_svfprintf_r+0x8f4>
  4028e4:	4614      	mov	r4, r2
  4028e6:	3301      	adds	r3, #1
  4028e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028ea:	9324      	str	r3, [sp, #144]	; 0x90
  4028ec:	442c      	add	r4, r5
  4028ee:	2b07      	cmp	r3, #7
  4028f0:	9425      	str	r4, [sp, #148]	; 0x94
  4028f2:	e889 0024 	stmia.w	r9, {r2, r5}
  4028f6:	f73f ae51 	bgt.w	40259c <_svfprintf_r+0xe00>
  4028fa:	f109 0908 	add.w	r9, r9, #8
  4028fe:	e658      	b.n	4025b2 <_svfprintf_r+0xe16>
  402900:	aa23      	add	r2, sp, #140	; 0x8c
  402902:	9909      	ldr	r1, [sp, #36]	; 0x24
  402904:	980a      	ldr	r0, [sp, #40]	; 0x28
  402906:	f004 f8b9 	bl	406a7c <__ssprint_r>
  40290a:	2800      	cmp	r0, #0
  40290c:	f47f a83f 	bne.w	40198e <_svfprintf_r+0x1f2>
  402910:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402912:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402916:	e40f      	b.n	402138 <_svfprintf_r+0x99c>
  402918:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40291a:	f7ff bbe4 	b.w	4020e6 <_svfprintf_r+0x94a>
  40291e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402920:	4ab5      	ldr	r2, [pc, #724]	; (402bf8 <_svfprintf_r+0x145c>)
  402922:	f8c9 2000 	str.w	r2, [r9]
  402926:	3301      	adds	r3, #1
  402928:	3401      	adds	r4, #1
  40292a:	2201      	movs	r2, #1
  40292c:	2b07      	cmp	r3, #7
  40292e:	9425      	str	r4, [sp, #148]	; 0x94
  402930:	9324      	str	r3, [sp, #144]	; 0x90
  402932:	f8c9 2004 	str.w	r2, [r9, #4]
  402936:	f300 808e 	bgt.w	402a56 <_svfprintf_r+0x12ba>
  40293a:	f109 0908 	add.w	r9, r9, #8
  40293e:	b92d      	cbnz	r5, 40294c <_svfprintf_r+0x11b0>
  402940:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402942:	b91b      	cbnz	r3, 40294c <_svfprintf_r+0x11b0>
  402944:	9b07      	ldr	r3, [sp, #28]
  402946:	07df      	lsls	r7, r3, #31
  402948:	f57f a9b8 	bpl.w	401cbc <_svfprintf_r+0x520>
  40294c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40294e:	9916      	ldr	r1, [sp, #88]	; 0x58
  402950:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402952:	f8c9 2000 	str.w	r2, [r9]
  402956:	3301      	adds	r3, #1
  402958:	440c      	add	r4, r1
  40295a:	2b07      	cmp	r3, #7
  40295c:	9425      	str	r4, [sp, #148]	; 0x94
  40295e:	f8c9 1004 	str.w	r1, [r9, #4]
  402962:	9324      	str	r3, [sp, #144]	; 0x90
  402964:	f300 81c2 	bgt.w	402cec <_svfprintf_r+0x1550>
  402968:	f109 0908 	add.w	r9, r9, #8
  40296c:	426d      	negs	r5, r5
  40296e:	2d00      	cmp	r5, #0
  402970:	f340 809b 	ble.w	402aaa <_svfprintf_r+0x130e>
  402974:	4aa1      	ldr	r2, [pc, #644]	; (402bfc <_svfprintf_r+0x1460>)
  402976:	920f      	str	r2, [sp, #60]	; 0x3c
  402978:	2d10      	cmp	r5, #16
  40297a:	f340 80c3 	ble.w	402b04 <_svfprintf_r+0x1368>
  40297e:	4622      	mov	r2, r4
  402980:	2710      	movs	r7, #16
  402982:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402986:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402988:	e005      	b.n	402996 <_svfprintf_r+0x11fa>
  40298a:	f109 0908 	add.w	r9, r9, #8
  40298e:	3d10      	subs	r5, #16
  402990:	2d10      	cmp	r5, #16
  402992:	f340 80b6 	ble.w	402b02 <_svfprintf_r+0x1366>
  402996:	3301      	adds	r3, #1
  402998:	3210      	adds	r2, #16
  40299a:	2b07      	cmp	r3, #7
  40299c:	9225      	str	r2, [sp, #148]	; 0x94
  40299e:	9324      	str	r3, [sp, #144]	; 0x90
  4029a0:	f8c9 a000 	str.w	sl, [r9]
  4029a4:	f8c9 7004 	str.w	r7, [r9, #4]
  4029a8:	ddef      	ble.n	40298a <_svfprintf_r+0x11ee>
  4029aa:	aa23      	add	r2, sp, #140	; 0x8c
  4029ac:	4621      	mov	r1, r4
  4029ae:	4658      	mov	r0, fp
  4029b0:	f004 f864 	bl	406a7c <__ssprint_r>
  4029b4:	2800      	cmp	r0, #0
  4029b6:	f47e afea 	bne.w	40198e <_svfprintf_r+0x1f2>
  4029ba:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4029bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029be:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4029c2:	e7e4      	b.n	40298e <_svfprintf_r+0x11f2>
  4029c4:	9a07      	ldr	r2, [sp, #28]
  4029c6:	f7ff ba38 	b.w	401e3a <_svfprintf_r+0x69e>
  4029ca:	9a07      	ldr	r2, [sp, #28]
  4029cc:	e590      	b.n	4024f0 <_svfprintf_r+0xd54>
  4029ce:	9b07      	ldr	r3, [sp, #28]
  4029d0:	f043 0320 	orr.w	r3, r3, #32
  4029d4:	9307      	str	r3, [sp, #28]
  4029d6:	f108 0801 	add.w	r8, r8, #1
  4029da:	f898 3000 	ldrb.w	r3, [r8]
  4029de:	f7fe bf36 	b.w	40184e <_svfprintf_r+0xb2>
  4029e2:	aa23      	add	r2, sp, #140	; 0x8c
  4029e4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4029e6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4029e8:	f004 f848 	bl	406a7c <__ssprint_r>
  4029ec:	2800      	cmp	r0, #0
  4029ee:	f47e afce 	bne.w	40198e <_svfprintf_r+0x1f2>
  4029f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4029f4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4029f8:	f7ff bbb6 	b.w	402168 <_svfprintf_r+0x9cc>
  4029fc:	2140      	movs	r1, #64	; 0x40
  4029fe:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a00:	f002 fede 	bl	4057c0 <_malloc_r>
  402a04:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402a06:	6010      	str	r0, [r2, #0]
  402a08:	6110      	str	r0, [r2, #16]
  402a0a:	2800      	cmp	r0, #0
  402a0c:	f000 81e5 	beq.w	402dda <_svfprintf_r+0x163e>
  402a10:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402a12:	2340      	movs	r3, #64	; 0x40
  402a14:	6153      	str	r3, [r2, #20]
  402a16:	f7fe bed8 	b.w	4017ca <_svfprintf_r+0x2e>
  402a1a:	a821      	add	r0, sp, #132	; 0x84
  402a1c:	a91e      	add	r1, sp, #120	; 0x78
  402a1e:	9004      	str	r0, [sp, #16]
  402a20:	9103      	str	r1, [sp, #12]
  402a22:	a81d      	add	r0, sp, #116	; 0x74
  402a24:	2103      	movs	r1, #3
  402a26:	9002      	str	r0, [sp, #8]
  402a28:	9a08      	ldr	r2, [sp, #32]
  402a2a:	f8cd b004 	str.w	fp, [sp, #4]
  402a2e:	463b      	mov	r3, r7
  402a30:	9100      	str	r1, [sp, #0]
  402a32:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a34:	f001 fa78 	bl	403f28 <_dtoa_r>
  402a38:	465d      	mov	r5, fp
  402a3a:	4606      	mov	r6, r0
  402a3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a3e:	2b46      	cmp	r3, #70	; 0x46
  402a40:	eb06 0405 	add.w	r4, r6, r5
  402a44:	f47f aeb6 	bne.w	4027b4 <_svfprintf_r+0x1018>
  402a48:	7833      	ldrb	r3, [r6, #0]
  402a4a:	2b30      	cmp	r3, #48	; 0x30
  402a4c:	f000 817c 	beq.w	402d48 <_svfprintf_r+0x15ac>
  402a50:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402a52:	442c      	add	r4, r5
  402a54:	e6ae      	b.n	4027b4 <_svfprintf_r+0x1018>
  402a56:	aa23      	add	r2, sp, #140	; 0x8c
  402a58:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a5a:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a5c:	f004 f80e 	bl	406a7c <__ssprint_r>
  402a60:	2800      	cmp	r0, #0
  402a62:	f47e af94 	bne.w	40198e <_svfprintf_r+0x1f2>
  402a66:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402a68:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a6a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a6e:	e766      	b.n	40293e <_svfprintf_r+0x11a2>
  402a70:	f1bb 0f00 	cmp.w	fp, #0
  402a74:	bf08      	it	eq
  402a76:	f04f 0b01 	moveq.w	fp, #1
  402a7a:	e667      	b.n	40274c <_svfprintf_r+0xfb0>
  402a7c:	970e      	str	r7, [sp, #56]	; 0x38
  402a7e:	4617      	mov	r7, r2
  402a80:	e55e      	b.n	402540 <_svfprintf_r+0xda4>
  402a82:	4630      	mov	r0, r6
  402a84:	f7fe fe1c 	bl	4016c0 <strlen>
  402a88:	46a3      	mov	fp, r4
  402a8a:	4603      	mov	r3, r0
  402a8c:	900d      	str	r0, [sp, #52]	; 0x34
  402a8e:	f7ff baf4 	b.w	40207a <_svfprintf_r+0x8de>
  402a92:	aa23      	add	r2, sp, #140	; 0x8c
  402a94:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a96:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a98:	f003 fff0 	bl	406a7c <__ssprint_r>
  402a9c:	2800      	cmp	r0, #0
  402a9e:	f47e af76 	bne.w	40198e <_svfprintf_r+0x1f2>
  402aa2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402aa4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402aa6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402aaa:	9912      	ldr	r1, [sp, #72]	; 0x48
  402aac:	f8c9 6000 	str.w	r6, [r9]
  402ab0:	3301      	adds	r3, #1
  402ab2:	440c      	add	r4, r1
  402ab4:	2b07      	cmp	r3, #7
  402ab6:	9425      	str	r4, [sp, #148]	; 0x94
  402ab8:	9324      	str	r3, [sp, #144]	; 0x90
  402aba:	f8c9 1004 	str.w	r1, [r9, #4]
  402abe:	f77f a8fb 	ble.w	401cb8 <_svfprintf_r+0x51c>
  402ac2:	e411      	b.n	4022e8 <_svfprintf_r+0xb4c>
  402ac4:	272d      	movs	r7, #45	; 0x2d
  402ac6:	9308      	str	r3, [sp, #32]
  402ac8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402aca:	9307      	str	r3, [sp, #28]
  402acc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402ad0:	f04f 0b00 	mov.w	fp, #0
  402ad4:	f7ff b829 	b.w	401b2a <_svfprintf_r+0x38e>
  402ad8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402ada:	1cdd      	adds	r5, r3, #3
  402adc:	db1e      	blt.n	402b1c <_svfprintf_r+0x1380>
  402ade:	459b      	cmp	fp, r3
  402ae0:	db1c      	blt.n	402b1c <_svfprintf_r+0x1380>
  402ae2:	9313      	str	r3, [sp, #76]	; 0x4c
  402ae4:	e689      	b.n	4027fa <_svfprintf_r+0x105e>
  402ae6:	4623      	mov	r3, r4
  402ae8:	e677      	b.n	4027da <_svfprintf_r+0x103e>
  402aea:	aa23      	add	r2, sp, #140	; 0x8c
  402aec:	9909      	ldr	r1, [sp, #36]	; 0x24
  402aee:	980a      	ldr	r0, [sp, #40]	; 0x28
  402af0:	f003 ffc4 	bl	406a7c <__ssprint_r>
  402af4:	2800      	cmp	r0, #0
  402af6:	f47e af4a 	bne.w	40198e <_svfprintf_r+0x1f2>
  402afa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402afc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402b00:	e459      	b.n	4023b6 <_svfprintf_r+0xc1a>
  402b02:	4614      	mov	r4, r2
  402b04:	3301      	adds	r3, #1
  402b06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b08:	9324      	str	r3, [sp, #144]	; 0x90
  402b0a:	442c      	add	r4, r5
  402b0c:	2b07      	cmp	r3, #7
  402b0e:	9425      	str	r4, [sp, #148]	; 0x94
  402b10:	e889 0024 	stmia.w	r9, {r2, r5}
  402b14:	dcbd      	bgt.n	402a92 <_svfprintf_r+0x12f6>
  402b16:	f109 0908 	add.w	r9, r9, #8
  402b1a:	e7c6      	b.n	402aaa <_svfprintf_r+0x130e>
  402b1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402b1e:	3a02      	subs	r2, #2
  402b20:	9211      	str	r2, [sp, #68]	; 0x44
  402b22:	3b01      	subs	r3, #1
  402b24:	2b00      	cmp	r3, #0
  402b26:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402b2a:	931d      	str	r3, [sp, #116]	; 0x74
  402b2c:	bfb8      	it	lt
  402b2e:	425b      	neglt	r3, r3
  402b30:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  402b34:	bfb4      	ite	lt
  402b36:	222d      	movlt	r2, #45	; 0x2d
  402b38:	222b      	movge	r2, #43	; 0x2b
  402b3a:	2b09      	cmp	r3, #9
  402b3c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  402b40:	f340 80f1 	ble.w	402d26 <_svfprintf_r+0x158a>
  402b44:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  402b48:	4604      	mov	r4, r0
  402b4a:	4a2d      	ldr	r2, [pc, #180]	; (402c00 <_svfprintf_r+0x1464>)
  402b4c:	fb82 2103 	smull	r2, r1, r2, r3
  402b50:	17da      	asrs	r2, r3, #31
  402b52:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  402b56:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  402b5a:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  402b5e:	f103 0130 	add.w	r1, r3, #48	; 0x30
  402b62:	2a09      	cmp	r2, #9
  402b64:	4613      	mov	r3, r2
  402b66:	f804 1d01 	strb.w	r1, [r4, #-1]!
  402b6a:	dcee      	bgt.n	402b4a <_svfprintf_r+0x13ae>
  402b6c:	4621      	mov	r1, r4
  402b6e:	3330      	adds	r3, #48	; 0x30
  402b70:	b2da      	uxtb	r2, r3
  402b72:	f801 2d01 	strb.w	r2, [r1, #-1]!
  402b76:	4288      	cmp	r0, r1
  402b78:	f240 813a 	bls.w	402df0 <_svfprintf_r+0x1654>
  402b7c:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  402b80:	4623      	mov	r3, r4
  402b82:	e001      	b.n	402b88 <_svfprintf_r+0x13ec>
  402b84:	f813 2b01 	ldrb.w	r2, [r3], #1
  402b88:	f801 2b01 	strb.w	r2, [r1], #1
  402b8c:	4298      	cmp	r0, r3
  402b8e:	d1f9      	bne.n	402b84 <_svfprintf_r+0x13e8>
  402b90:	1c43      	adds	r3, r0, #1
  402b92:	1b1b      	subs	r3, r3, r4
  402b94:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402b98:	4413      	add	r3, r2
  402b9a:	aa1f      	add	r2, sp, #124	; 0x7c
  402b9c:	1a9b      	subs	r3, r3, r2
  402b9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ba0:	9319      	str	r3, [sp, #100]	; 0x64
  402ba2:	2a01      	cmp	r2, #1
  402ba4:	4413      	add	r3, r2
  402ba6:	930d      	str	r3, [sp, #52]	; 0x34
  402ba8:	f340 80ea 	ble.w	402d80 <_svfprintf_r+0x15e4>
  402bac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402bae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402bb0:	4413      	add	r3, r2
  402bb2:	2200      	movs	r2, #0
  402bb4:	930d      	str	r3, [sp, #52]	; 0x34
  402bb6:	9213      	str	r2, [sp, #76]	; 0x4c
  402bb8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402bbc:	e62b      	b.n	402816 <_svfprintf_r+0x107a>
  402bbe:	aa23      	add	r2, sp, #140	; 0x8c
  402bc0:	9909      	ldr	r1, [sp, #36]	; 0x24
  402bc2:	980a      	ldr	r0, [sp, #40]	; 0x28
  402bc4:	f003 ff5a 	bl	406a7c <__ssprint_r>
  402bc8:	2800      	cmp	r0, #0
  402bca:	f47e aee0 	bne.w	40198e <_svfprintf_r+0x1f2>
  402bce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402bd0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402bd2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402bd6:	e4f6      	b.n	4025c6 <_svfprintf_r+0xe2a>
  402bd8:	2d06      	cmp	r5, #6
  402bda:	462b      	mov	r3, r5
  402bdc:	bf28      	it	cs
  402bde:	2306      	movcs	r3, #6
  402be0:	930d      	str	r3, [sp, #52]	; 0x34
  402be2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402be6:	46b3      	mov	fp, r6
  402be8:	970e      	str	r7, [sp, #56]	; 0x38
  402bea:	9613      	str	r6, [sp, #76]	; 0x4c
  402bec:	4637      	mov	r7, r6
  402bee:	9308      	str	r3, [sp, #32]
  402bf0:	4e04      	ldr	r6, [pc, #16]	; (402c04 <_svfprintf_r+0x1468>)
  402bf2:	f7fe bf99 	b.w	401b28 <_svfprintf_r+0x38c>
  402bf6:	bf00      	nop
  402bf8:	00407c30 	.word	0x00407c30
  402bfc:	00407be0 	.word	0x00407be0
  402c00:	66666667 	.word	0x66666667
  402c04:	00407c28 	.word	0x00407c28
  402c08:	aa23      	add	r2, sp, #140	; 0x8c
  402c0a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c0c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c0e:	f003 ff35 	bl	406a7c <__ssprint_r>
  402c12:	2800      	cmp	r0, #0
  402c14:	f47e aebb 	bne.w	40198e <_svfprintf_r+0x1f2>
  402c18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402c1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402c1c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c1e:	1ad3      	subs	r3, r2, r3
  402c20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c24:	e4e7      	b.n	4025f6 <_svfprintf_r+0xe5a>
  402c26:	f04f 0b06 	mov.w	fp, #6
  402c2a:	e58f      	b.n	40274c <_svfprintf_r+0xfb0>
  402c2c:	a821      	add	r0, sp, #132	; 0x84
  402c2e:	a91e      	add	r1, sp, #120	; 0x78
  402c30:	9004      	str	r0, [sp, #16]
  402c32:	9103      	str	r1, [sp, #12]
  402c34:	a81d      	add	r0, sp, #116	; 0x74
  402c36:	2103      	movs	r1, #3
  402c38:	9002      	str	r0, [sp, #8]
  402c3a:	9a08      	ldr	r2, [sp, #32]
  402c3c:	f8cd b004 	str.w	fp, [sp, #4]
  402c40:	463b      	mov	r3, r7
  402c42:	9100      	str	r1, [sp, #0]
  402c44:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c46:	f001 f96f 	bl	403f28 <_dtoa_r>
  402c4a:	465d      	mov	r5, fp
  402c4c:	4606      	mov	r6, r0
  402c4e:	eb00 040b 	add.w	r4, r0, fp
  402c52:	e6f9      	b.n	402a48 <_svfprintf_r+0x12ac>
  402c54:	9307      	str	r3, [sp, #28]
  402c56:	f7ff b959 	b.w	401f0c <_svfprintf_r+0x770>
  402c5a:	272d      	movs	r7, #45	; 0x2d
  402c5c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402c60:	f7ff b8b2 	b.w	401dc8 <_svfprintf_r+0x62c>
  402c64:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402c66:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c68:	4413      	add	r3, r2
  402c6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c6c:	930d      	str	r3, [sp, #52]	; 0x34
  402c6e:	2a00      	cmp	r2, #0
  402c70:	dd7e      	ble.n	402d70 <_svfprintf_r+0x15d4>
  402c72:	2267      	movs	r2, #103	; 0x67
  402c74:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c78:	9211      	str	r2, [sp, #68]	; 0x44
  402c7a:	e5cc      	b.n	402816 <_svfprintf_r+0x107a>
  402c7c:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  402c80:	970e      	str	r7, [sp, #56]	; 0x38
  402c82:	9308      	str	r3, [sp, #32]
  402c84:	950d      	str	r5, [sp, #52]	; 0x34
  402c86:	4683      	mov	fp, r0
  402c88:	9013      	str	r0, [sp, #76]	; 0x4c
  402c8a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402c8e:	f7fe bf4b 	b.w	401b28 <_svfprintf_r+0x38c>
  402c92:	9b07      	ldr	r3, [sp, #28]
  402c94:	07db      	lsls	r3, r3, #31
  402c96:	465f      	mov	r7, fp
  402c98:	d505      	bpl.n	402ca6 <_svfprintf_r+0x150a>
  402c9a:	ae40      	add	r6, sp, #256	; 0x100
  402c9c:	2330      	movs	r3, #48	; 0x30
  402c9e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402ca2:	f7fe bf37 	b.w	401b14 <_svfprintf_r+0x378>
  402ca6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402caa:	ae30      	add	r6, sp, #192	; 0xc0
  402cac:	f7fe bf35 	b.w	401b1a <_svfprintf_r+0x37e>
  402cb0:	2b00      	cmp	r3, #0
  402cb2:	dd7d      	ble.n	402db0 <_svfprintf_r+0x1614>
  402cb4:	f1bb 0f00 	cmp.w	fp, #0
  402cb8:	d13d      	bne.n	402d36 <_svfprintf_r+0x159a>
  402cba:	9a07      	ldr	r2, [sp, #28]
  402cbc:	07d4      	lsls	r4, r2, #31
  402cbe:	d43a      	bmi.n	402d36 <_svfprintf_r+0x159a>
  402cc0:	461a      	mov	r2, r3
  402cc2:	920d      	str	r2, [sp, #52]	; 0x34
  402cc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402cc8:	e5a5      	b.n	402816 <_svfprintf_r+0x107a>
  402cca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ccc:	2b47      	cmp	r3, #71	; 0x47
  402cce:	f47f ad70 	bne.w	4027b2 <_svfprintf_r+0x1016>
  402cd2:	9b07      	ldr	r3, [sp, #28]
  402cd4:	07db      	lsls	r3, r3, #31
  402cd6:	f53f aeb1 	bmi.w	402a3c <_svfprintf_r+0x12a0>
  402cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402cdc:	1b9b      	subs	r3, r3, r6
  402cde:	9312      	str	r3, [sp, #72]	; 0x48
  402ce0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402ce2:	2b47      	cmp	r3, #71	; 0x47
  402ce4:	f43f aef8 	beq.w	402ad8 <_svfprintf_r+0x133c>
  402ce8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402cea:	e71a      	b.n	402b22 <_svfprintf_r+0x1386>
  402cec:	aa23      	add	r2, sp, #140	; 0x8c
  402cee:	9909      	ldr	r1, [sp, #36]	; 0x24
  402cf0:	980a      	ldr	r0, [sp, #40]	; 0x28
  402cf2:	f003 fec3 	bl	406a7c <__ssprint_r>
  402cf6:	2800      	cmp	r0, #0
  402cf8:	f47e ae49 	bne.w	40198e <_svfprintf_r+0x1f2>
  402cfc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402cfe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d00:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d02:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d06:	e631      	b.n	40296c <_svfprintf_r+0x11d0>
  402d08:	46a0      	mov	r8, r4
  402d0a:	2500      	movs	r5, #0
  402d0c:	f7fe bda1 	b.w	401852 <_svfprintf_r+0xb6>
  402d10:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402d12:	e562      	b.n	4027da <_svfprintf_r+0x103e>
  402d14:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402d16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d18:	4413      	add	r3, r2
  402d1a:	2267      	movs	r2, #103	; 0x67
  402d1c:	930d      	str	r3, [sp, #52]	; 0x34
  402d1e:	9211      	str	r2, [sp, #68]	; 0x44
  402d20:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402d24:	e577      	b.n	402816 <_svfprintf_r+0x107a>
  402d26:	3330      	adds	r3, #48	; 0x30
  402d28:	2230      	movs	r2, #48	; 0x30
  402d2a:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  402d2e:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  402d32:	ab20      	add	r3, sp, #128	; 0x80
  402d34:	e731      	b.n	402b9a <_svfprintf_r+0x13fe>
  402d36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d38:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402d3a:	189d      	adds	r5, r3, r2
  402d3c:	eb05 030b 	add.w	r3, r5, fp
  402d40:	930d      	str	r3, [sp, #52]	; 0x34
  402d42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402d46:	e566      	b.n	402816 <_svfprintf_r+0x107a>
  402d48:	9808      	ldr	r0, [sp, #32]
  402d4a:	4639      	mov	r1, r7
  402d4c:	2200      	movs	r2, #0
  402d4e:	2300      	movs	r3, #0
  402d50:	f004 fd00 	bl	407754 <__aeabi_dcmpeq>
  402d54:	2800      	cmp	r0, #0
  402d56:	f47f ae7b 	bne.w	402a50 <_svfprintf_r+0x12b4>
  402d5a:	f1c5 0501 	rsb	r5, r5, #1
  402d5e:	951d      	str	r5, [sp, #116]	; 0x74
  402d60:	442c      	add	r4, r5
  402d62:	e527      	b.n	4027b4 <_svfprintf_r+0x1018>
  402d64:	4e32      	ldr	r6, [pc, #200]	; (402e30 <_svfprintf_r+0x1694>)
  402d66:	4b33      	ldr	r3, [pc, #204]	; (402e34 <_svfprintf_r+0x1698>)
  402d68:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402d6c:	f7ff b82e 	b.w	401dcc <_svfprintf_r+0x630>
  402d70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402d74:	f1c3 0301 	rsb	r3, r3, #1
  402d78:	441a      	add	r2, r3
  402d7a:	4613      	mov	r3, r2
  402d7c:	920d      	str	r2, [sp, #52]	; 0x34
  402d7e:	e778      	b.n	402c72 <_svfprintf_r+0x14d6>
  402d80:	9b07      	ldr	r3, [sp, #28]
  402d82:	f013 0301 	ands.w	r3, r3, #1
  402d86:	f47f af11 	bne.w	402bac <_svfprintf_r+0x1410>
  402d8a:	9313      	str	r3, [sp, #76]	; 0x4c
  402d8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402d8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402d92:	e540      	b.n	402816 <_svfprintf_r+0x107a>
  402d94:	980e      	ldr	r0, [sp, #56]	; 0x38
  402d96:	f898 3001 	ldrb.w	r3, [r8, #1]
  402d9a:	6805      	ldr	r5, [r0, #0]
  402d9c:	3004      	adds	r0, #4
  402d9e:	2d00      	cmp	r5, #0
  402da0:	900e      	str	r0, [sp, #56]	; 0x38
  402da2:	46a0      	mov	r8, r4
  402da4:	f6be ad53 	bge.w	40184e <_svfprintf_r+0xb2>
  402da8:	f04f 35ff 	mov.w	r5, #4294967295
  402dac:	f7fe bd4f 	b.w	40184e <_svfprintf_r+0xb2>
  402db0:	f1bb 0f00 	cmp.w	fp, #0
  402db4:	d102      	bne.n	402dbc <_svfprintf_r+0x1620>
  402db6:	9b07      	ldr	r3, [sp, #28]
  402db8:	07d8      	lsls	r0, r3, #31
  402dba:	d507      	bpl.n	402dcc <_svfprintf_r+0x1630>
  402dbc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  402dbe:	1c5d      	adds	r5, r3, #1
  402dc0:	eb05 030b 	add.w	r3, r5, fp
  402dc4:	930d      	str	r3, [sp, #52]	; 0x34
  402dc6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402dca:	e524      	b.n	402816 <_svfprintf_r+0x107a>
  402dcc:	2301      	movs	r3, #1
  402dce:	930d      	str	r3, [sp, #52]	; 0x34
  402dd0:	e521      	b.n	402816 <_svfprintf_r+0x107a>
  402dd2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402dd6:	f7ff b921 	b.w	40201c <_svfprintf_r+0x880>
  402dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402ddc:	230c      	movs	r3, #12
  402dde:	6013      	str	r3, [r2, #0]
  402de0:	f04f 30ff 	mov.w	r0, #4294967295
  402de4:	f7fe bddc 	b.w	4019a0 <_svfprintf_r+0x204>
  402de8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402dec:	f7ff b8f9 	b.w	401fe2 <_svfprintf_r+0x846>
  402df0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  402df4:	e6d1      	b.n	402b9a <_svfprintf_r+0x13fe>
  402df6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402dfa:	f7fe bdd9 	b.w	4019b0 <_svfprintf_r+0x214>
  402dfe:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402e02:	f7ff b857 	b.w	401eb4 <_svfprintf_r+0x718>
  402e06:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402e0a:	f7ff b825 	b.w	401e58 <_svfprintf_r+0x6bc>
  402e0e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402e12:	f7ff b94c 	b.w	4020ae <_svfprintf_r+0x912>
  402e16:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402e1a:	f7fe bff3 	b.w	401e04 <_svfprintf_r+0x668>
  402e1e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402e22:	f7fe bfa3 	b.w	401d6c <_svfprintf_r+0x5d0>
  402e26:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402e2a:	f7fe be33 	b.w	401a94 <_svfprintf_r+0x2f8>
  402e2e:	bf00      	nop
  402e30:	00407bfc 	.word	0x00407bfc
  402e34:	00407bf8 	.word	0x00407bf8

00402e38 <__sprint_r.part.0>:
  402e38:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402e3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402e3e:	049c      	lsls	r4, r3, #18
  402e40:	4692      	mov	sl, r2
  402e42:	d52c      	bpl.n	402e9e <__sprint_r.part.0+0x66>
  402e44:	6893      	ldr	r3, [r2, #8]
  402e46:	6812      	ldr	r2, [r2, #0]
  402e48:	b33b      	cbz	r3, 402e9a <__sprint_r.part.0+0x62>
  402e4a:	460f      	mov	r7, r1
  402e4c:	4680      	mov	r8, r0
  402e4e:	f102 0908 	add.w	r9, r2, #8
  402e52:	e919 0060 	ldmdb	r9, {r5, r6}
  402e56:	08b6      	lsrs	r6, r6, #2
  402e58:	d017      	beq.n	402e8a <__sprint_r.part.0+0x52>
  402e5a:	3d04      	subs	r5, #4
  402e5c:	2400      	movs	r4, #0
  402e5e:	e001      	b.n	402e64 <__sprint_r.part.0+0x2c>
  402e60:	42a6      	cmp	r6, r4
  402e62:	d010      	beq.n	402e86 <__sprint_r.part.0+0x4e>
  402e64:	463a      	mov	r2, r7
  402e66:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402e6a:	4640      	mov	r0, r8
  402e6c:	f002 f92a 	bl	4050c4 <_fputwc_r>
  402e70:	1c43      	adds	r3, r0, #1
  402e72:	f104 0401 	add.w	r4, r4, #1
  402e76:	d1f3      	bne.n	402e60 <__sprint_r.part.0+0x28>
  402e78:	2300      	movs	r3, #0
  402e7a:	f8ca 3008 	str.w	r3, [sl, #8]
  402e7e:	f8ca 3004 	str.w	r3, [sl, #4]
  402e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e86:	f8da 3008 	ldr.w	r3, [sl, #8]
  402e8a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  402e8e:	f8ca 3008 	str.w	r3, [sl, #8]
  402e92:	f109 0908 	add.w	r9, r9, #8
  402e96:	2b00      	cmp	r3, #0
  402e98:	d1db      	bne.n	402e52 <__sprint_r.part.0+0x1a>
  402e9a:	2000      	movs	r0, #0
  402e9c:	e7ec      	b.n	402e78 <__sprint_r.part.0+0x40>
  402e9e:	f002 fa59 	bl	405354 <__sfvwrite_r>
  402ea2:	2300      	movs	r3, #0
  402ea4:	f8ca 3008 	str.w	r3, [sl, #8]
  402ea8:	f8ca 3004 	str.w	r3, [sl, #4]
  402eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402eb0 <_vfiprintf_r>:
  402eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402eb4:	b0ab      	sub	sp, #172	; 0xac
  402eb6:	461c      	mov	r4, r3
  402eb8:	9100      	str	r1, [sp, #0]
  402eba:	4690      	mov	r8, r2
  402ebc:	9304      	str	r3, [sp, #16]
  402ebe:	9005      	str	r0, [sp, #20]
  402ec0:	b118      	cbz	r0, 402eca <_vfiprintf_r+0x1a>
  402ec2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402ec4:	2b00      	cmp	r3, #0
  402ec6:	f000 80de 	beq.w	403086 <_vfiprintf_r+0x1d6>
  402eca:	9800      	ldr	r0, [sp, #0]
  402ecc:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  402ed0:	b28a      	uxth	r2, r1
  402ed2:	0495      	lsls	r5, r2, #18
  402ed4:	d407      	bmi.n	402ee6 <_vfiprintf_r+0x36>
  402ed6:	6e43      	ldr	r3, [r0, #100]	; 0x64
  402ed8:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  402edc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402ee0:	8182      	strh	r2, [r0, #12]
  402ee2:	6643      	str	r3, [r0, #100]	; 0x64
  402ee4:	b292      	uxth	r2, r2
  402ee6:	0711      	lsls	r1, r2, #28
  402ee8:	f140 80b1 	bpl.w	40304e <_vfiprintf_r+0x19e>
  402eec:	9b00      	ldr	r3, [sp, #0]
  402eee:	691b      	ldr	r3, [r3, #16]
  402ef0:	2b00      	cmp	r3, #0
  402ef2:	f000 80ac 	beq.w	40304e <_vfiprintf_r+0x19e>
  402ef6:	f002 021a 	and.w	r2, r2, #26
  402efa:	2a0a      	cmp	r2, #10
  402efc:	f000 80b5 	beq.w	40306a <_vfiprintf_r+0x1ba>
  402f00:	2300      	movs	r3, #0
  402f02:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  402f06:	9302      	str	r3, [sp, #8]
  402f08:	930f      	str	r3, [sp, #60]	; 0x3c
  402f0a:	930e      	str	r3, [sp, #56]	; 0x38
  402f0c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402f10:	46da      	mov	sl, fp
  402f12:	f898 3000 	ldrb.w	r3, [r8]
  402f16:	4644      	mov	r4, r8
  402f18:	b1fb      	cbz	r3, 402f5a <_vfiprintf_r+0xaa>
  402f1a:	2b25      	cmp	r3, #37	; 0x25
  402f1c:	d102      	bne.n	402f24 <_vfiprintf_r+0x74>
  402f1e:	e01c      	b.n	402f5a <_vfiprintf_r+0xaa>
  402f20:	2b25      	cmp	r3, #37	; 0x25
  402f22:	d003      	beq.n	402f2c <_vfiprintf_r+0x7c>
  402f24:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402f28:	2b00      	cmp	r3, #0
  402f2a:	d1f9      	bne.n	402f20 <_vfiprintf_r+0x70>
  402f2c:	ebc8 0504 	rsb	r5, r8, r4
  402f30:	b19d      	cbz	r5, 402f5a <_vfiprintf_r+0xaa>
  402f32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f34:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f36:	f8ca 8000 	str.w	r8, [sl]
  402f3a:	3301      	adds	r3, #1
  402f3c:	442a      	add	r2, r5
  402f3e:	2b07      	cmp	r3, #7
  402f40:	f8ca 5004 	str.w	r5, [sl, #4]
  402f44:	920f      	str	r2, [sp, #60]	; 0x3c
  402f46:	930e      	str	r3, [sp, #56]	; 0x38
  402f48:	dd7b      	ble.n	403042 <_vfiprintf_r+0x192>
  402f4a:	2a00      	cmp	r2, #0
  402f4c:	f040 8528 	bne.w	4039a0 <_vfiprintf_r+0xaf0>
  402f50:	9b02      	ldr	r3, [sp, #8]
  402f52:	920e      	str	r2, [sp, #56]	; 0x38
  402f54:	442b      	add	r3, r5
  402f56:	46da      	mov	sl, fp
  402f58:	9302      	str	r3, [sp, #8]
  402f5a:	7823      	ldrb	r3, [r4, #0]
  402f5c:	2b00      	cmp	r3, #0
  402f5e:	f000 843e 	beq.w	4037de <_vfiprintf_r+0x92e>
  402f62:	2100      	movs	r1, #0
  402f64:	f04f 0300 	mov.w	r3, #0
  402f68:	f04f 32ff 	mov.w	r2, #4294967295
  402f6c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402f70:	f104 0801 	add.w	r8, r4, #1
  402f74:	7863      	ldrb	r3, [r4, #1]
  402f76:	9201      	str	r2, [sp, #4]
  402f78:	4608      	mov	r0, r1
  402f7a:	460e      	mov	r6, r1
  402f7c:	460c      	mov	r4, r1
  402f7e:	f108 0801 	add.w	r8, r8, #1
  402f82:	f1a3 0220 	sub.w	r2, r3, #32
  402f86:	2a58      	cmp	r2, #88	; 0x58
  402f88:	f200 8393 	bhi.w	4036b2 <_vfiprintf_r+0x802>
  402f8c:	e8df f012 	tbh	[pc, r2, lsl #1]
  402f90:	03910346 	.word	0x03910346
  402f94:	034e0391 	.word	0x034e0391
  402f98:	03910391 	.word	0x03910391
  402f9c:	03910391 	.word	0x03910391
  402fa0:	03910391 	.word	0x03910391
  402fa4:	02670289 	.word	0x02670289
  402fa8:	00800391 	.word	0x00800391
  402fac:	0391026c 	.word	0x0391026c
  402fb0:	025901c6 	.word	0x025901c6
  402fb4:	02590259 	.word	0x02590259
  402fb8:	02590259 	.word	0x02590259
  402fbc:	02590259 	.word	0x02590259
  402fc0:	02590259 	.word	0x02590259
  402fc4:	03910391 	.word	0x03910391
  402fc8:	03910391 	.word	0x03910391
  402fcc:	03910391 	.word	0x03910391
  402fd0:	03910391 	.word	0x03910391
  402fd4:	03910391 	.word	0x03910391
  402fd8:	039101cb 	.word	0x039101cb
  402fdc:	03910391 	.word	0x03910391
  402fe0:	03910391 	.word	0x03910391
  402fe4:	03910391 	.word	0x03910391
  402fe8:	03910391 	.word	0x03910391
  402fec:	02140391 	.word	0x02140391
  402ff0:	03910391 	.word	0x03910391
  402ff4:	03910391 	.word	0x03910391
  402ff8:	02ee0391 	.word	0x02ee0391
  402ffc:	03910391 	.word	0x03910391
  403000:	03910311 	.word	0x03910311
  403004:	03910391 	.word	0x03910391
  403008:	03910391 	.word	0x03910391
  40300c:	03910391 	.word	0x03910391
  403010:	03910391 	.word	0x03910391
  403014:	03340391 	.word	0x03340391
  403018:	0391038a 	.word	0x0391038a
  40301c:	03910391 	.word	0x03910391
  403020:	038a0367 	.word	0x038a0367
  403024:	03910391 	.word	0x03910391
  403028:	0391036c 	.word	0x0391036c
  40302c:	02950379 	.word	0x02950379
  403030:	02e90085 	.word	0x02e90085
  403034:	029b0391 	.word	0x029b0391
  403038:	02ba0391 	.word	0x02ba0391
  40303c:	03910391 	.word	0x03910391
  403040:	0353      	.short	0x0353
  403042:	f10a 0a08 	add.w	sl, sl, #8
  403046:	9b02      	ldr	r3, [sp, #8]
  403048:	442b      	add	r3, r5
  40304a:	9302      	str	r3, [sp, #8]
  40304c:	e785      	b.n	402f5a <_vfiprintf_r+0xaa>
  40304e:	9900      	ldr	r1, [sp, #0]
  403050:	9805      	ldr	r0, [sp, #20]
  403052:	f000 fe61 	bl	403d18 <__swsetup_r>
  403056:	2800      	cmp	r0, #0
  403058:	f040 8558 	bne.w	403b0c <_vfiprintf_r+0xc5c>
  40305c:	9b00      	ldr	r3, [sp, #0]
  40305e:	899a      	ldrh	r2, [r3, #12]
  403060:	f002 021a 	and.w	r2, r2, #26
  403064:	2a0a      	cmp	r2, #10
  403066:	f47f af4b 	bne.w	402f00 <_vfiprintf_r+0x50>
  40306a:	9900      	ldr	r1, [sp, #0]
  40306c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  403070:	2b00      	cmp	r3, #0
  403072:	f6ff af45 	blt.w	402f00 <_vfiprintf_r+0x50>
  403076:	4623      	mov	r3, r4
  403078:	4642      	mov	r2, r8
  40307a:	9805      	ldr	r0, [sp, #20]
  40307c:	f000 fe16 	bl	403cac <__sbprintf>
  403080:	b02b      	add	sp, #172	; 0xac
  403082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403086:	f001 ffb3 	bl	404ff0 <__sinit>
  40308a:	e71e      	b.n	402eca <_vfiprintf_r+0x1a>
  40308c:	4264      	negs	r4, r4
  40308e:	9304      	str	r3, [sp, #16]
  403090:	f046 0604 	orr.w	r6, r6, #4
  403094:	f898 3000 	ldrb.w	r3, [r8]
  403098:	e771      	b.n	402f7e <_vfiprintf_r+0xce>
  40309a:	2130      	movs	r1, #48	; 0x30
  40309c:	9804      	ldr	r0, [sp, #16]
  40309e:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  4030a2:	9901      	ldr	r1, [sp, #4]
  4030a4:	9406      	str	r4, [sp, #24]
  4030a6:	f04f 0300 	mov.w	r3, #0
  4030aa:	2278      	movs	r2, #120	; 0x78
  4030ac:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4030b0:	2900      	cmp	r1, #0
  4030b2:	4603      	mov	r3, r0
  4030b4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  4030b8:	6804      	ldr	r4, [r0, #0]
  4030ba:	f103 0304 	add.w	r3, r3, #4
  4030be:	f04f 0500 	mov.w	r5, #0
  4030c2:	f046 0202 	orr.w	r2, r6, #2
  4030c6:	f2c0 8525 	blt.w	403b14 <_vfiprintf_r+0xc64>
  4030ca:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4030ce:	ea54 0205 	orrs.w	r2, r4, r5
  4030d2:	f046 0602 	orr.w	r6, r6, #2
  4030d6:	9304      	str	r3, [sp, #16]
  4030d8:	f040 84bf 	bne.w	403a5a <_vfiprintf_r+0xbaa>
  4030dc:	48b3      	ldr	r0, [pc, #716]	; (4033ac <_vfiprintf_r+0x4fc>)
  4030de:	9b01      	ldr	r3, [sp, #4]
  4030e0:	2b00      	cmp	r3, #0
  4030e2:	f040 841c 	bne.w	40391e <_vfiprintf_r+0xa6e>
  4030e6:	4699      	mov	r9, r3
  4030e8:	2300      	movs	r3, #0
  4030ea:	9301      	str	r3, [sp, #4]
  4030ec:	9303      	str	r3, [sp, #12]
  4030ee:	465f      	mov	r7, fp
  4030f0:	9b01      	ldr	r3, [sp, #4]
  4030f2:	9a03      	ldr	r2, [sp, #12]
  4030f4:	4293      	cmp	r3, r2
  4030f6:	bfb8      	it	lt
  4030f8:	4613      	movlt	r3, r2
  4030fa:	461d      	mov	r5, r3
  4030fc:	f1b9 0f00 	cmp.w	r9, #0
  403100:	d000      	beq.n	403104 <_vfiprintf_r+0x254>
  403102:	3501      	adds	r5, #1
  403104:	f016 0302 	ands.w	r3, r6, #2
  403108:	9307      	str	r3, [sp, #28]
  40310a:	bf18      	it	ne
  40310c:	3502      	addne	r5, #2
  40310e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  403112:	9308      	str	r3, [sp, #32]
  403114:	f040 82f1 	bne.w	4036fa <_vfiprintf_r+0x84a>
  403118:	9b06      	ldr	r3, [sp, #24]
  40311a:	1b5c      	subs	r4, r3, r5
  40311c:	2c00      	cmp	r4, #0
  40311e:	f340 82ec 	ble.w	4036fa <_vfiprintf_r+0x84a>
  403122:	2c10      	cmp	r4, #16
  403124:	f340 8556 	ble.w	403bd4 <_vfiprintf_r+0xd24>
  403128:	f8df 9284 	ldr.w	r9, [pc, #644]	; 4033b0 <_vfiprintf_r+0x500>
  40312c:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  403130:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403132:	46d4      	mov	ip, sl
  403134:	2310      	movs	r3, #16
  403136:	46c2      	mov	sl, r8
  403138:	4670      	mov	r0, lr
  40313a:	46a8      	mov	r8, r5
  40313c:	464d      	mov	r5, r9
  40313e:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403142:	e007      	b.n	403154 <_vfiprintf_r+0x2a4>
  403144:	f100 0e02 	add.w	lr, r0, #2
  403148:	f10c 0c08 	add.w	ip, ip, #8
  40314c:	4608      	mov	r0, r1
  40314e:	3c10      	subs	r4, #16
  403150:	2c10      	cmp	r4, #16
  403152:	dd13      	ble.n	40317c <_vfiprintf_r+0x2cc>
  403154:	1c41      	adds	r1, r0, #1
  403156:	3210      	adds	r2, #16
  403158:	2907      	cmp	r1, #7
  40315a:	920f      	str	r2, [sp, #60]	; 0x3c
  40315c:	f8cc 5000 	str.w	r5, [ip]
  403160:	f8cc 3004 	str.w	r3, [ip, #4]
  403164:	910e      	str	r1, [sp, #56]	; 0x38
  403166:	dded      	ble.n	403144 <_vfiprintf_r+0x294>
  403168:	2a00      	cmp	r2, #0
  40316a:	f040 82b7 	bne.w	4036dc <_vfiprintf_r+0x82c>
  40316e:	3c10      	subs	r4, #16
  403170:	2c10      	cmp	r4, #16
  403172:	4610      	mov	r0, r2
  403174:	f04f 0e01 	mov.w	lr, #1
  403178:	46dc      	mov	ip, fp
  40317a:	dceb      	bgt.n	403154 <_vfiprintf_r+0x2a4>
  40317c:	46a9      	mov	r9, r5
  40317e:	4670      	mov	r0, lr
  403180:	4645      	mov	r5, r8
  403182:	46d0      	mov	r8, sl
  403184:	46e2      	mov	sl, ip
  403186:	4422      	add	r2, r4
  403188:	2807      	cmp	r0, #7
  40318a:	920f      	str	r2, [sp, #60]	; 0x3c
  40318c:	f8ca 9000 	str.w	r9, [sl]
  403190:	f8ca 4004 	str.w	r4, [sl, #4]
  403194:	900e      	str	r0, [sp, #56]	; 0x38
  403196:	f300 8375 	bgt.w	403884 <_vfiprintf_r+0x9d4>
  40319a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40319e:	f10a 0a08 	add.w	sl, sl, #8
  4031a2:	f100 0e01 	add.w	lr, r0, #1
  4031a6:	2b00      	cmp	r3, #0
  4031a8:	f040 82b0 	bne.w	40370c <_vfiprintf_r+0x85c>
  4031ac:	9b07      	ldr	r3, [sp, #28]
  4031ae:	2b00      	cmp	r3, #0
  4031b0:	f000 82c3 	beq.w	40373a <_vfiprintf_r+0x88a>
  4031b4:	3202      	adds	r2, #2
  4031b6:	a90c      	add	r1, sp, #48	; 0x30
  4031b8:	2302      	movs	r3, #2
  4031ba:	f1be 0f07 	cmp.w	lr, #7
  4031be:	920f      	str	r2, [sp, #60]	; 0x3c
  4031c0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4031c4:	e88a 000a 	stmia.w	sl, {r1, r3}
  4031c8:	f340 8378 	ble.w	4038bc <_vfiprintf_r+0xa0c>
  4031cc:	2a00      	cmp	r2, #0
  4031ce:	f040 840a 	bne.w	4039e6 <_vfiprintf_r+0xb36>
  4031d2:	9b08      	ldr	r3, [sp, #32]
  4031d4:	2b80      	cmp	r3, #128	; 0x80
  4031d6:	f04f 0e01 	mov.w	lr, #1
  4031da:	4610      	mov	r0, r2
  4031dc:	46da      	mov	sl, fp
  4031de:	f040 82b0 	bne.w	403742 <_vfiprintf_r+0x892>
  4031e2:	9b06      	ldr	r3, [sp, #24]
  4031e4:	1b5c      	subs	r4, r3, r5
  4031e6:	2c00      	cmp	r4, #0
  4031e8:	f340 82ab 	ble.w	403742 <_vfiprintf_r+0x892>
  4031ec:	2c10      	cmp	r4, #16
  4031ee:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 4033b4 <_vfiprintf_r+0x504>
  4031f2:	f340 850b 	ble.w	403c0c <_vfiprintf_r+0xd5c>
  4031f6:	46d6      	mov	lr, sl
  4031f8:	2310      	movs	r3, #16
  4031fa:	46c2      	mov	sl, r8
  4031fc:	46a8      	mov	r8, r5
  4031fe:	464d      	mov	r5, r9
  403200:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403204:	e007      	b.n	403216 <_vfiprintf_r+0x366>
  403206:	f100 0c02 	add.w	ip, r0, #2
  40320a:	f10e 0e08 	add.w	lr, lr, #8
  40320e:	4608      	mov	r0, r1
  403210:	3c10      	subs	r4, #16
  403212:	2c10      	cmp	r4, #16
  403214:	dd13      	ble.n	40323e <_vfiprintf_r+0x38e>
  403216:	1c41      	adds	r1, r0, #1
  403218:	3210      	adds	r2, #16
  40321a:	2907      	cmp	r1, #7
  40321c:	920f      	str	r2, [sp, #60]	; 0x3c
  40321e:	f8ce 5000 	str.w	r5, [lr]
  403222:	f8ce 3004 	str.w	r3, [lr, #4]
  403226:	910e      	str	r1, [sp, #56]	; 0x38
  403228:	dded      	ble.n	403206 <_vfiprintf_r+0x356>
  40322a:	2a00      	cmp	r2, #0
  40322c:	f040 8315 	bne.w	40385a <_vfiprintf_r+0x9aa>
  403230:	3c10      	subs	r4, #16
  403232:	2c10      	cmp	r4, #16
  403234:	f04f 0c01 	mov.w	ip, #1
  403238:	4610      	mov	r0, r2
  40323a:	46de      	mov	lr, fp
  40323c:	dceb      	bgt.n	403216 <_vfiprintf_r+0x366>
  40323e:	46a9      	mov	r9, r5
  403240:	4645      	mov	r5, r8
  403242:	46d0      	mov	r8, sl
  403244:	46f2      	mov	sl, lr
  403246:	4422      	add	r2, r4
  403248:	f1bc 0f07 	cmp.w	ip, #7
  40324c:	920f      	str	r2, [sp, #60]	; 0x3c
  40324e:	f8ca 9000 	str.w	r9, [sl]
  403252:	f8ca 4004 	str.w	r4, [sl, #4]
  403256:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40325a:	f300 83d2 	bgt.w	403a02 <_vfiprintf_r+0xb52>
  40325e:	9b01      	ldr	r3, [sp, #4]
  403260:	9903      	ldr	r1, [sp, #12]
  403262:	1a5c      	subs	r4, r3, r1
  403264:	2c00      	cmp	r4, #0
  403266:	f10a 0a08 	add.w	sl, sl, #8
  40326a:	f10c 0e01 	add.w	lr, ip, #1
  40326e:	4660      	mov	r0, ip
  403270:	f300 826d 	bgt.w	40374e <_vfiprintf_r+0x89e>
  403274:	9903      	ldr	r1, [sp, #12]
  403276:	f8ca 7000 	str.w	r7, [sl]
  40327a:	440a      	add	r2, r1
  40327c:	f1be 0f07 	cmp.w	lr, #7
  403280:	920f      	str	r2, [sp, #60]	; 0x3c
  403282:	f8ca 1004 	str.w	r1, [sl, #4]
  403286:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40328a:	f340 82ce 	ble.w	40382a <_vfiprintf_r+0x97a>
  40328e:	2a00      	cmp	r2, #0
  403290:	f040 833a 	bne.w	403908 <_vfiprintf_r+0xa58>
  403294:	0770      	lsls	r0, r6, #29
  403296:	920e      	str	r2, [sp, #56]	; 0x38
  403298:	d538      	bpl.n	40330c <_vfiprintf_r+0x45c>
  40329a:	9b06      	ldr	r3, [sp, #24]
  40329c:	1b5c      	subs	r4, r3, r5
  40329e:	2c00      	cmp	r4, #0
  4032a0:	dd34      	ble.n	40330c <_vfiprintf_r+0x45c>
  4032a2:	46da      	mov	sl, fp
  4032a4:	2c10      	cmp	r4, #16
  4032a6:	f340 84ab 	ble.w	403c00 <_vfiprintf_r+0xd50>
  4032aa:	f8df 9104 	ldr.w	r9, [pc, #260]	; 4033b0 <_vfiprintf_r+0x500>
  4032ae:	990e      	ldr	r1, [sp, #56]	; 0x38
  4032b0:	464f      	mov	r7, r9
  4032b2:	2610      	movs	r6, #16
  4032b4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4032b8:	e006      	b.n	4032c8 <_vfiprintf_r+0x418>
  4032ba:	1c88      	adds	r0, r1, #2
  4032bc:	f10a 0a08 	add.w	sl, sl, #8
  4032c0:	4619      	mov	r1, r3
  4032c2:	3c10      	subs	r4, #16
  4032c4:	2c10      	cmp	r4, #16
  4032c6:	dd13      	ble.n	4032f0 <_vfiprintf_r+0x440>
  4032c8:	1c4b      	adds	r3, r1, #1
  4032ca:	3210      	adds	r2, #16
  4032cc:	2b07      	cmp	r3, #7
  4032ce:	920f      	str	r2, [sp, #60]	; 0x3c
  4032d0:	f8ca 7000 	str.w	r7, [sl]
  4032d4:	f8ca 6004 	str.w	r6, [sl, #4]
  4032d8:	930e      	str	r3, [sp, #56]	; 0x38
  4032da:	ddee      	ble.n	4032ba <_vfiprintf_r+0x40a>
  4032dc:	2a00      	cmp	r2, #0
  4032de:	f040 828e 	bne.w	4037fe <_vfiprintf_r+0x94e>
  4032e2:	3c10      	subs	r4, #16
  4032e4:	2c10      	cmp	r4, #16
  4032e6:	f04f 0001 	mov.w	r0, #1
  4032ea:	4611      	mov	r1, r2
  4032ec:	46da      	mov	sl, fp
  4032ee:	dceb      	bgt.n	4032c8 <_vfiprintf_r+0x418>
  4032f0:	46b9      	mov	r9, r7
  4032f2:	4422      	add	r2, r4
  4032f4:	2807      	cmp	r0, #7
  4032f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4032f8:	f8ca 9000 	str.w	r9, [sl]
  4032fc:	f8ca 4004 	str.w	r4, [sl, #4]
  403300:	900e      	str	r0, [sp, #56]	; 0x38
  403302:	f340 829b 	ble.w	40383c <_vfiprintf_r+0x98c>
  403306:	2a00      	cmp	r2, #0
  403308:	f040 8425 	bne.w	403b56 <_vfiprintf_r+0xca6>
  40330c:	9b02      	ldr	r3, [sp, #8]
  40330e:	9a06      	ldr	r2, [sp, #24]
  403310:	42aa      	cmp	r2, r5
  403312:	bfac      	ite	ge
  403314:	189b      	addge	r3, r3, r2
  403316:	195b      	addlt	r3, r3, r5
  403318:	9302      	str	r3, [sp, #8]
  40331a:	e299      	b.n	403850 <_vfiprintf_r+0x9a0>
  40331c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  403320:	f898 3000 	ldrb.w	r3, [r8]
  403324:	e62b      	b.n	402f7e <_vfiprintf_r+0xce>
  403326:	9406      	str	r4, [sp, #24]
  403328:	2900      	cmp	r1, #0
  40332a:	f040 84af 	bne.w	403c8c <_vfiprintf_r+0xddc>
  40332e:	f046 0610 	orr.w	r6, r6, #16
  403332:	06b3      	lsls	r3, r6, #26
  403334:	f140 8312 	bpl.w	40395c <_vfiprintf_r+0xaac>
  403338:	9904      	ldr	r1, [sp, #16]
  40333a:	3107      	adds	r1, #7
  40333c:	f021 0107 	bic.w	r1, r1, #7
  403340:	e9d1 2300 	ldrd	r2, r3, [r1]
  403344:	3108      	adds	r1, #8
  403346:	9104      	str	r1, [sp, #16]
  403348:	4614      	mov	r4, r2
  40334a:	461d      	mov	r5, r3
  40334c:	2a00      	cmp	r2, #0
  40334e:	f173 0300 	sbcs.w	r3, r3, #0
  403352:	f2c0 8386 	blt.w	403a62 <_vfiprintf_r+0xbb2>
  403356:	9b01      	ldr	r3, [sp, #4]
  403358:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40335c:	2b00      	cmp	r3, #0
  40335e:	f2c0 831a 	blt.w	403996 <_vfiprintf_r+0xae6>
  403362:	ea54 0305 	orrs.w	r3, r4, r5
  403366:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40336a:	f000 80ed 	beq.w	403548 <_vfiprintf_r+0x698>
  40336e:	2d00      	cmp	r5, #0
  403370:	bf08      	it	eq
  403372:	2c0a      	cmpeq	r4, #10
  403374:	f0c0 80ed 	bcc.w	403552 <_vfiprintf_r+0x6a2>
  403378:	465f      	mov	r7, fp
  40337a:	4620      	mov	r0, r4
  40337c:	4629      	mov	r1, r5
  40337e:	220a      	movs	r2, #10
  403380:	2300      	movs	r3, #0
  403382:	f004 fa57 	bl	407834 <__aeabi_uldivmod>
  403386:	3230      	adds	r2, #48	; 0x30
  403388:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40338c:	4620      	mov	r0, r4
  40338e:	4629      	mov	r1, r5
  403390:	2300      	movs	r3, #0
  403392:	220a      	movs	r2, #10
  403394:	f004 fa4e 	bl	407834 <__aeabi_uldivmod>
  403398:	4604      	mov	r4, r0
  40339a:	460d      	mov	r5, r1
  40339c:	ea54 0305 	orrs.w	r3, r4, r5
  4033a0:	d1eb      	bne.n	40337a <_vfiprintf_r+0x4ca>
  4033a2:	ebc7 030b 	rsb	r3, r7, fp
  4033a6:	9303      	str	r3, [sp, #12]
  4033a8:	e6a2      	b.n	4030f0 <_vfiprintf_r+0x240>
  4033aa:	bf00      	nop
  4033ac:	00407c14 	.word	0x00407c14
  4033b0:	00407c54 	.word	0x00407c54
  4033b4:	00407c44 	.word	0x00407c44
  4033b8:	9406      	str	r4, [sp, #24]
  4033ba:	2900      	cmp	r1, #0
  4033bc:	f040 8462 	bne.w	403c84 <_vfiprintf_r+0xdd4>
  4033c0:	f046 0610 	orr.w	r6, r6, #16
  4033c4:	f016 0320 	ands.w	r3, r6, #32
  4033c8:	f000 82ae 	beq.w	403928 <_vfiprintf_r+0xa78>
  4033cc:	9b04      	ldr	r3, [sp, #16]
  4033ce:	3307      	adds	r3, #7
  4033d0:	f023 0307 	bic.w	r3, r3, #7
  4033d4:	f04f 0200 	mov.w	r2, #0
  4033d8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4033dc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4033e0:	f103 0208 	add.w	r2, r3, #8
  4033e4:	9b01      	ldr	r3, [sp, #4]
  4033e6:	9204      	str	r2, [sp, #16]
  4033e8:	2b00      	cmp	r3, #0
  4033ea:	f2c0 8174 	blt.w	4036d6 <_vfiprintf_r+0x826>
  4033ee:	ea54 0305 	orrs.w	r3, r4, r5
  4033f2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4033f6:	f040 816e 	bne.w	4036d6 <_vfiprintf_r+0x826>
  4033fa:	9b01      	ldr	r3, [sp, #4]
  4033fc:	2b00      	cmp	r3, #0
  4033fe:	f000 8430 	beq.w	403c62 <_vfiprintf_r+0xdb2>
  403402:	f04f 0900 	mov.w	r9, #0
  403406:	2400      	movs	r4, #0
  403408:	2500      	movs	r5, #0
  40340a:	465f      	mov	r7, fp
  40340c:	08e2      	lsrs	r2, r4, #3
  40340e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403412:	08e9      	lsrs	r1, r5, #3
  403414:	f004 0307 	and.w	r3, r4, #7
  403418:	460d      	mov	r5, r1
  40341a:	4614      	mov	r4, r2
  40341c:	3330      	adds	r3, #48	; 0x30
  40341e:	ea54 0205 	orrs.w	r2, r4, r5
  403422:	f807 3d01 	strb.w	r3, [r7, #-1]!
  403426:	d1f1      	bne.n	40340c <_vfiprintf_r+0x55c>
  403428:	07f4      	lsls	r4, r6, #31
  40342a:	d5ba      	bpl.n	4033a2 <_vfiprintf_r+0x4f2>
  40342c:	2b30      	cmp	r3, #48	; 0x30
  40342e:	d0b8      	beq.n	4033a2 <_vfiprintf_r+0x4f2>
  403430:	2230      	movs	r2, #48	; 0x30
  403432:	1e7b      	subs	r3, r7, #1
  403434:	f807 2c01 	strb.w	r2, [r7, #-1]
  403438:	ebc3 020b 	rsb	r2, r3, fp
  40343c:	9203      	str	r2, [sp, #12]
  40343e:	461f      	mov	r7, r3
  403440:	e656      	b.n	4030f0 <_vfiprintf_r+0x240>
  403442:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403446:	2400      	movs	r4, #0
  403448:	f818 3b01 	ldrb.w	r3, [r8], #1
  40344c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403450:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  403454:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403458:	2a09      	cmp	r2, #9
  40345a:	d9f5      	bls.n	403448 <_vfiprintf_r+0x598>
  40345c:	e591      	b.n	402f82 <_vfiprintf_r+0xd2>
  40345e:	f898 3000 	ldrb.w	r3, [r8]
  403462:	2101      	movs	r1, #1
  403464:	202b      	movs	r0, #43	; 0x2b
  403466:	e58a      	b.n	402f7e <_vfiprintf_r+0xce>
  403468:	f898 3000 	ldrb.w	r3, [r8]
  40346c:	2b2a      	cmp	r3, #42	; 0x2a
  40346e:	f108 0501 	add.w	r5, r8, #1
  403472:	f000 83dd 	beq.w	403c30 <_vfiprintf_r+0xd80>
  403476:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40347a:	2a09      	cmp	r2, #9
  40347c:	46a8      	mov	r8, r5
  40347e:	bf98      	it	ls
  403480:	2500      	movls	r5, #0
  403482:	f200 83ce 	bhi.w	403c22 <_vfiprintf_r+0xd72>
  403486:	f818 3b01 	ldrb.w	r3, [r8], #1
  40348a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40348e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  403492:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403496:	2a09      	cmp	r2, #9
  403498:	d9f5      	bls.n	403486 <_vfiprintf_r+0x5d6>
  40349a:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40349e:	9201      	str	r2, [sp, #4]
  4034a0:	e56f      	b.n	402f82 <_vfiprintf_r+0xd2>
  4034a2:	9a04      	ldr	r2, [sp, #16]
  4034a4:	6814      	ldr	r4, [r2, #0]
  4034a6:	4613      	mov	r3, r2
  4034a8:	2c00      	cmp	r4, #0
  4034aa:	f103 0304 	add.w	r3, r3, #4
  4034ae:	f6ff aded 	blt.w	40308c <_vfiprintf_r+0x1dc>
  4034b2:	9304      	str	r3, [sp, #16]
  4034b4:	f898 3000 	ldrb.w	r3, [r8]
  4034b8:	e561      	b.n	402f7e <_vfiprintf_r+0xce>
  4034ba:	9406      	str	r4, [sp, #24]
  4034bc:	2900      	cmp	r1, #0
  4034be:	d081      	beq.n	4033c4 <_vfiprintf_r+0x514>
  4034c0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4034c4:	e77e      	b.n	4033c4 <_vfiprintf_r+0x514>
  4034c6:	9a04      	ldr	r2, [sp, #16]
  4034c8:	9406      	str	r4, [sp, #24]
  4034ca:	6817      	ldr	r7, [r2, #0]
  4034cc:	f04f 0300 	mov.w	r3, #0
  4034d0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4034d4:	1d14      	adds	r4, r2, #4
  4034d6:	9b01      	ldr	r3, [sp, #4]
  4034d8:	2f00      	cmp	r7, #0
  4034da:	f000 8386 	beq.w	403bea <_vfiprintf_r+0xd3a>
  4034de:	2b00      	cmp	r3, #0
  4034e0:	f2c0 835f 	blt.w	403ba2 <_vfiprintf_r+0xcf2>
  4034e4:	461a      	mov	r2, r3
  4034e6:	2100      	movs	r1, #0
  4034e8:	4638      	mov	r0, r7
  4034ea:	f002 fc21 	bl	405d30 <memchr>
  4034ee:	2800      	cmp	r0, #0
  4034f0:	f000 838f 	beq.w	403c12 <_vfiprintf_r+0xd62>
  4034f4:	1bc3      	subs	r3, r0, r7
  4034f6:	9303      	str	r3, [sp, #12]
  4034f8:	2300      	movs	r3, #0
  4034fa:	9404      	str	r4, [sp, #16]
  4034fc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403500:	9301      	str	r3, [sp, #4]
  403502:	e5f5      	b.n	4030f0 <_vfiprintf_r+0x240>
  403504:	9406      	str	r4, [sp, #24]
  403506:	2900      	cmp	r1, #0
  403508:	f040 83b9 	bne.w	403c7e <_vfiprintf_r+0xdce>
  40350c:	f016 0920 	ands.w	r9, r6, #32
  403510:	d135      	bne.n	40357e <_vfiprintf_r+0x6ce>
  403512:	f016 0310 	ands.w	r3, r6, #16
  403516:	d103      	bne.n	403520 <_vfiprintf_r+0x670>
  403518:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40351c:	f040 832a 	bne.w	403b74 <_vfiprintf_r+0xcc4>
  403520:	9a04      	ldr	r2, [sp, #16]
  403522:	4613      	mov	r3, r2
  403524:	6814      	ldr	r4, [r2, #0]
  403526:	9a01      	ldr	r2, [sp, #4]
  403528:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40352c:	2a00      	cmp	r2, #0
  40352e:	f103 0304 	add.w	r3, r3, #4
  403532:	f04f 0500 	mov.w	r5, #0
  403536:	f2c0 8332 	blt.w	403b9e <_vfiprintf_r+0xcee>
  40353a:	ea54 0205 	orrs.w	r2, r4, r5
  40353e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403542:	9304      	str	r3, [sp, #16]
  403544:	f47f af13 	bne.w	40336e <_vfiprintf_r+0x4be>
  403548:	9b01      	ldr	r3, [sp, #4]
  40354a:	2b00      	cmp	r3, #0
  40354c:	f43f adcc 	beq.w	4030e8 <_vfiprintf_r+0x238>
  403550:	2400      	movs	r4, #0
  403552:	af2a      	add	r7, sp, #168	; 0xa8
  403554:	3430      	adds	r4, #48	; 0x30
  403556:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40355a:	ebc7 030b 	rsb	r3, r7, fp
  40355e:	9303      	str	r3, [sp, #12]
  403560:	e5c6      	b.n	4030f0 <_vfiprintf_r+0x240>
  403562:	f046 0620 	orr.w	r6, r6, #32
  403566:	f898 3000 	ldrb.w	r3, [r8]
  40356a:	e508      	b.n	402f7e <_vfiprintf_r+0xce>
  40356c:	9406      	str	r4, [sp, #24]
  40356e:	2900      	cmp	r1, #0
  403570:	f040 836e 	bne.w	403c50 <_vfiprintf_r+0xda0>
  403574:	f046 0610 	orr.w	r6, r6, #16
  403578:	f016 0920 	ands.w	r9, r6, #32
  40357c:	d0c9      	beq.n	403512 <_vfiprintf_r+0x662>
  40357e:	9b04      	ldr	r3, [sp, #16]
  403580:	3307      	adds	r3, #7
  403582:	f023 0307 	bic.w	r3, r3, #7
  403586:	f04f 0200 	mov.w	r2, #0
  40358a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40358e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403592:	f103 0208 	add.w	r2, r3, #8
  403596:	9b01      	ldr	r3, [sp, #4]
  403598:	9204      	str	r2, [sp, #16]
  40359a:	2b00      	cmp	r3, #0
  40359c:	f2c0 81f9 	blt.w	403992 <_vfiprintf_r+0xae2>
  4035a0:	ea54 0305 	orrs.w	r3, r4, r5
  4035a4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4035a8:	f04f 0900 	mov.w	r9, #0
  4035ac:	f47f aedf 	bne.w	40336e <_vfiprintf_r+0x4be>
  4035b0:	e7ca      	b.n	403548 <_vfiprintf_r+0x698>
  4035b2:	9406      	str	r4, [sp, #24]
  4035b4:	2900      	cmp	r1, #0
  4035b6:	f040 8351 	bne.w	403c5c <_vfiprintf_r+0xdac>
  4035ba:	06b2      	lsls	r2, r6, #26
  4035bc:	48ae      	ldr	r0, [pc, #696]	; (403878 <_vfiprintf_r+0x9c8>)
  4035be:	d541      	bpl.n	403644 <_vfiprintf_r+0x794>
  4035c0:	9a04      	ldr	r2, [sp, #16]
  4035c2:	3207      	adds	r2, #7
  4035c4:	f022 0207 	bic.w	r2, r2, #7
  4035c8:	e9d2 4500 	ldrd	r4, r5, [r2]
  4035cc:	f102 0108 	add.w	r1, r2, #8
  4035d0:	9104      	str	r1, [sp, #16]
  4035d2:	f016 0901 	ands.w	r9, r6, #1
  4035d6:	f000 8177 	beq.w	4038c8 <_vfiprintf_r+0xa18>
  4035da:	ea54 0205 	orrs.w	r2, r4, r5
  4035de:	f040 8226 	bne.w	403a2e <_vfiprintf_r+0xb7e>
  4035e2:	f04f 0300 	mov.w	r3, #0
  4035e6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4035ea:	9b01      	ldr	r3, [sp, #4]
  4035ec:	2b00      	cmp	r3, #0
  4035ee:	f2c0 8196 	blt.w	40391e <_vfiprintf_r+0xa6e>
  4035f2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4035f6:	e572      	b.n	4030de <_vfiprintf_r+0x22e>
  4035f8:	9a04      	ldr	r2, [sp, #16]
  4035fa:	9406      	str	r4, [sp, #24]
  4035fc:	6813      	ldr	r3, [r2, #0]
  4035fe:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403602:	4613      	mov	r3, r2
  403604:	f04f 0100 	mov.w	r1, #0
  403608:	2501      	movs	r5, #1
  40360a:	3304      	adds	r3, #4
  40360c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  403610:	9304      	str	r3, [sp, #16]
  403612:	9503      	str	r5, [sp, #12]
  403614:	af10      	add	r7, sp, #64	; 0x40
  403616:	2300      	movs	r3, #0
  403618:	9301      	str	r3, [sp, #4]
  40361a:	e573      	b.n	403104 <_vfiprintf_r+0x254>
  40361c:	f898 3000 	ldrb.w	r3, [r8]
  403620:	2800      	cmp	r0, #0
  403622:	f47f acac 	bne.w	402f7e <_vfiprintf_r+0xce>
  403626:	2101      	movs	r1, #1
  403628:	2020      	movs	r0, #32
  40362a:	e4a8      	b.n	402f7e <_vfiprintf_r+0xce>
  40362c:	f046 0601 	orr.w	r6, r6, #1
  403630:	f898 3000 	ldrb.w	r3, [r8]
  403634:	e4a3      	b.n	402f7e <_vfiprintf_r+0xce>
  403636:	9406      	str	r4, [sp, #24]
  403638:	2900      	cmp	r1, #0
  40363a:	f040 830c 	bne.w	403c56 <_vfiprintf_r+0xda6>
  40363e:	06b2      	lsls	r2, r6, #26
  403640:	488e      	ldr	r0, [pc, #568]	; (40387c <_vfiprintf_r+0x9cc>)
  403642:	d4bd      	bmi.n	4035c0 <_vfiprintf_r+0x710>
  403644:	9904      	ldr	r1, [sp, #16]
  403646:	06f7      	lsls	r7, r6, #27
  403648:	460a      	mov	r2, r1
  40364a:	f100 819d 	bmi.w	403988 <_vfiprintf_r+0xad8>
  40364e:	0675      	lsls	r5, r6, #25
  403650:	f140 819a 	bpl.w	403988 <_vfiprintf_r+0xad8>
  403654:	3204      	adds	r2, #4
  403656:	880c      	ldrh	r4, [r1, #0]
  403658:	9204      	str	r2, [sp, #16]
  40365a:	2500      	movs	r5, #0
  40365c:	e7b9      	b.n	4035d2 <_vfiprintf_r+0x722>
  40365e:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  403662:	f898 3000 	ldrb.w	r3, [r8]
  403666:	e48a      	b.n	402f7e <_vfiprintf_r+0xce>
  403668:	f898 3000 	ldrb.w	r3, [r8]
  40366c:	2b6c      	cmp	r3, #108	; 0x6c
  40366e:	bf03      	ittte	eq
  403670:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  403674:	f046 0620 	orreq.w	r6, r6, #32
  403678:	f108 0801 	addeq.w	r8, r8, #1
  40367c:	f046 0610 	orrne.w	r6, r6, #16
  403680:	e47d      	b.n	402f7e <_vfiprintf_r+0xce>
  403682:	2900      	cmp	r1, #0
  403684:	f040 8309 	bne.w	403c9a <_vfiprintf_r+0xdea>
  403688:	06b4      	lsls	r4, r6, #26
  40368a:	f140 821c 	bpl.w	403ac6 <_vfiprintf_r+0xc16>
  40368e:	9a04      	ldr	r2, [sp, #16]
  403690:	9902      	ldr	r1, [sp, #8]
  403692:	6813      	ldr	r3, [r2, #0]
  403694:	17cd      	asrs	r5, r1, #31
  403696:	4608      	mov	r0, r1
  403698:	3204      	adds	r2, #4
  40369a:	4629      	mov	r1, r5
  40369c:	9204      	str	r2, [sp, #16]
  40369e:	e9c3 0100 	strd	r0, r1, [r3]
  4036a2:	e436      	b.n	402f12 <_vfiprintf_r+0x62>
  4036a4:	9406      	str	r4, [sp, #24]
  4036a6:	2900      	cmp	r1, #0
  4036a8:	f43f ae43 	beq.w	403332 <_vfiprintf_r+0x482>
  4036ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036b0:	e63f      	b.n	403332 <_vfiprintf_r+0x482>
  4036b2:	9406      	str	r4, [sp, #24]
  4036b4:	2900      	cmp	r1, #0
  4036b6:	f040 82ed 	bne.w	403c94 <_vfiprintf_r+0xde4>
  4036ba:	2b00      	cmp	r3, #0
  4036bc:	f000 808f 	beq.w	4037de <_vfiprintf_r+0x92e>
  4036c0:	2501      	movs	r5, #1
  4036c2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4036c6:	f04f 0300 	mov.w	r3, #0
  4036ca:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4036ce:	9503      	str	r5, [sp, #12]
  4036d0:	af10      	add	r7, sp, #64	; 0x40
  4036d2:	e7a0      	b.n	403616 <_vfiprintf_r+0x766>
  4036d4:	9304      	str	r3, [sp, #16]
  4036d6:	f04f 0900 	mov.w	r9, #0
  4036da:	e696      	b.n	40340a <_vfiprintf_r+0x55a>
  4036dc:	aa0d      	add	r2, sp, #52	; 0x34
  4036de:	9900      	ldr	r1, [sp, #0]
  4036e0:	9309      	str	r3, [sp, #36]	; 0x24
  4036e2:	4648      	mov	r0, r9
  4036e4:	f7ff fba8 	bl	402e38 <__sprint_r.part.0>
  4036e8:	2800      	cmp	r0, #0
  4036ea:	d17f      	bne.n	4037ec <_vfiprintf_r+0x93c>
  4036ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  4036ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4036f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4036f2:	f100 0e01 	add.w	lr, r0, #1
  4036f6:	46dc      	mov	ip, fp
  4036f8:	e529      	b.n	40314e <_vfiprintf_r+0x29e>
  4036fa:	980e      	ldr	r0, [sp, #56]	; 0x38
  4036fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4036fe:	f100 0e01 	add.w	lr, r0, #1
  403702:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403706:	2b00      	cmp	r3, #0
  403708:	f43f ad50 	beq.w	4031ac <_vfiprintf_r+0x2fc>
  40370c:	3201      	adds	r2, #1
  40370e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  403712:	2301      	movs	r3, #1
  403714:	f1be 0f07 	cmp.w	lr, #7
  403718:	920f      	str	r2, [sp, #60]	; 0x3c
  40371a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40371e:	e88a 000a 	stmia.w	sl, {r1, r3}
  403722:	f340 80bf 	ble.w	4038a4 <_vfiprintf_r+0x9f4>
  403726:	2a00      	cmp	r2, #0
  403728:	f040 814e 	bne.w	4039c8 <_vfiprintf_r+0xb18>
  40372c:	9907      	ldr	r1, [sp, #28]
  40372e:	2900      	cmp	r1, #0
  403730:	f040 80be 	bne.w	4038b0 <_vfiprintf_r+0xa00>
  403734:	469e      	mov	lr, r3
  403736:	4610      	mov	r0, r2
  403738:	46da      	mov	sl, fp
  40373a:	9b08      	ldr	r3, [sp, #32]
  40373c:	2b80      	cmp	r3, #128	; 0x80
  40373e:	f43f ad50 	beq.w	4031e2 <_vfiprintf_r+0x332>
  403742:	9b01      	ldr	r3, [sp, #4]
  403744:	9903      	ldr	r1, [sp, #12]
  403746:	1a5c      	subs	r4, r3, r1
  403748:	2c00      	cmp	r4, #0
  40374a:	f77f ad93 	ble.w	403274 <_vfiprintf_r+0x3c4>
  40374e:	2c10      	cmp	r4, #16
  403750:	f8df 912c 	ldr.w	r9, [pc, #300]	; 403880 <_vfiprintf_r+0x9d0>
  403754:	dd25      	ble.n	4037a2 <_vfiprintf_r+0x8f2>
  403756:	46d4      	mov	ip, sl
  403758:	2310      	movs	r3, #16
  40375a:	46c2      	mov	sl, r8
  40375c:	46a8      	mov	r8, r5
  40375e:	464d      	mov	r5, r9
  403760:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403764:	e007      	b.n	403776 <_vfiprintf_r+0x8c6>
  403766:	f100 0e02 	add.w	lr, r0, #2
  40376a:	f10c 0c08 	add.w	ip, ip, #8
  40376e:	4608      	mov	r0, r1
  403770:	3c10      	subs	r4, #16
  403772:	2c10      	cmp	r4, #16
  403774:	dd11      	ble.n	40379a <_vfiprintf_r+0x8ea>
  403776:	1c41      	adds	r1, r0, #1
  403778:	3210      	adds	r2, #16
  40377a:	2907      	cmp	r1, #7
  40377c:	920f      	str	r2, [sp, #60]	; 0x3c
  40377e:	f8cc 5000 	str.w	r5, [ip]
  403782:	f8cc 3004 	str.w	r3, [ip, #4]
  403786:	910e      	str	r1, [sp, #56]	; 0x38
  403788:	dded      	ble.n	403766 <_vfiprintf_r+0x8b6>
  40378a:	b9d2      	cbnz	r2, 4037c2 <_vfiprintf_r+0x912>
  40378c:	3c10      	subs	r4, #16
  40378e:	2c10      	cmp	r4, #16
  403790:	f04f 0e01 	mov.w	lr, #1
  403794:	4610      	mov	r0, r2
  403796:	46dc      	mov	ip, fp
  403798:	dced      	bgt.n	403776 <_vfiprintf_r+0x8c6>
  40379a:	46a9      	mov	r9, r5
  40379c:	4645      	mov	r5, r8
  40379e:	46d0      	mov	r8, sl
  4037a0:	46e2      	mov	sl, ip
  4037a2:	4422      	add	r2, r4
  4037a4:	f1be 0f07 	cmp.w	lr, #7
  4037a8:	920f      	str	r2, [sp, #60]	; 0x3c
  4037aa:	f8ca 9000 	str.w	r9, [sl]
  4037ae:	f8ca 4004 	str.w	r4, [sl, #4]
  4037b2:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4037b6:	dc2e      	bgt.n	403816 <_vfiprintf_r+0x966>
  4037b8:	f10a 0a08 	add.w	sl, sl, #8
  4037bc:	f10e 0e01 	add.w	lr, lr, #1
  4037c0:	e558      	b.n	403274 <_vfiprintf_r+0x3c4>
  4037c2:	aa0d      	add	r2, sp, #52	; 0x34
  4037c4:	9900      	ldr	r1, [sp, #0]
  4037c6:	9301      	str	r3, [sp, #4]
  4037c8:	4648      	mov	r0, r9
  4037ca:	f7ff fb35 	bl	402e38 <__sprint_r.part.0>
  4037ce:	b968      	cbnz	r0, 4037ec <_vfiprintf_r+0x93c>
  4037d0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4037d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4037d4:	9b01      	ldr	r3, [sp, #4]
  4037d6:	f100 0e01 	add.w	lr, r0, #1
  4037da:	46dc      	mov	ip, fp
  4037dc:	e7c8      	b.n	403770 <_vfiprintf_r+0x8c0>
  4037de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4037e0:	b123      	cbz	r3, 4037ec <_vfiprintf_r+0x93c>
  4037e2:	9805      	ldr	r0, [sp, #20]
  4037e4:	9900      	ldr	r1, [sp, #0]
  4037e6:	aa0d      	add	r2, sp, #52	; 0x34
  4037e8:	f7ff fb26 	bl	402e38 <__sprint_r.part.0>
  4037ec:	9b00      	ldr	r3, [sp, #0]
  4037ee:	899b      	ldrh	r3, [r3, #12]
  4037f0:	065a      	lsls	r2, r3, #25
  4037f2:	f100 818b 	bmi.w	403b0c <_vfiprintf_r+0xc5c>
  4037f6:	9802      	ldr	r0, [sp, #8]
  4037f8:	b02b      	add	sp, #172	; 0xac
  4037fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037fe:	aa0d      	add	r2, sp, #52	; 0x34
  403800:	9900      	ldr	r1, [sp, #0]
  403802:	4648      	mov	r0, r9
  403804:	f7ff fb18 	bl	402e38 <__sprint_r.part.0>
  403808:	2800      	cmp	r0, #0
  40380a:	d1ef      	bne.n	4037ec <_vfiprintf_r+0x93c>
  40380c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40380e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403810:	1c48      	adds	r0, r1, #1
  403812:	46da      	mov	sl, fp
  403814:	e555      	b.n	4032c2 <_vfiprintf_r+0x412>
  403816:	2a00      	cmp	r2, #0
  403818:	f040 80fb 	bne.w	403a12 <_vfiprintf_r+0xb62>
  40381c:	9a03      	ldr	r2, [sp, #12]
  40381e:	921b      	str	r2, [sp, #108]	; 0x6c
  403820:	2301      	movs	r3, #1
  403822:	920f      	str	r2, [sp, #60]	; 0x3c
  403824:	971a      	str	r7, [sp, #104]	; 0x68
  403826:	930e      	str	r3, [sp, #56]	; 0x38
  403828:	46da      	mov	sl, fp
  40382a:	f10a 0a08 	add.w	sl, sl, #8
  40382e:	0771      	lsls	r1, r6, #29
  403830:	d504      	bpl.n	40383c <_vfiprintf_r+0x98c>
  403832:	9b06      	ldr	r3, [sp, #24]
  403834:	1b5c      	subs	r4, r3, r5
  403836:	2c00      	cmp	r4, #0
  403838:	f73f ad34 	bgt.w	4032a4 <_vfiprintf_r+0x3f4>
  40383c:	9b02      	ldr	r3, [sp, #8]
  40383e:	9906      	ldr	r1, [sp, #24]
  403840:	42a9      	cmp	r1, r5
  403842:	bfac      	ite	ge
  403844:	185b      	addge	r3, r3, r1
  403846:	195b      	addlt	r3, r3, r5
  403848:	9302      	str	r3, [sp, #8]
  40384a:	2a00      	cmp	r2, #0
  40384c:	f040 80b3 	bne.w	4039b6 <_vfiprintf_r+0xb06>
  403850:	2300      	movs	r3, #0
  403852:	930e      	str	r3, [sp, #56]	; 0x38
  403854:	46da      	mov	sl, fp
  403856:	f7ff bb5c 	b.w	402f12 <_vfiprintf_r+0x62>
  40385a:	aa0d      	add	r2, sp, #52	; 0x34
  40385c:	9900      	ldr	r1, [sp, #0]
  40385e:	9307      	str	r3, [sp, #28]
  403860:	4648      	mov	r0, r9
  403862:	f7ff fae9 	bl	402e38 <__sprint_r.part.0>
  403866:	2800      	cmp	r0, #0
  403868:	d1c0      	bne.n	4037ec <_vfiprintf_r+0x93c>
  40386a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40386c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40386e:	9b07      	ldr	r3, [sp, #28]
  403870:	f100 0c01 	add.w	ip, r0, #1
  403874:	46de      	mov	lr, fp
  403876:	e4cb      	b.n	403210 <_vfiprintf_r+0x360>
  403878:	00407c00 	.word	0x00407c00
  40387c:	00407c14 	.word	0x00407c14
  403880:	00407c44 	.word	0x00407c44
  403884:	2a00      	cmp	r2, #0
  403886:	f040 8133 	bne.w	403af0 <_vfiprintf_r+0xc40>
  40388a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40388e:	2b00      	cmp	r3, #0
  403890:	f000 80f5 	beq.w	403a7e <_vfiprintf_r+0xbce>
  403894:	2301      	movs	r3, #1
  403896:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40389a:	461a      	mov	r2, r3
  40389c:	931b      	str	r3, [sp, #108]	; 0x6c
  40389e:	469e      	mov	lr, r3
  4038a0:	911a      	str	r1, [sp, #104]	; 0x68
  4038a2:	46da      	mov	sl, fp
  4038a4:	4670      	mov	r0, lr
  4038a6:	f10a 0a08 	add.w	sl, sl, #8
  4038aa:	f10e 0e01 	add.w	lr, lr, #1
  4038ae:	e47d      	b.n	4031ac <_vfiprintf_r+0x2fc>
  4038b0:	a90c      	add	r1, sp, #48	; 0x30
  4038b2:	2202      	movs	r2, #2
  4038b4:	469e      	mov	lr, r3
  4038b6:	911a      	str	r1, [sp, #104]	; 0x68
  4038b8:	921b      	str	r2, [sp, #108]	; 0x6c
  4038ba:	46da      	mov	sl, fp
  4038bc:	4670      	mov	r0, lr
  4038be:	f10a 0a08 	add.w	sl, sl, #8
  4038c2:	f10e 0e01 	add.w	lr, lr, #1
  4038c6:	e738      	b.n	40373a <_vfiprintf_r+0x88a>
  4038c8:	9b01      	ldr	r3, [sp, #4]
  4038ca:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4038ce:	2b00      	cmp	r3, #0
  4038d0:	f2c0 812a 	blt.w	403b28 <_vfiprintf_r+0xc78>
  4038d4:	ea54 0305 	orrs.w	r3, r4, r5
  4038d8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4038dc:	f43f abff 	beq.w	4030de <_vfiprintf_r+0x22e>
  4038e0:	465f      	mov	r7, fp
  4038e2:	0923      	lsrs	r3, r4, #4
  4038e4:	f004 010f 	and.w	r1, r4, #15
  4038e8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4038ec:	092a      	lsrs	r2, r5, #4
  4038ee:	461c      	mov	r4, r3
  4038f0:	4615      	mov	r5, r2
  4038f2:	5c43      	ldrb	r3, [r0, r1]
  4038f4:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4038f8:	ea54 0305 	orrs.w	r3, r4, r5
  4038fc:	d1f1      	bne.n	4038e2 <_vfiprintf_r+0xa32>
  4038fe:	ebc7 030b 	rsb	r3, r7, fp
  403902:	9303      	str	r3, [sp, #12]
  403904:	f7ff bbf4 	b.w	4030f0 <_vfiprintf_r+0x240>
  403908:	aa0d      	add	r2, sp, #52	; 0x34
  40390a:	9900      	ldr	r1, [sp, #0]
  40390c:	9805      	ldr	r0, [sp, #20]
  40390e:	f7ff fa93 	bl	402e38 <__sprint_r.part.0>
  403912:	2800      	cmp	r0, #0
  403914:	f47f af6a 	bne.w	4037ec <_vfiprintf_r+0x93c>
  403918:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40391a:	46da      	mov	sl, fp
  40391c:	e787      	b.n	40382e <_vfiprintf_r+0x97e>
  40391e:	f04f 0900 	mov.w	r9, #0
  403922:	2400      	movs	r4, #0
  403924:	2500      	movs	r5, #0
  403926:	e7db      	b.n	4038e0 <_vfiprintf_r+0xa30>
  403928:	f016 0210 	ands.w	r2, r6, #16
  40392c:	f000 80b2 	beq.w	403a94 <_vfiprintf_r+0xbe4>
  403930:	9904      	ldr	r1, [sp, #16]
  403932:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403936:	460a      	mov	r2, r1
  403938:	680c      	ldr	r4, [r1, #0]
  40393a:	9901      	ldr	r1, [sp, #4]
  40393c:	2900      	cmp	r1, #0
  40393e:	f102 0204 	add.w	r2, r2, #4
  403942:	f04f 0500 	mov.w	r5, #0
  403946:	f2c0 8159 	blt.w	403bfc <_vfiprintf_r+0xd4c>
  40394a:	ea54 0105 	orrs.w	r1, r4, r5
  40394e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403952:	9204      	str	r2, [sp, #16]
  403954:	f43f ad51 	beq.w	4033fa <_vfiprintf_r+0x54a>
  403958:	4699      	mov	r9, r3
  40395a:	e556      	b.n	40340a <_vfiprintf_r+0x55a>
  40395c:	06f7      	lsls	r7, r6, #27
  40395e:	d40a      	bmi.n	403976 <_vfiprintf_r+0xac6>
  403960:	0675      	lsls	r5, r6, #25
  403962:	d508      	bpl.n	403976 <_vfiprintf_r+0xac6>
  403964:	9904      	ldr	r1, [sp, #16]
  403966:	f9b1 4000 	ldrsh.w	r4, [r1]
  40396a:	3104      	adds	r1, #4
  40396c:	17e5      	asrs	r5, r4, #31
  40396e:	4622      	mov	r2, r4
  403970:	462b      	mov	r3, r5
  403972:	9104      	str	r1, [sp, #16]
  403974:	e4ea      	b.n	40334c <_vfiprintf_r+0x49c>
  403976:	9a04      	ldr	r2, [sp, #16]
  403978:	6814      	ldr	r4, [r2, #0]
  40397a:	4613      	mov	r3, r2
  40397c:	3304      	adds	r3, #4
  40397e:	17e5      	asrs	r5, r4, #31
  403980:	9304      	str	r3, [sp, #16]
  403982:	4622      	mov	r2, r4
  403984:	462b      	mov	r3, r5
  403986:	e4e1      	b.n	40334c <_vfiprintf_r+0x49c>
  403988:	6814      	ldr	r4, [r2, #0]
  40398a:	3204      	adds	r2, #4
  40398c:	9204      	str	r2, [sp, #16]
  40398e:	2500      	movs	r5, #0
  403990:	e61f      	b.n	4035d2 <_vfiprintf_r+0x722>
  403992:	f04f 0900 	mov.w	r9, #0
  403996:	ea54 0305 	orrs.w	r3, r4, r5
  40399a:	f47f ace8 	bne.w	40336e <_vfiprintf_r+0x4be>
  40399e:	e5d8      	b.n	403552 <_vfiprintf_r+0x6a2>
  4039a0:	aa0d      	add	r2, sp, #52	; 0x34
  4039a2:	9900      	ldr	r1, [sp, #0]
  4039a4:	9805      	ldr	r0, [sp, #20]
  4039a6:	f7ff fa47 	bl	402e38 <__sprint_r.part.0>
  4039aa:	2800      	cmp	r0, #0
  4039ac:	f47f af1e 	bne.w	4037ec <_vfiprintf_r+0x93c>
  4039b0:	46da      	mov	sl, fp
  4039b2:	f7ff bb48 	b.w	403046 <_vfiprintf_r+0x196>
  4039b6:	aa0d      	add	r2, sp, #52	; 0x34
  4039b8:	9900      	ldr	r1, [sp, #0]
  4039ba:	9805      	ldr	r0, [sp, #20]
  4039bc:	f7ff fa3c 	bl	402e38 <__sprint_r.part.0>
  4039c0:	2800      	cmp	r0, #0
  4039c2:	f43f af45 	beq.w	403850 <_vfiprintf_r+0x9a0>
  4039c6:	e711      	b.n	4037ec <_vfiprintf_r+0x93c>
  4039c8:	aa0d      	add	r2, sp, #52	; 0x34
  4039ca:	9900      	ldr	r1, [sp, #0]
  4039cc:	9805      	ldr	r0, [sp, #20]
  4039ce:	f7ff fa33 	bl	402e38 <__sprint_r.part.0>
  4039d2:	2800      	cmp	r0, #0
  4039d4:	f47f af0a 	bne.w	4037ec <_vfiprintf_r+0x93c>
  4039d8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4039da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4039dc:	f100 0e01 	add.w	lr, r0, #1
  4039e0:	46da      	mov	sl, fp
  4039e2:	f7ff bbe3 	b.w	4031ac <_vfiprintf_r+0x2fc>
  4039e6:	aa0d      	add	r2, sp, #52	; 0x34
  4039e8:	9900      	ldr	r1, [sp, #0]
  4039ea:	9805      	ldr	r0, [sp, #20]
  4039ec:	f7ff fa24 	bl	402e38 <__sprint_r.part.0>
  4039f0:	2800      	cmp	r0, #0
  4039f2:	f47f aefb 	bne.w	4037ec <_vfiprintf_r+0x93c>
  4039f6:	980e      	ldr	r0, [sp, #56]	; 0x38
  4039f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4039fa:	f100 0e01 	add.w	lr, r0, #1
  4039fe:	46da      	mov	sl, fp
  403a00:	e69b      	b.n	40373a <_vfiprintf_r+0x88a>
  403a02:	2a00      	cmp	r2, #0
  403a04:	f040 80d8 	bne.w	403bb8 <_vfiprintf_r+0xd08>
  403a08:	f04f 0e01 	mov.w	lr, #1
  403a0c:	4610      	mov	r0, r2
  403a0e:	46da      	mov	sl, fp
  403a10:	e697      	b.n	403742 <_vfiprintf_r+0x892>
  403a12:	aa0d      	add	r2, sp, #52	; 0x34
  403a14:	9900      	ldr	r1, [sp, #0]
  403a16:	9805      	ldr	r0, [sp, #20]
  403a18:	f7ff fa0e 	bl	402e38 <__sprint_r.part.0>
  403a1c:	2800      	cmp	r0, #0
  403a1e:	f47f aee5 	bne.w	4037ec <_vfiprintf_r+0x93c>
  403a22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a26:	f103 0e01 	add.w	lr, r3, #1
  403a2a:	46da      	mov	sl, fp
  403a2c:	e422      	b.n	403274 <_vfiprintf_r+0x3c4>
  403a2e:	2230      	movs	r2, #48	; 0x30
  403a30:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  403a34:	9a01      	ldr	r2, [sp, #4]
  403a36:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  403a3a:	2a00      	cmp	r2, #0
  403a3c:	f04f 0300 	mov.w	r3, #0
  403a40:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403a44:	f046 0302 	orr.w	r3, r6, #2
  403a48:	f2c0 80cb 	blt.w	403be2 <_vfiprintf_r+0xd32>
  403a4c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403a50:	f046 0602 	orr.w	r6, r6, #2
  403a54:	f04f 0900 	mov.w	r9, #0
  403a58:	e742      	b.n	4038e0 <_vfiprintf_r+0xa30>
  403a5a:	f04f 0900 	mov.w	r9, #0
  403a5e:	4890      	ldr	r0, [pc, #576]	; (403ca0 <_vfiprintf_r+0xdf0>)
  403a60:	e73e      	b.n	4038e0 <_vfiprintf_r+0xa30>
  403a62:	9b01      	ldr	r3, [sp, #4]
  403a64:	4264      	negs	r4, r4
  403a66:	f04f 092d 	mov.w	r9, #45	; 0x2d
  403a6a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403a6e:	2b00      	cmp	r3, #0
  403a70:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403a74:	f6ff ac7b 	blt.w	40336e <_vfiprintf_r+0x4be>
  403a78:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403a7c:	e477      	b.n	40336e <_vfiprintf_r+0x4be>
  403a7e:	9b07      	ldr	r3, [sp, #28]
  403a80:	2b00      	cmp	r3, #0
  403a82:	d072      	beq.n	403b6a <_vfiprintf_r+0xcba>
  403a84:	ab0c      	add	r3, sp, #48	; 0x30
  403a86:	2202      	movs	r2, #2
  403a88:	931a      	str	r3, [sp, #104]	; 0x68
  403a8a:	921b      	str	r2, [sp, #108]	; 0x6c
  403a8c:	f04f 0e01 	mov.w	lr, #1
  403a90:	46da      	mov	sl, fp
  403a92:	e713      	b.n	4038bc <_vfiprintf_r+0xa0c>
  403a94:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  403a98:	d048      	beq.n	403b2c <_vfiprintf_r+0xc7c>
  403a9a:	9904      	ldr	r1, [sp, #16]
  403a9c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  403aa0:	460b      	mov	r3, r1
  403aa2:	880c      	ldrh	r4, [r1, #0]
  403aa4:	9901      	ldr	r1, [sp, #4]
  403aa6:	2900      	cmp	r1, #0
  403aa8:	f103 0304 	add.w	r3, r3, #4
  403aac:	f04f 0500 	mov.w	r5, #0
  403ab0:	f6ff ae10 	blt.w	4036d4 <_vfiprintf_r+0x824>
  403ab4:	ea54 0105 	orrs.w	r1, r4, r5
  403ab8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403abc:	9304      	str	r3, [sp, #16]
  403abe:	f43f ac9c 	beq.w	4033fa <_vfiprintf_r+0x54a>
  403ac2:	4691      	mov	r9, r2
  403ac4:	e4a1      	b.n	40340a <_vfiprintf_r+0x55a>
  403ac6:	06f0      	lsls	r0, r6, #27
  403ac8:	d40a      	bmi.n	403ae0 <_vfiprintf_r+0xc30>
  403aca:	0671      	lsls	r1, r6, #25
  403acc:	d508      	bpl.n	403ae0 <_vfiprintf_r+0xc30>
  403ace:	9a04      	ldr	r2, [sp, #16]
  403ad0:	6813      	ldr	r3, [r2, #0]
  403ad2:	3204      	adds	r2, #4
  403ad4:	9204      	str	r2, [sp, #16]
  403ad6:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  403ada:	801a      	strh	r2, [r3, #0]
  403adc:	f7ff ba19 	b.w	402f12 <_vfiprintf_r+0x62>
  403ae0:	9a04      	ldr	r2, [sp, #16]
  403ae2:	6813      	ldr	r3, [r2, #0]
  403ae4:	3204      	adds	r2, #4
  403ae6:	9204      	str	r2, [sp, #16]
  403ae8:	9a02      	ldr	r2, [sp, #8]
  403aea:	601a      	str	r2, [r3, #0]
  403aec:	f7ff ba11 	b.w	402f12 <_vfiprintf_r+0x62>
  403af0:	aa0d      	add	r2, sp, #52	; 0x34
  403af2:	9900      	ldr	r1, [sp, #0]
  403af4:	9805      	ldr	r0, [sp, #20]
  403af6:	f7ff f99f 	bl	402e38 <__sprint_r.part.0>
  403afa:	2800      	cmp	r0, #0
  403afc:	f47f ae76 	bne.w	4037ec <_vfiprintf_r+0x93c>
  403b00:	980e      	ldr	r0, [sp, #56]	; 0x38
  403b02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b04:	f100 0e01 	add.w	lr, r0, #1
  403b08:	46da      	mov	sl, fp
  403b0a:	e5fa      	b.n	403702 <_vfiprintf_r+0x852>
  403b0c:	f04f 30ff 	mov.w	r0, #4294967295
  403b10:	f7ff bab6 	b.w	403080 <_vfiprintf_r+0x1d0>
  403b14:	4862      	ldr	r0, [pc, #392]	; (403ca0 <_vfiprintf_r+0xdf0>)
  403b16:	4616      	mov	r6, r2
  403b18:	ea54 0205 	orrs.w	r2, r4, r5
  403b1c:	9304      	str	r3, [sp, #16]
  403b1e:	f04f 0900 	mov.w	r9, #0
  403b22:	f47f aedd 	bne.w	4038e0 <_vfiprintf_r+0xa30>
  403b26:	e6fc      	b.n	403922 <_vfiprintf_r+0xa72>
  403b28:	9b04      	ldr	r3, [sp, #16]
  403b2a:	e7f5      	b.n	403b18 <_vfiprintf_r+0xc68>
  403b2c:	9a04      	ldr	r2, [sp, #16]
  403b2e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403b32:	4613      	mov	r3, r2
  403b34:	6814      	ldr	r4, [r2, #0]
  403b36:	9a01      	ldr	r2, [sp, #4]
  403b38:	2a00      	cmp	r2, #0
  403b3a:	f103 0304 	add.w	r3, r3, #4
  403b3e:	f04f 0500 	mov.w	r5, #0
  403b42:	f6ff adc7 	blt.w	4036d4 <_vfiprintf_r+0x824>
  403b46:	ea54 0205 	orrs.w	r2, r4, r5
  403b4a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403b4e:	9304      	str	r3, [sp, #16]
  403b50:	f47f ac5b 	bne.w	40340a <_vfiprintf_r+0x55a>
  403b54:	e451      	b.n	4033fa <_vfiprintf_r+0x54a>
  403b56:	aa0d      	add	r2, sp, #52	; 0x34
  403b58:	9900      	ldr	r1, [sp, #0]
  403b5a:	9805      	ldr	r0, [sp, #20]
  403b5c:	f7ff f96c 	bl	402e38 <__sprint_r.part.0>
  403b60:	2800      	cmp	r0, #0
  403b62:	f47f ae43 	bne.w	4037ec <_vfiprintf_r+0x93c>
  403b66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b68:	e668      	b.n	40383c <_vfiprintf_r+0x98c>
  403b6a:	4610      	mov	r0, r2
  403b6c:	f04f 0e01 	mov.w	lr, #1
  403b70:	46da      	mov	sl, fp
  403b72:	e5e6      	b.n	403742 <_vfiprintf_r+0x892>
  403b74:	9904      	ldr	r1, [sp, #16]
  403b76:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403b7a:	460a      	mov	r2, r1
  403b7c:	880c      	ldrh	r4, [r1, #0]
  403b7e:	9901      	ldr	r1, [sp, #4]
  403b80:	2900      	cmp	r1, #0
  403b82:	f102 0204 	add.w	r2, r2, #4
  403b86:	f04f 0500 	mov.w	r5, #0
  403b8a:	db4e      	blt.n	403c2a <_vfiprintf_r+0xd7a>
  403b8c:	ea54 0105 	orrs.w	r1, r4, r5
  403b90:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403b94:	9204      	str	r2, [sp, #16]
  403b96:	4699      	mov	r9, r3
  403b98:	f47f abe9 	bne.w	40336e <_vfiprintf_r+0x4be>
  403b9c:	e4d4      	b.n	403548 <_vfiprintf_r+0x698>
  403b9e:	9304      	str	r3, [sp, #16]
  403ba0:	e6f9      	b.n	403996 <_vfiprintf_r+0xae6>
  403ba2:	4638      	mov	r0, r7
  403ba4:	9404      	str	r4, [sp, #16]
  403ba6:	f7fd fd8b 	bl	4016c0 <strlen>
  403baa:	2300      	movs	r3, #0
  403bac:	9003      	str	r0, [sp, #12]
  403bae:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403bb2:	9301      	str	r3, [sp, #4]
  403bb4:	f7ff ba9c 	b.w	4030f0 <_vfiprintf_r+0x240>
  403bb8:	aa0d      	add	r2, sp, #52	; 0x34
  403bba:	9900      	ldr	r1, [sp, #0]
  403bbc:	9805      	ldr	r0, [sp, #20]
  403bbe:	f7ff f93b 	bl	402e38 <__sprint_r.part.0>
  403bc2:	2800      	cmp	r0, #0
  403bc4:	f47f ae12 	bne.w	4037ec <_vfiprintf_r+0x93c>
  403bc8:	980e      	ldr	r0, [sp, #56]	; 0x38
  403bca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403bcc:	f100 0e01 	add.w	lr, r0, #1
  403bd0:	46da      	mov	sl, fp
  403bd2:	e5b6      	b.n	403742 <_vfiprintf_r+0x892>
  403bd4:	980e      	ldr	r0, [sp, #56]	; 0x38
  403bd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403bd8:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 403ca8 <_vfiprintf_r+0xdf8>
  403bdc:	3001      	adds	r0, #1
  403bde:	f7ff bad2 	b.w	403186 <_vfiprintf_r+0x2d6>
  403be2:	461e      	mov	r6, r3
  403be4:	f04f 0900 	mov.w	r9, #0
  403be8:	e67a      	b.n	4038e0 <_vfiprintf_r+0xa30>
  403bea:	2b06      	cmp	r3, #6
  403bec:	bf28      	it	cs
  403bee:	2306      	movcs	r3, #6
  403bf0:	9303      	str	r3, [sp, #12]
  403bf2:	9404      	str	r4, [sp, #16]
  403bf4:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  403bf8:	4f2a      	ldr	r7, [pc, #168]	; (403ca4 <_vfiprintf_r+0xdf4>)
  403bfa:	e50c      	b.n	403616 <_vfiprintf_r+0x766>
  403bfc:	9204      	str	r2, [sp, #16]
  403bfe:	e56a      	b.n	4036d6 <_vfiprintf_r+0x826>
  403c00:	980e      	ldr	r0, [sp, #56]	; 0x38
  403c02:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403ca8 <_vfiprintf_r+0xdf8>
  403c06:	3001      	adds	r0, #1
  403c08:	f7ff bb73 	b.w	4032f2 <_vfiprintf_r+0x442>
  403c0c:	46f4      	mov	ip, lr
  403c0e:	f7ff bb1a 	b.w	403246 <_vfiprintf_r+0x396>
  403c12:	9b01      	ldr	r3, [sp, #4]
  403c14:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403c18:	9303      	str	r3, [sp, #12]
  403c1a:	9404      	str	r4, [sp, #16]
  403c1c:	9001      	str	r0, [sp, #4]
  403c1e:	f7ff ba67 	b.w	4030f0 <_vfiprintf_r+0x240>
  403c22:	2200      	movs	r2, #0
  403c24:	9201      	str	r2, [sp, #4]
  403c26:	f7ff b9ac 	b.w	402f82 <_vfiprintf_r+0xd2>
  403c2a:	9204      	str	r2, [sp, #16]
  403c2c:	4699      	mov	r9, r3
  403c2e:	e6b2      	b.n	403996 <_vfiprintf_r+0xae6>
  403c30:	9a04      	ldr	r2, [sp, #16]
  403c32:	6813      	ldr	r3, [r2, #0]
  403c34:	9301      	str	r3, [sp, #4]
  403c36:	3204      	adds	r2, #4
  403c38:	2b00      	cmp	r3, #0
  403c3a:	9204      	str	r2, [sp, #16]
  403c3c:	f898 3001 	ldrb.w	r3, [r8, #1]
  403c40:	46a8      	mov	r8, r5
  403c42:	f6bf a99c 	bge.w	402f7e <_vfiprintf_r+0xce>
  403c46:	f04f 32ff 	mov.w	r2, #4294967295
  403c4a:	9201      	str	r2, [sp, #4]
  403c4c:	f7ff b997 	b.w	402f7e <_vfiprintf_r+0xce>
  403c50:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c54:	e48e      	b.n	403574 <_vfiprintf_r+0x6c4>
  403c56:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c5a:	e4f0      	b.n	40363e <_vfiprintf_r+0x78e>
  403c5c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c60:	e4ab      	b.n	4035ba <_vfiprintf_r+0x70a>
  403c62:	4699      	mov	r9, r3
  403c64:	07f3      	lsls	r3, r6, #31
  403c66:	d505      	bpl.n	403c74 <_vfiprintf_r+0xdc4>
  403c68:	af2a      	add	r7, sp, #168	; 0xa8
  403c6a:	2330      	movs	r3, #48	; 0x30
  403c6c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403c70:	f7ff bb97 	b.w	4033a2 <_vfiprintf_r+0x4f2>
  403c74:	9b01      	ldr	r3, [sp, #4]
  403c76:	9303      	str	r3, [sp, #12]
  403c78:	465f      	mov	r7, fp
  403c7a:	f7ff ba39 	b.w	4030f0 <_vfiprintf_r+0x240>
  403c7e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c82:	e443      	b.n	40350c <_vfiprintf_r+0x65c>
  403c84:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c88:	f7ff bb9a 	b.w	4033c0 <_vfiprintf_r+0x510>
  403c8c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c90:	f7ff bb4d 	b.w	40332e <_vfiprintf_r+0x47e>
  403c94:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c98:	e50f      	b.n	4036ba <_vfiprintf_r+0x80a>
  403c9a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403c9e:	e4f3      	b.n	403688 <_vfiprintf_r+0x7d8>
  403ca0:	00407c14 	.word	0x00407c14
  403ca4:	00407c28 	.word	0x00407c28
  403ca8:	00407c54 	.word	0x00407c54

00403cac <__sbprintf>:
  403cac:	b5f0      	push	{r4, r5, r6, r7, lr}
  403cae:	460c      	mov	r4, r1
  403cb0:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  403cb4:	8989      	ldrh	r1, [r1, #12]
  403cb6:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403cb8:	89e5      	ldrh	r5, [r4, #14]
  403cba:	9619      	str	r6, [sp, #100]	; 0x64
  403cbc:	f021 0102 	bic.w	r1, r1, #2
  403cc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403cc2:	f8ad 500e 	strh.w	r5, [sp, #14]
  403cc6:	2500      	movs	r5, #0
  403cc8:	69e7      	ldr	r7, [r4, #28]
  403cca:	f8ad 100c 	strh.w	r1, [sp, #12]
  403cce:	9609      	str	r6, [sp, #36]	; 0x24
  403cd0:	9506      	str	r5, [sp, #24]
  403cd2:	ae1a      	add	r6, sp, #104	; 0x68
  403cd4:	f44f 6580 	mov.w	r5, #1024	; 0x400
  403cd8:	4669      	mov	r1, sp
  403cda:	9600      	str	r6, [sp, #0]
  403cdc:	9604      	str	r6, [sp, #16]
  403cde:	9502      	str	r5, [sp, #8]
  403ce0:	9505      	str	r5, [sp, #20]
  403ce2:	9707      	str	r7, [sp, #28]
  403ce4:	4606      	mov	r6, r0
  403ce6:	f7ff f8e3 	bl	402eb0 <_vfiprintf_r>
  403cea:	1e05      	subs	r5, r0, #0
  403cec:	db07      	blt.n	403cfe <__sbprintf+0x52>
  403cee:	4630      	mov	r0, r6
  403cf0:	4669      	mov	r1, sp
  403cf2:	f001 f8e9 	bl	404ec8 <_fflush_r>
  403cf6:	2800      	cmp	r0, #0
  403cf8:	bf18      	it	ne
  403cfa:	f04f 35ff 	movne.w	r5, #4294967295
  403cfe:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403d02:	065b      	lsls	r3, r3, #25
  403d04:	d503      	bpl.n	403d0e <__sbprintf+0x62>
  403d06:	89a3      	ldrh	r3, [r4, #12]
  403d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d0c:	81a3      	strh	r3, [r4, #12]
  403d0e:	4628      	mov	r0, r5
  403d10:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  403d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d16:	bf00      	nop

00403d18 <__swsetup_r>:
  403d18:	b538      	push	{r3, r4, r5, lr}
  403d1a:	4b30      	ldr	r3, [pc, #192]	; (403ddc <__swsetup_r+0xc4>)
  403d1c:	681b      	ldr	r3, [r3, #0]
  403d1e:	4605      	mov	r5, r0
  403d20:	460c      	mov	r4, r1
  403d22:	b113      	cbz	r3, 403d2a <__swsetup_r+0x12>
  403d24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403d26:	2a00      	cmp	r2, #0
  403d28:	d038      	beq.n	403d9c <__swsetup_r+0x84>
  403d2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d2e:	b293      	uxth	r3, r2
  403d30:	0718      	lsls	r0, r3, #28
  403d32:	d50c      	bpl.n	403d4e <__swsetup_r+0x36>
  403d34:	6920      	ldr	r0, [r4, #16]
  403d36:	b1a8      	cbz	r0, 403d64 <__swsetup_r+0x4c>
  403d38:	f013 0201 	ands.w	r2, r3, #1
  403d3c:	d01e      	beq.n	403d7c <__swsetup_r+0x64>
  403d3e:	6963      	ldr	r3, [r4, #20]
  403d40:	2200      	movs	r2, #0
  403d42:	425b      	negs	r3, r3
  403d44:	61a3      	str	r3, [r4, #24]
  403d46:	60a2      	str	r2, [r4, #8]
  403d48:	b1f0      	cbz	r0, 403d88 <__swsetup_r+0x70>
  403d4a:	2000      	movs	r0, #0
  403d4c:	bd38      	pop	{r3, r4, r5, pc}
  403d4e:	06d9      	lsls	r1, r3, #27
  403d50:	d53c      	bpl.n	403dcc <__swsetup_r+0xb4>
  403d52:	0758      	lsls	r0, r3, #29
  403d54:	d426      	bmi.n	403da4 <__swsetup_r+0x8c>
  403d56:	6920      	ldr	r0, [r4, #16]
  403d58:	f042 0308 	orr.w	r3, r2, #8
  403d5c:	81a3      	strh	r3, [r4, #12]
  403d5e:	b29b      	uxth	r3, r3
  403d60:	2800      	cmp	r0, #0
  403d62:	d1e9      	bne.n	403d38 <__swsetup_r+0x20>
  403d64:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403d68:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403d6c:	d0e4      	beq.n	403d38 <__swsetup_r+0x20>
  403d6e:	4628      	mov	r0, r5
  403d70:	4621      	mov	r1, r4
  403d72:	f001 fcd9 	bl	405728 <__smakebuf_r>
  403d76:	89a3      	ldrh	r3, [r4, #12]
  403d78:	6920      	ldr	r0, [r4, #16]
  403d7a:	e7dd      	b.n	403d38 <__swsetup_r+0x20>
  403d7c:	0799      	lsls	r1, r3, #30
  403d7e:	bf58      	it	pl
  403d80:	6962      	ldrpl	r2, [r4, #20]
  403d82:	60a2      	str	r2, [r4, #8]
  403d84:	2800      	cmp	r0, #0
  403d86:	d1e0      	bne.n	403d4a <__swsetup_r+0x32>
  403d88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d8c:	061a      	lsls	r2, r3, #24
  403d8e:	d5dd      	bpl.n	403d4c <__swsetup_r+0x34>
  403d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d94:	81a3      	strh	r3, [r4, #12]
  403d96:	f04f 30ff 	mov.w	r0, #4294967295
  403d9a:	bd38      	pop	{r3, r4, r5, pc}
  403d9c:	4618      	mov	r0, r3
  403d9e:	f001 f927 	bl	404ff0 <__sinit>
  403da2:	e7c2      	b.n	403d2a <__swsetup_r+0x12>
  403da4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403da6:	b151      	cbz	r1, 403dbe <__swsetup_r+0xa6>
  403da8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403dac:	4299      	cmp	r1, r3
  403dae:	d004      	beq.n	403dba <__swsetup_r+0xa2>
  403db0:	4628      	mov	r0, r5
  403db2:	f001 f9e7 	bl	405184 <_free_r>
  403db6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403dba:	2300      	movs	r3, #0
  403dbc:	6323      	str	r3, [r4, #48]	; 0x30
  403dbe:	2300      	movs	r3, #0
  403dc0:	6920      	ldr	r0, [r4, #16]
  403dc2:	6063      	str	r3, [r4, #4]
  403dc4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403dc8:	6020      	str	r0, [r4, #0]
  403dca:	e7c5      	b.n	403d58 <__swsetup_r+0x40>
  403dcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403dd0:	2309      	movs	r3, #9
  403dd2:	602b      	str	r3, [r5, #0]
  403dd4:	f04f 30ff 	mov.w	r0, #4294967295
  403dd8:	81a2      	strh	r2, [r4, #12]
  403dda:	bd38      	pop	{r3, r4, r5, pc}
  403ddc:	20400440 	.word	0x20400440

00403de0 <register_fini>:
  403de0:	4b02      	ldr	r3, [pc, #8]	; (403dec <register_fini+0xc>)
  403de2:	b113      	cbz	r3, 403dea <register_fini+0xa>
  403de4:	4802      	ldr	r0, [pc, #8]	; (403df0 <register_fini+0x10>)
  403de6:	f000 b805 	b.w	403df4 <atexit>
  403dea:	4770      	bx	lr
  403dec:	00000000 	.word	0x00000000
  403df0:	00405005 	.word	0x00405005

00403df4 <atexit>:
  403df4:	2300      	movs	r3, #0
  403df6:	4601      	mov	r1, r0
  403df8:	461a      	mov	r2, r3
  403dfa:	4618      	mov	r0, r3
  403dfc:	f002 bf62 	b.w	406cc4 <__register_exitproc>

00403e00 <quorem>:
  403e00:	6902      	ldr	r2, [r0, #16]
  403e02:	690b      	ldr	r3, [r1, #16]
  403e04:	4293      	cmp	r3, r2
  403e06:	f300 808d 	bgt.w	403f24 <quorem+0x124>
  403e0a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e0e:	f103 38ff 	add.w	r8, r3, #4294967295
  403e12:	f101 0714 	add.w	r7, r1, #20
  403e16:	f100 0b14 	add.w	fp, r0, #20
  403e1a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403e1e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403e22:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403e26:	b083      	sub	sp, #12
  403e28:	3201      	adds	r2, #1
  403e2a:	fbb3 f9f2 	udiv	r9, r3, r2
  403e2e:	eb0b 0304 	add.w	r3, fp, r4
  403e32:	9400      	str	r4, [sp, #0]
  403e34:	eb07 0a04 	add.w	sl, r7, r4
  403e38:	9301      	str	r3, [sp, #4]
  403e3a:	f1b9 0f00 	cmp.w	r9, #0
  403e3e:	d039      	beq.n	403eb4 <quorem+0xb4>
  403e40:	2500      	movs	r5, #0
  403e42:	46bc      	mov	ip, r7
  403e44:	46de      	mov	lr, fp
  403e46:	462b      	mov	r3, r5
  403e48:	f85c 6b04 	ldr.w	r6, [ip], #4
  403e4c:	f8de 2000 	ldr.w	r2, [lr]
  403e50:	b2b4      	uxth	r4, r6
  403e52:	fb09 5504 	mla	r5, r9, r4, r5
  403e56:	0c36      	lsrs	r6, r6, #16
  403e58:	0c2c      	lsrs	r4, r5, #16
  403e5a:	fb09 4406 	mla	r4, r9, r6, r4
  403e5e:	b2ad      	uxth	r5, r5
  403e60:	1b5b      	subs	r3, r3, r5
  403e62:	b2a6      	uxth	r6, r4
  403e64:	fa13 f382 	uxtah	r3, r3, r2
  403e68:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  403e6c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403e70:	b29b      	uxth	r3, r3
  403e72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403e76:	45e2      	cmp	sl, ip
  403e78:	f84e 3b04 	str.w	r3, [lr], #4
  403e7c:	ea4f 4514 	mov.w	r5, r4, lsr #16
  403e80:	ea4f 4326 	mov.w	r3, r6, asr #16
  403e84:	d2e0      	bcs.n	403e48 <quorem+0x48>
  403e86:	9b00      	ldr	r3, [sp, #0]
  403e88:	f85b 3003 	ldr.w	r3, [fp, r3]
  403e8c:	b993      	cbnz	r3, 403eb4 <quorem+0xb4>
  403e8e:	9c01      	ldr	r4, [sp, #4]
  403e90:	1f23      	subs	r3, r4, #4
  403e92:	459b      	cmp	fp, r3
  403e94:	d20c      	bcs.n	403eb0 <quorem+0xb0>
  403e96:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403e9a:	b94b      	cbnz	r3, 403eb0 <quorem+0xb0>
  403e9c:	f1a4 0308 	sub.w	r3, r4, #8
  403ea0:	e002      	b.n	403ea8 <quorem+0xa8>
  403ea2:	681a      	ldr	r2, [r3, #0]
  403ea4:	3b04      	subs	r3, #4
  403ea6:	b91a      	cbnz	r2, 403eb0 <quorem+0xb0>
  403ea8:	459b      	cmp	fp, r3
  403eaa:	f108 38ff 	add.w	r8, r8, #4294967295
  403eae:	d3f8      	bcc.n	403ea2 <quorem+0xa2>
  403eb0:	f8c0 8010 	str.w	r8, [r0, #16]
  403eb4:	4604      	mov	r4, r0
  403eb6:	f002 fa95 	bl	4063e4 <__mcmp>
  403eba:	2800      	cmp	r0, #0
  403ebc:	db2e      	blt.n	403f1c <quorem+0x11c>
  403ebe:	f109 0901 	add.w	r9, r9, #1
  403ec2:	465d      	mov	r5, fp
  403ec4:	2300      	movs	r3, #0
  403ec6:	f857 1b04 	ldr.w	r1, [r7], #4
  403eca:	6828      	ldr	r0, [r5, #0]
  403ecc:	b28a      	uxth	r2, r1
  403ece:	1a9a      	subs	r2, r3, r2
  403ed0:	0c09      	lsrs	r1, r1, #16
  403ed2:	fa12 f280 	uxtah	r2, r2, r0
  403ed6:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  403eda:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403ede:	b291      	uxth	r1, r2
  403ee0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  403ee4:	45ba      	cmp	sl, r7
  403ee6:	f845 1b04 	str.w	r1, [r5], #4
  403eea:	ea4f 4323 	mov.w	r3, r3, asr #16
  403eee:	d2ea      	bcs.n	403ec6 <quorem+0xc6>
  403ef0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403ef4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403ef8:	b982      	cbnz	r2, 403f1c <quorem+0x11c>
  403efa:	1f1a      	subs	r2, r3, #4
  403efc:	4593      	cmp	fp, r2
  403efe:	d20b      	bcs.n	403f18 <quorem+0x118>
  403f00:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403f04:	b942      	cbnz	r2, 403f18 <quorem+0x118>
  403f06:	3b08      	subs	r3, #8
  403f08:	e002      	b.n	403f10 <quorem+0x110>
  403f0a:	681a      	ldr	r2, [r3, #0]
  403f0c:	3b04      	subs	r3, #4
  403f0e:	b91a      	cbnz	r2, 403f18 <quorem+0x118>
  403f10:	459b      	cmp	fp, r3
  403f12:	f108 38ff 	add.w	r8, r8, #4294967295
  403f16:	d3f8      	bcc.n	403f0a <quorem+0x10a>
  403f18:	f8c4 8010 	str.w	r8, [r4, #16]
  403f1c:	4648      	mov	r0, r9
  403f1e:	b003      	add	sp, #12
  403f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f24:	2000      	movs	r0, #0
  403f26:	4770      	bx	lr

00403f28 <_dtoa_r>:
  403f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f2c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403f2e:	b097      	sub	sp, #92	; 0x5c
  403f30:	4681      	mov	r9, r0
  403f32:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  403f34:	4692      	mov	sl, r2
  403f36:	469b      	mov	fp, r3
  403f38:	b149      	cbz	r1, 403f4e <_dtoa_r+0x26>
  403f3a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403f3c:	604a      	str	r2, [r1, #4]
  403f3e:	2301      	movs	r3, #1
  403f40:	4093      	lsls	r3, r2
  403f42:	608b      	str	r3, [r1, #8]
  403f44:	f002 f86c 	bl	406020 <_Bfree>
  403f48:	2300      	movs	r3, #0
  403f4a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  403f4e:	f1bb 0f00 	cmp.w	fp, #0
  403f52:	46d8      	mov	r8, fp
  403f54:	db33      	blt.n	403fbe <_dtoa_r+0x96>
  403f56:	2300      	movs	r3, #0
  403f58:	6023      	str	r3, [r4, #0]
  403f5a:	4ba5      	ldr	r3, [pc, #660]	; (4041f0 <_dtoa_r+0x2c8>)
  403f5c:	461a      	mov	r2, r3
  403f5e:	ea08 0303 	and.w	r3, r8, r3
  403f62:	4293      	cmp	r3, r2
  403f64:	d014      	beq.n	403f90 <_dtoa_r+0x68>
  403f66:	4650      	mov	r0, sl
  403f68:	4659      	mov	r1, fp
  403f6a:	2200      	movs	r2, #0
  403f6c:	2300      	movs	r3, #0
  403f6e:	f003 fbf1 	bl	407754 <__aeabi_dcmpeq>
  403f72:	4605      	mov	r5, r0
  403f74:	b348      	cbz	r0, 403fca <_dtoa_r+0xa2>
  403f76:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403f78:	2301      	movs	r3, #1
  403f7a:	6013      	str	r3, [r2, #0]
  403f7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f7e:	2b00      	cmp	r3, #0
  403f80:	f000 80c5 	beq.w	40410e <_dtoa_r+0x1e6>
  403f84:	489b      	ldr	r0, [pc, #620]	; (4041f4 <_dtoa_r+0x2cc>)
  403f86:	6018      	str	r0, [r3, #0]
  403f88:	3801      	subs	r0, #1
  403f8a:	b017      	add	sp, #92	; 0x5c
  403f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f90:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403f92:	f242 730f 	movw	r3, #9999	; 0x270f
  403f96:	6013      	str	r3, [r2, #0]
  403f98:	f1ba 0f00 	cmp.w	sl, #0
  403f9c:	f000 80a2 	beq.w	4040e4 <_dtoa_r+0x1bc>
  403fa0:	4895      	ldr	r0, [pc, #596]	; (4041f8 <_dtoa_r+0x2d0>)
  403fa2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fa4:	2b00      	cmp	r3, #0
  403fa6:	d0f0      	beq.n	403f8a <_dtoa_r+0x62>
  403fa8:	78c3      	ldrb	r3, [r0, #3]
  403faa:	2b00      	cmp	r3, #0
  403fac:	f000 80b1 	beq.w	404112 <_dtoa_r+0x1ea>
  403fb0:	f100 0308 	add.w	r3, r0, #8
  403fb4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403fb6:	6013      	str	r3, [r2, #0]
  403fb8:	b017      	add	sp, #92	; 0x5c
  403fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fbe:	2301      	movs	r3, #1
  403fc0:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  403fc4:	6023      	str	r3, [r4, #0]
  403fc6:	46c3      	mov	fp, r8
  403fc8:	e7c7      	b.n	403f5a <_dtoa_r+0x32>
  403fca:	aa14      	add	r2, sp, #80	; 0x50
  403fcc:	ab15      	add	r3, sp, #84	; 0x54
  403fce:	9201      	str	r2, [sp, #4]
  403fd0:	9300      	str	r3, [sp, #0]
  403fd2:	4652      	mov	r2, sl
  403fd4:	465b      	mov	r3, fp
  403fd6:	4648      	mov	r0, r9
  403fd8:	f002 faae 	bl	406538 <__d2b>
  403fdc:	ea5f 5418 	movs.w	r4, r8, lsr #20
  403fe0:	9008      	str	r0, [sp, #32]
  403fe2:	f040 8088 	bne.w	4040f6 <_dtoa_r+0x1ce>
  403fe6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403fe8:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403fea:	442c      	add	r4, r5
  403fec:	f204 4332 	addw	r3, r4, #1074	; 0x432
  403ff0:	2b20      	cmp	r3, #32
  403ff2:	f340 8291 	ble.w	404518 <_dtoa_r+0x5f0>
  403ff6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403ffa:	f204 4012 	addw	r0, r4, #1042	; 0x412
  403ffe:	fa08 f803 	lsl.w	r8, r8, r3
  404002:	fa2a f000 	lsr.w	r0, sl, r0
  404006:	ea40 0008 	orr.w	r0, r0, r8
  40400a:	f003 f8c5 	bl	407198 <__aeabi_ui2d>
  40400e:	2301      	movs	r3, #1
  404010:	3c01      	subs	r4, #1
  404012:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404016:	9310      	str	r3, [sp, #64]	; 0x40
  404018:	2200      	movs	r2, #0
  40401a:	4b78      	ldr	r3, [pc, #480]	; (4041fc <_dtoa_r+0x2d4>)
  40401c:	f002 ff7e 	bl	406f1c <__aeabi_dsub>
  404020:	a36d      	add	r3, pc, #436	; (adr r3, 4041d8 <_dtoa_r+0x2b0>)
  404022:	e9d3 2300 	ldrd	r2, r3, [r3]
  404026:	f003 f92d 	bl	407284 <__aeabi_dmul>
  40402a:	a36d      	add	r3, pc, #436	; (adr r3, 4041e0 <_dtoa_r+0x2b8>)
  40402c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404030:	f002 ff76 	bl	406f20 <__adddf3>
  404034:	4606      	mov	r6, r0
  404036:	4620      	mov	r0, r4
  404038:	460f      	mov	r7, r1
  40403a:	f003 f8bd 	bl	4071b8 <__aeabi_i2d>
  40403e:	a36a      	add	r3, pc, #424	; (adr r3, 4041e8 <_dtoa_r+0x2c0>)
  404040:	e9d3 2300 	ldrd	r2, r3, [r3]
  404044:	f003 f91e 	bl	407284 <__aeabi_dmul>
  404048:	4602      	mov	r2, r0
  40404a:	460b      	mov	r3, r1
  40404c:	4630      	mov	r0, r6
  40404e:	4639      	mov	r1, r7
  404050:	f002 ff66 	bl	406f20 <__adddf3>
  404054:	4606      	mov	r6, r0
  404056:	460f      	mov	r7, r1
  404058:	f003 fbc4 	bl	4077e4 <__aeabi_d2iz>
  40405c:	2200      	movs	r2, #0
  40405e:	9004      	str	r0, [sp, #16]
  404060:	2300      	movs	r3, #0
  404062:	4630      	mov	r0, r6
  404064:	4639      	mov	r1, r7
  404066:	f003 fb7f 	bl	407768 <__aeabi_dcmplt>
  40406a:	2800      	cmp	r0, #0
  40406c:	f040 8230 	bne.w	4044d0 <_dtoa_r+0x5a8>
  404070:	9e04      	ldr	r6, [sp, #16]
  404072:	2e16      	cmp	r6, #22
  404074:	f200 8229 	bhi.w	4044ca <_dtoa_r+0x5a2>
  404078:	4b61      	ldr	r3, [pc, #388]	; (404200 <_dtoa_r+0x2d8>)
  40407a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40407e:	e9d3 0100 	ldrd	r0, r1, [r3]
  404082:	4652      	mov	r2, sl
  404084:	465b      	mov	r3, fp
  404086:	f003 fb8d 	bl	4077a4 <__aeabi_dcmpgt>
  40408a:	2800      	cmp	r0, #0
  40408c:	f000 8249 	beq.w	404522 <_dtoa_r+0x5fa>
  404090:	1e73      	subs	r3, r6, #1
  404092:	9304      	str	r3, [sp, #16]
  404094:	2300      	movs	r3, #0
  404096:	930c      	str	r3, [sp, #48]	; 0x30
  404098:	1b2c      	subs	r4, r5, r4
  40409a:	1e63      	subs	r3, r4, #1
  40409c:	9302      	str	r3, [sp, #8]
  40409e:	f100 8232 	bmi.w	404506 <_dtoa_r+0x5de>
  4040a2:	2300      	movs	r3, #0
  4040a4:	9305      	str	r3, [sp, #20]
  4040a6:	9b04      	ldr	r3, [sp, #16]
  4040a8:	2b00      	cmp	r3, #0
  4040aa:	f2c0 8223 	blt.w	4044f4 <_dtoa_r+0x5cc>
  4040ae:	9a02      	ldr	r2, [sp, #8]
  4040b0:	930b      	str	r3, [sp, #44]	; 0x2c
  4040b2:	4611      	mov	r1, r2
  4040b4:	4419      	add	r1, r3
  4040b6:	2300      	movs	r3, #0
  4040b8:	9102      	str	r1, [sp, #8]
  4040ba:	930a      	str	r3, [sp, #40]	; 0x28
  4040bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4040be:	2b09      	cmp	r3, #9
  4040c0:	d829      	bhi.n	404116 <_dtoa_r+0x1ee>
  4040c2:	2b05      	cmp	r3, #5
  4040c4:	f340 8658 	ble.w	404d78 <_dtoa_r+0xe50>
  4040c8:	3b04      	subs	r3, #4
  4040ca:	9320      	str	r3, [sp, #128]	; 0x80
  4040cc:	2500      	movs	r5, #0
  4040ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4040d0:	3b02      	subs	r3, #2
  4040d2:	2b03      	cmp	r3, #3
  4040d4:	f200 8635 	bhi.w	404d42 <_dtoa_r+0xe1a>
  4040d8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4040dc:	0228032c 	.word	0x0228032c
  4040e0:	04590337 	.word	0x04590337
  4040e4:	4b44      	ldr	r3, [pc, #272]	; (4041f8 <_dtoa_r+0x2d0>)
  4040e6:	4a47      	ldr	r2, [pc, #284]	; (404204 <_dtoa_r+0x2dc>)
  4040e8:	f3c8 0013 	ubfx	r0, r8, #0, #20
  4040ec:	2800      	cmp	r0, #0
  4040ee:	bf14      	ite	ne
  4040f0:	4618      	movne	r0, r3
  4040f2:	4610      	moveq	r0, r2
  4040f4:	e755      	b.n	403fa2 <_dtoa_r+0x7a>
  4040f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4040fa:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4040fe:	9510      	str	r5, [sp, #64]	; 0x40
  404100:	4650      	mov	r0, sl
  404102:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  404106:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40410a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40410c:	e784      	b.n	404018 <_dtoa_r+0xf0>
  40410e:	483e      	ldr	r0, [pc, #248]	; (404208 <_dtoa_r+0x2e0>)
  404110:	e73b      	b.n	403f8a <_dtoa_r+0x62>
  404112:	1cc3      	adds	r3, r0, #3
  404114:	e74e      	b.n	403fb4 <_dtoa_r+0x8c>
  404116:	2100      	movs	r1, #0
  404118:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40411c:	4648      	mov	r0, r9
  40411e:	9120      	str	r1, [sp, #128]	; 0x80
  404120:	f001 ff58 	bl	405fd4 <_Balloc>
  404124:	f04f 33ff 	mov.w	r3, #4294967295
  404128:	9306      	str	r3, [sp, #24]
  40412a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40412c:	930d      	str	r3, [sp, #52]	; 0x34
  40412e:	2301      	movs	r3, #1
  404130:	9007      	str	r0, [sp, #28]
  404132:	9221      	str	r2, [sp, #132]	; 0x84
  404134:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  404138:	9309      	str	r3, [sp, #36]	; 0x24
  40413a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40413c:	2b00      	cmp	r3, #0
  40413e:	f2c0 80d1 	blt.w	4042e4 <_dtoa_r+0x3bc>
  404142:	9a04      	ldr	r2, [sp, #16]
  404144:	2a0e      	cmp	r2, #14
  404146:	f300 80cd 	bgt.w	4042e4 <_dtoa_r+0x3bc>
  40414a:	4b2d      	ldr	r3, [pc, #180]	; (404200 <_dtoa_r+0x2d8>)
  40414c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404150:	e9d3 3400 	ldrd	r3, r4, [r3]
  404154:	e9cd 3402 	strd	r3, r4, [sp, #8]
  404158:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40415a:	2b00      	cmp	r3, #0
  40415c:	f2c0 8300 	blt.w	404760 <_dtoa_r+0x838>
  404160:	4656      	mov	r6, sl
  404162:	465f      	mov	r7, fp
  404164:	4650      	mov	r0, sl
  404166:	4659      	mov	r1, fp
  404168:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  40416c:	4652      	mov	r2, sl
  40416e:	465b      	mov	r3, fp
  404170:	f003 f9b2 	bl	4074d8 <__aeabi_ddiv>
  404174:	f003 fb36 	bl	4077e4 <__aeabi_d2iz>
  404178:	4604      	mov	r4, r0
  40417a:	f003 f81d 	bl	4071b8 <__aeabi_i2d>
  40417e:	4652      	mov	r2, sl
  404180:	465b      	mov	r3, fp
  404182:	f003 f87f 	bl	407284 <__aeabi_dmul>
  404186:	460b      	mov	r3, r1
  404188:	4602      	mov	r2, r0
  40418a:	4639      	mov	r1, r7
  40418c:	4630      	mov	r0, r6
  40418e:	f002 fec5 	bl	406f1c <__aeabi_dsub>
  404192:	9d07      	ldr	r5, [sp, #28]
  404194:	f104 0330 	add.w	r3, r4, #48	; 0x30
  404198:	702b      	strb	r3, [r5, #0]
  40419a:	9b06      	ldr	r3, [sp, #24]
  40419c:	2b01      	cmp	r3, #1
  40419e:	4606      	mov	r6, r0
  4041a0:	460f      	mov	r7, r1
  4041a2:	f105 0501 	add.w	r5, r5, #1
  4041a6:	d062      	beq.n	40426e <_dtoa_r+0x346>
  4041a8:	2200      	movs	r2, #0
  4041aa:	4b18      	ldr	r3, [pc, #96]	; (40420c <_dtoa_r+0x2e4>)
  4041ac:	f003 f86a 	bl	407284 <__aeabi_dmul>
  4041b0:	2200      	movs	r2, #0
  4041b2:	2300      	movs	r3, #0
  4041b4:	4606      	mov	r6, r0
  4041b6:	460f      	mov	r7, r1
  4041b8:	f003 facc 	bl	407754 <__aeabi_dcmpeq>
  4041bc:	2800      	cmp	r0, #0
  4041be:	d17e      	bne.n	4042be <_dtoa_r+0x396>
  4041c0:	f8cd 9014 	str.w	r9, [sp, #20]
  4041c4:	f8dd a018 	ldr.w	sl, [sp, #24]
  4041c8:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4041cc:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4041d0:	e029      	b.n	404226 <_dtoa_r+0x2fe>
  4041d2:	bf00      	nop
  4041d4:	f3af 8000 	nop.w
  4041d8:	636f4361 	.word	0x636f4361
  4041dc:	3fd287a7 	.word	0x3fd287a7
  4041e0:	8b60c8b3 	.word	0x8b60c8b3
  4041e4:	3fc68a28 	.word	0x3fc68a28
  4041e8:	509f79fb 	.word	0x509f79fb
  4041ec:	3fd34413 	.word	0x3fd34413
  4041f0:	7ff00000 	.word	0x7ff00000
  4041f4:	00407c31 	.word	0x00407c31
  4041f8:	00407c70 	.word	0x00407c70
  4041fc:	3ff80000 	.word	0x3ff80000
  404200:	00407c80 	.word	0x00407c80
  404204:	00407c64 	.word	0x00407c64
  404208:	00407c30 	.word	0x00407c30
  40420c:	40240000 	.word	0x40240000
  404210:	f003 f838 	bl	407284 <__aeabi_dmul>
  404214:	2200      	movs	r2, #0
  404216:	2300      	movs	r3, #0
  404218:	4606      	mov	r6, r0
  40421a:	460f      	mov	r7, r1
  40421c:	f003 fa9a 	bl	407754 <__aeabi_dcmpeq>
  404220:	2800      	cmp	r0, #0
  404222:	f040 83b7 	bne.w	404994 <_dtoa_r+0xa6c>
  404226:	4642      	mov	r2, r8
  404228:	464b      	mov	r3, r9
  40422a:	4630      	mov	r0, r6
  40422c:	4639      	mov	r1, r7
  40422e:	f003 f953 	bl	4074d8 <__aeabi_ddiv>
  404232:	f003 fad7 	bl	4077e4 <__aeabi_d2iz>
  404236:	4604      	mov	r4, r0
  404238:	f002 ffbe 	bl	4071b8 <__aeabi_i2d>
  40423c:	4642      	mov	r2, r8
  40423e:	464b      	mov	r3, r9
  404240:	f003 f820 	bl	407284 <__aeabi_dmul>
  404244:	4602      	mov	r2, r0
  404246:	460b      	mov	r3, r1
  404248:	4630      	mov	r0, r6
  40424a:	4639      	mov	r1, r7
  40424c:	f002 fe66 	bl	406f1c <__aeabi_dsub>
  404250:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  404254:	f805 eb01 	strb.w	lr, [r5], #1
  404258:	ebcb 0e05 	rsb	lr, fp, r5
  40425c:	45d6      	cmp	lr, sl
  40425e:	4606      	mov	r6, r0
  404260:	460f      	mov	r7, r1
  404262:	f04f 0200 	mov.w	r2, #0
  404266:	4bb0      	ldr	r3, [pc, #704]	; (404528 <_dtoa_r+0x600>)
  404268:	d1d2      	bne.n	404210 <_dtoa_r+0x2e8>
  40426a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40426e:	4632      	mov	r2, r6
  404270:	463b      	mov	r3, r7
  404272:	4630      	mov	r0, r6
  404274:	4639      	mov	r1, r7
  404276:	f002 fe53 	bl	406f20 <__adddf3>
  40427a:	4606      	mov	r6, r0
  40427c:	460f      	mov	r7, r1
  40427e:	4602      	mov	r2, r0
  404280:	460b      	mov	r3, r1
  404282:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404286:	f003 fa6f 	bl	407768 <__aeabi_dcmplt>
  40428a:	b940      	cbnz	r0, 40429e <_dtoa_r+0x376>
  40428c:	4632      	mov	r2, r6
  40428e:	463b      	mov	r3, r7
  404290:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404294:	f003 fa5e 	bl	407754 <__aeabi_dcmpeq>
  404298:	b188      	cbz	r0, 4042be <_dtoa_r+0x396>
  40429a:	07e3      	lsls	r3, r4, #31
  40429c:	d50f      	bpl.n	4042be <_dtoa_r+0x396>
  40429e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4042a2:	9a07      	ldr	r2, [sp, #28]
  4042a4:	1e6b      	subs	r3, r5, #1
  4042a6:	e004      	b.n	4042b2 <_dtoa_r+0x38a>
  4042a8:	429a      	cmp	r2, r3
  4042aa:	f000 842c 	beq.w	404b06 <_dtoa_r+0xbde>
  4042ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4042b2:	2c39      	cmp	r4, #57	; 0x39
  4042b4:	f103 0501 	add.w	r5, r3, #1
  4042b8:	d0f6      	beq.n	4042a8 <_dtoa_r+0x380>
  4042ba:	3401      	adds	r4, #1
  4042bc:	701c      	strb	r4, [r3, #0]
  4042be:	9908      	ldr	r1, [sp, #32]
  4042c0:	4648      	mov	r0, r9
  4042c2:	f001 fead 	bl	406020 <_Bfree>
  4042c6:	2200      	movs	r2, #0
  4042c8:	9b04      	ldr	r3, [sp, #16]
  4042ca:	702a      	strb	r2, [r5, #0]
  4042cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4042ce:	3301      	adds	r3, #1
  4042d0:	6013      	str	r3, [r2, #0]
  4042d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042d4:	2b00      	cmp	r3, #0
  4042d6:	f000 83a7 	beq.w	404a28 <_dtoa_r+0xb00>
  4042da:	9807      	ldr	r0, [sp, #28]
  4042dc:	601d      	str	r5, [r3, #0]
  4042de:	b017      	add	sp, #92	; 0x5c
  4042e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4042e6:	2a00      	cmp	r2, #0
  4042e8:	f000 8112 	beq.w	404510 <_dtoa_r+0x5e8>
  4042ec:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4042ee:	2a01      	cmp	r2, #1
  4042f0:	f340 8258 	ble.w	4047a4 <_dtoa_r+0x87c>
  4042f4:	9b06      	ldr	r3, [sp, #24]
  4042f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4042f8:	1e5f      	subs	r7, r3, #1
  4042fa:	42ba      	cmp	r2, r7
  4042fc:	f2c0 8397 	blt.w	404a2e <_dtoa_r+0xb06>
  404300:	1bd7      	subs	r7, r2, r7
  404302:	9b06      	ldr	r3, [sp, #24]
  404304:	2b00      	cmp	r3, #0
  404306:	f2c0 848a 	blt.w	404c1e <_dtoa_r+0xcf6>
  40430a:	9d05      	ldr	r5, [sp, #20]
  40430c:	9b06      	ldr	r3, [sp, #24]
  40430e:	9a05      	ldr	r2, [sp, #20]
  404310:	441a      	add	r2, r3
  404312:	9205      	str	r2, [sp, #20]
  404314:	9a02      	ldr	r2, [sp, #8]
  404316:	2101      	movs	r1, #1
  404318:	441a      	add	r2, r3
  40431a:	4648      	mov	r0, r9
  40431c:	9202      	str	r2, [sp, #8]
  40431e:	f001 ff17 	bl	406150 <__i2b>
  404322:	4606      	mov	r6, r0
  404324:	b165      	cbz	r5, 404340 <_dtoa_r+0x418>
  404326:	9902      	ldr	r1, [sp, #8]
  404328:	2900      	cmp	r1, #0
  40432a:	460b      	mov	r3, r1
  40432c:	dd08      	ble.n	404340 <_dtoa_r+0x418>
  40432e:	42a9      	cmp	r1, r5
  404330:	9a05      	ldr	r2, [sp, #20]
  404332:	bfa8      	it	ge
  404334:	462b      	movge	r3, r5
  404336:	1ad2      	subs	r2, r2, r3
  404338:	1aed      	subs	r5, r5, r3
  40433a:	1acb      	subs	r3, r1, r3
  40433c:	9205      	str	r2, [sp, #20]
  40433e:	9302      	str	r3, [sp, #8]
  404340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404342:	2b00      	cmp	r3, #0
  404344:	f340 82fc 	ble.w	404940 <_dtoa_r+0xa18>
  404348:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40434a:	2a00      	cmp	r2, #0
  40434c:	f000 8201 	beq.w	404752 <_dtoa_r+0x82a>
  404350:	2f00      	cmp	r7, #0
  404352:	f000 81fe 	beq.w	404752 <_dtoa_r+0x82a>
  404356:	4631      	mov	r1, r6
  404358:	463a      	mov	r2, r7
  40435a:	4648      	mov	r0, r9
  40435c:	f001 ff9a 	bl	406294 <__pow5mult>
  404360:	f8dd 8020 	ldr.w	r8, [sp, #32]
  404364:	4601      	mov	r1, r0
  404366:	4642      	mov	r2, r8
  404368:	4606      	mov	r6, r0
  40436a:	4648      	mov	r0, r9
  40436c:	f001 fefa 	bl	406164 <__multiply>
  404370:	4641      	mov	r1, r8
  404372:	4604      	mov	r4, r0
  404374:	4648      	mov	r0, r9
  404376:	f001 fe53 	bl	406020 <_Bfree>
  40437a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40437c:	1bdb      	subs	r3, r3, r7
  40437e:	930a      	str	r3, [sp, #40]	; 0x28
  404380:	f040 81e6 	bne.w	404750 <_dtoa_r+0x828>
  404384:	2101      	movs	r1, #1
  404386:	4648      	mov	r0, r9
  404388:	f001 fee2 	bl	406150 <__i2b>
  40438c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40438e:	4680      	mov	r8, r0
  404390:	2b00      	cmp	r3, #0
  404392:	f000 8219 	beq.w	4047c8 <_dtoa_r+0x8a0>
  404396:	4601      	mov	r1, r0
  404398:	461a      	mov	r2, r3
  40439a:	4648      	mov	r0, r9
  40439c:	f001 ff7a 	bl	406294 <__pow5mult>
  4043a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4043a2:	2b01      	cmp	r3, #1
  4043a4:	4680      	mov	r8, r0
  4043a6:	f340 82f8 	ble.w	40499a <_dtoa_r+0xa72>
  4043aa:	2700      	movs	r7, #0
  4043ac:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4043b0:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4043b4:	6918      	ldr	r0, [r3, #16]
  4043b6:	f001 fe7d 	bl	4060b4 <__hi0bits>
  4043ba:	f1c0 0020 	rsb	r0, r0, #32
  4043be:	9a02      	ldr	r2, [sp, #8]
  4043c0:	4410      	add	r0, r2
  4043c2:	f010 001f 	ands.w	r0, r0, #31
  4043c6:	f000 81f6 	beq.w	4047b6 <_dtoa_r+0x88e>
  4043ca:	f1c0 0320 	rsb	r3, r0, #32
  4043ce:	2b04      	cmp	r3, #4
  4043d0:	f340 84ca 	ble.w	404d68 <_dtoa_r+0xe40>
  4043d4:	9b05      	ldr	r3, [sp, #20]
  4043d6:	f1c0 001c 	rsb	r0, r0, #28
  4043da:	4403      	add	r3, r0
  4043dc:	9305      	str	r3, [sp, #20]
  4043de:	4613      	mov	r3, r2
  4043e0:	4403      	add	r3, r0
  4043e2:	4405      	add	r5, r0
  4043e4:	9302      	str	r3, [sp, #8]
  4043e6:	9b05      	ldr	r3, [sp, #20]
  4043e8:	2b00      	cmp	r3, #0
  4043ea:	dd05      	ble.n	4043f8 <_dtoa_r+0x4d0>
  4043ec:	4621      	mov	r1, r4
  4043ee:	461a      	mov	r2, r3
  4043f0:	4648      	mov	r0, r9
  4043f2:	f001 ff9f 	bl	406334 <__lshift>
  4043f6:	4604      	mov	r4, r0
  4043f8:	9b02      	ldr	r3, [sp, #8]
  4043fa:	2b00      	cmp	r3, #0
  4043fc:	dd05      	ble.n	40440a <_dtoa_r+0x4e2>
  4043fe:	4641      	mov	r1, r8
  404400:	461a      	mov	r2, r3
  404402:	4648      	mov	r0, r9
  404404:	f001 ff96 	bl	406334 <__lshift>
  404408:	4680      	mov	r8, r0
  40440a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40440c:	2b00      	cmp	r3, #0
  40440e:	f040 827c 	bne.w	40490a <_dtoa_r+0x9e2>
  404412:	9b06      	ldr	r3, [sp, #24]
  404414:	2b00      	cmp	r3, #0
  404416:	f340 8295 	ble.w	404944 <_dtoa_r+0xa1c>
  40441a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40441c:	2b00      	cmp	r3, #0
  40441e:	f040 81f5 	bne.w	40480c <_dtoa_r+0x8e4>
  404422:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404426:	9f06      	ldr	r7, [sp, #24]
  404428:	465d      	mov	r5, fp
  40442a:	e002      	b.n	404432 <_dtoa_r+0x50a>
  40442c:	f001 fe02 	bl	406034 <__multadd>
  404430:	4604      	mov	r4, r0
  404432:	4641      	mov	r1, r8
  404434:	4620      	mov	r0, r4
  404436:	f7ff fce3 	bl	403e00 <quorem>
  40443a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40443e:	f805 ab01 	strb.w	sl, [r5], #1
  404442:	ebcb 0305 	rsb	r3, fp, r5
  404446:	42bb      	cmp	r3, r7
  404448:	f04f 020a 	mov.w	r2, #10
  40444c:	f04f 0300 	mov.w	r3, #0
  404450:	4621      	mov	r1, r4
  404452:	4648      	mov	r0, r9
  404454:	dbea      	blt.n	40442c <_dtoa_r+0x504>
  404456:	9b07      	ldr	r3, [sp, #28]
  404458:	9a06      	ldr	r2, [sp, #24]
  40445a:	2a01      	cmp	r2, #1
  40445c:	bfac      	ite	ge
  40445e:	189b      	addge	r3, r3, r2
  404460:	3301      	addlt	r3, #1
  404462:	461d      	mov	r5, r3
  404464:	f04f 0b00 	mov.w	fp, #0
  404468:	4621      	mov	r1, r4
  40446a:	2201      	movs	r2, #1
  40446c:	4648      	mov	r0, r9
  40446e:	f001 ff61 	bl	406334 <__lshift>
  404472:	4641      	mov	r1, r8
  404474:	9008      	str	r0, [sp, #32]
  404476:	f001 ffb5 	bl	4063e4 <__mcmp>
  40447a:	2800      	cmp	r0, #0
  40447c:	f340 830d 	ble.w	404a9a <_dtoa_r+0xb72>
  404480:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404484:	9907      	ldr	r1, [sp, #28]
  404486:	1e6b      	subs	r3, r5, #1
  404488:	e004      	b.n	404494 <_dtoa_r+0x56c>
  40448a:	428b      	cmp	r3, r1
  40448c:	f000 8278 	beq.w	404980 <_dtoa_r+0xa58>
  404490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404494:	2a39      	cmp	r2, #57	; 0x39
  404496:	f103 0501 	add.w	r5, r3, #1
  40449a:	d0f6      	beq.n	40448a <_dtoa_r+0x562>
  40449c:	3201      	adds	r2, #1
  40449e:	701a      	strb	r2, [r3, #0]
  4044a0:	4641      	mov	r1, r8
  4044a2:	4648      	mov	r0, r9
  4044a4:	f001 fdbc 	bl	406020 <_Bfree>
  4044a8:	2e00      	cmp	r6, #0
  4044aa:	f43f af08 	beq.w	4042be <_dtoa_r+0x396>
  4044ae:	f1bb 0f00 	cmp.w	fp, #0
  4044b2:	d005      	beq.n	4044c0 <_dtoa_r+0x598>
  4044b4:	45b3      	cmp	fp, r6
  4044b6:	d003      	beq.n	4044c0 <_dtoa_r+0x598>
  4044b8:	4659      	mov	r1, fp
  4044ba:	4648      	mov	r0, r9
  4044bc:	f001 fdb0 	bl	406020 <_Bfree>
  4044c0:	4631      	mov	r1, r6
  4044c2:	4648      	mov	r0, r9
  4044c4:	f001 fdac 	bl	406020 <_Bfree>
  4044c8:	e6f9      	b.n	4042be <_dtoa_r+0x396>
  4044ca:	2301      	movs	r3, #1
  4044cc:	930c      	str	r3, [sp, #48]	; 0x30
  4044ce:	e5e3      	b.n	404098 <_dtoa_r+0x170>
  4044d0:	f8dd 8010 	ldr.w	r8, [sp, #16]
  4044d4:	4640      	mov	r0, r8
  4044d6:	f002 fe6f 	bl	4071b8 <__aeabi_i2d>
  4044da:	4602      	mov	r2, r0
  4044dc:	460b      	mov	r3, r1
  4044de:	4630      	mov	r0, r6
  4044e0:	4639      	mov	r1, r7
  4044e2:	f003 f937 	bl	407754 <__aeabi_dcmpeq>
  4044e6:	2800      	cmp	r0, #0
  4044e8:	f47f adc2 	bne.w	404070 <_dtoa_r+0x148>
  4044ec:	f108 33ff 	add.w	r3, r8, #4294967295
  4044f0:	9304      	str	r3, [sp, #16]
  4044f2:	e5bd      	b.n	404070 <_dtoa_r+0x148>
  4044f4:	9a05      	ldr	r2, [sp, #20]
  4044f6:	9b04      	ldr	r3, [sp, #16]
  4044f8:	1ad2      	subs	r2, r2, r3
  4044fa:	425b      	negs	r3, r3
  4044fc:	930a      	str	r3, [sp, #40]	; 0x28
  4044fe:	2300      	movs	r3, #0
  404500:	9205      	str	r2, [sp, #20]
  404502:	930b      	str	r3, [sp, #44]	; 0x2c
  404504:	e5da      	b.n	4040bc <_dtoa_r+0x194>
  404506:	425b      	negs	r3, r3
  404508:	9305      	str	r3, [sp, #20]
  40450a:	2300      	movs	r3, #0
  40450c:	9302      	str	r3, [sp, #8]
  40450e:	e5ca      	b.n	4040a6 <_dtoa_r+0x17e>
  404510:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404512:	9d05      	ldr	r5, [sp, #20]
  404514:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404516:	e705      	b.n	404324 <_dtoa_r+0x3fc>
  404518:	f1c3 0820 	rsb	r8, r3, #32
  40451c:	fa0a f008 	lsl.w	r0, sl, r8
  404520:	e573      	b.n	40400a <_dtoa_r+0xe2>
  404522:	900c      	str	r0, [sp, #48]	; 0x30
  404524:	e5b8      	b.n	404098 <_dtoa_r+0x170>
  404526:	bf00      	nop
  404528:	40240000 	.word	0x40240000
  40452c:	2300      	movs	r3, #0
  40452e:	9309      	str	r3, [sp, #36]	; 0x24
  404530:	9b04      	ldr	r3, [sp, #16]
  404532:	9a21      	ldr	r2, [sp, #132]	; 0x84
  404534:	4413      	add	r3, r2
  404536:	930d      	str	r3, [sp, #52]	; 0x34
  404538:	3301      	adds	r3, #1
  40453a:	2b00      	cmp	r3, #0
  40453c:	9306      	str	r3, [sp, #24]
  40453e:	f340 8283 	ble.w	404a48 <_dtoa_r+0xb20>
  404542:	9c06      	ldr	r4, [sp, #24]
  404544:	4626      	mov	r6, r4
  404546:	2100      	movs	r1, #0
  404548:	2e17      	cmp	r6, #23
  40454a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40454e:	d90b      	bls.n	404568 <_dtoa_r+0x640>
  404550:	2201      	movs	r2, #1
  404552:	2304      	movs	r3, #4
  404554:	005b      	lsls	r3, r3, #1
  404556:	f103 0014 	add.w	r0, r3, #20
  40455a:	42b0      	cmp	r0, r6
  40455c:	4611      	mov	r1, r2
  40455e:	f102 0201 	add.w	r2, r2, #1
  404562:	d9f7      	bls.n	404554 <_dtoa_r+0x62c>
  404564:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404568:	4648      	mov	r0, r9
  40456a:	f001 fd33 	bl	405fd4 <_Balloc>
  40456e:	2c0e      	cmp	r4, #14
  404570:	9007      	str	r0, [sp, #28]
  404572:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  404576:	f63f ade0 	bhi.w	40413a <_dtoa_r+0x212>
  40457a:	2d00      	cmp	r5, #0
  40457c:	f43f addd 	beq.w	40413a <_dtoa_r+0x212>
  404580:	9904      	ldr	r1, [sp, #16]
  404582:	4657      	mov	r7, sl
  404584:	46d8      	mov	r8, fp
  404586:	2900      	cmp	r1, #0
  404588:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  40458c:	f340 8292 	ble.w	404ab4 <_dtoa_r+0xb8c>
  404590:	4b91      	ldr	r3, [pc, #580]	; (4047d8 <_dtoa_r+0x8b0>)
  404592:	f001 020f 	and.w	r2, r1, #15
  404596:	110e      	asrs	r6, r1, #4
  404598:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40459c:	06f0      	lsls	r0, r6, #27
  40459e:	e9d3 4500 	ldrd	r4, r5, [r3]
  4045a2:	f140 824c 	bpl.w	404a3e <_dtoa_r+0xb16>
  4045a6:	4b8d      	ldr	r3, [pc, #564]	; (4047dc <_dtoa_r+0x8b4>)
  4045a8:	4650      	mov	r0, sl
  4045aa:	4659      	mov	r1, fp
  4045ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4045b0:	f002 ff92 	bl	4074d8 <__aeabi_ddiv>
  4045b4:	f006 060f 	and.w	r6, r6, #15
  4045b8:	4682      	mov	sl, r0
  4045ba:	468b      	mov	fp, r1
  4045bc:	f04f 0803 	mov.w	r8, #3
  4045c0:	b186      	cbz	r6, 4045e4 <_dtoa_r+0x6bc>
  4045c2:	4f86      	ldr	r7, [pc, #536]	; (4047dc <_dtoa_r+0x8b4>)
  4045c4:	07f1      	lsls	r1, r6, #31
  4045c6:	d509      	bpl.n	4045dc <_dtoa_r+0x6b4>
  4045c8:	4620      	mov	r0, r4
  4045ca:	4629      	mov	r1, r5
  4045cc:	e9d7 2300 	ldrd	r2, r3, [r7]
  4045d0:	f002 fe58 	bl	407284 <__aeabi_dmul>
  4045d4:	f108 0801 	add.w	r8, r8, #1
  4045d8:	4604      	mov	r4, r0
  4045da:	460d      	mov	r5, r1
  4045dc:	1076      	asrs	r6, r6, #1
  4045de:	f107 0708 	add.w	r7, r7, #8
  4045e2:	d1ef      	bne.n	4045c4 <_dtoa_r+0x69c>
  4045e4:	4622      	mov	r2, r4
  4045e6:	462b      	mov	r3, r5
  4045e8:	4650      	mov	r0, sl
  4045ea:	4659      	mov	r1, fp
  4045ec:	f002 ff74 	bl	4074d8 <__aeabi_ddiv>
  4045f0:	4606      	mov	r6, r0
  4045f2:	460f      	mov	r7, r1
  4045f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4045f6:	b143      	cbz	r3, 40460a <_dtoa_r+0x6e2>
  4045f8:	2200      	movs	r2, #0
  4045fa:	4b79      	ldr	r3, [pc, #484]	; (4047e0 <_dtoa_r+0x8b8>)
  4045fc:	4630      	mov	r0, r6
  4045fe:	4639      	mov	r1, r7
  404600:	f003 f8b2 	bl	407768 <__aeabi_dcmplt>
  404604:	2800      	cmp	r0, #0
  404606:	f040 8320 	bne.w	404c4a <_dtoa_r+0xd22>
  40460a:	4640      	mov	r0, r8
  40460c:	f002 fdd4 	bl	4071b8 <__aeabi_i2d>
  404610:	4632      	mov	r2, r6
  404612:	463b      	mov	r3, r7
  404614:	f002 fe36 	bl	407284 <__aeabi_dmul>
  404618:	4b72      	ldr	r3, [pc, #456]	; (4047e4 <_dtoa_r+0x8bc>)
  40461a:	2200      	movs	r2, #0
  40461c:	f002 fc80 	bl	406f20 <__adddf3>
  404620:	9b06      	ldr	r3, [sp, #24]
  404622:	4604      	mov	r4, r0
  404624:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404628:	2b00      	cmp	r3, #0
  40462a:	f000 81df 	beq.w	4049ec <_dtoa_r+0xac4>
  40462e:	9b04      	ldr	r3, [sp, #16]
  404630:	f8dd 8018 	ldr.w	r8, [sp, #24]
  404634:	9311      	str	r3, [sp, #68]	; 0x44
  404636:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404638:	2b00      	cmp	r3, #0
  40463a:	f000 8297 	beq.w	404b6c <_dtoa_r+0xc44>
  40463e:	4b66      	ldr	r3, [pc, #408]	; (4047d8 <_dtoa_r+0x8b0>)
  404640:	4969      	ldr	r1, [pc, #420]	; (4047e8 <_dtoa_r+0x8c0>)
  404642:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  404646:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40464a:	2000      	movs	r0, #0
  40464c:	f002 ff44 	bl	4074d8 <__aeabi_ddiv>
  404650:	4622      	mov	r2, r4
  404652:	462b      	mov	r3, r5
  404654:	f002 fc62 	bl	406f1c <__aeabi_dsub>
  404658:	4682      	mov	sl, r0
  40465a:	468b      	mov	fp, r1
  40465c:	4630      	mov	r0, r6
  40465e:	4639      	mov	r1, r7
  404660:	f003 f8c0 	bl	4077e4 <__aeabi_d2iz>
  404664:	4604      	mov	r4, r0
  404666:	f002 fda7 	bl	4071b8 <__aeabi_i2d>
  40466a:	4602      	mov	r2, r0
  40466c:	460b      	mov	r3, r1
  40466e:	4630      	mov	r0, r6
  404670:	4639      	mov	r1, r7
  404672:	f002 fc53 	bl	406f1c <__aeabi_dsub>
  404676:	3430      	adds	r4, #48	; 0x30
  404678:	9d07      	ldr	r5, [sp, #28]
  40467a:	b2e4      	uxtb	r4, r4
  40467c:	4606      	mov	r6, r0
  40467e:	460f      	mov	r7, r1
  404680:	702c      	strb	r4, [r5, #0]
  404682:	4602      	mov	r2, r0
  404684:	460b      	mov	r3, r1
  404686:	4650      	mov	r0, sl
  404688:	4659      	mov	r1, fp
  40468a:	3501      	adds	r5, #1
  40468c:	f003 f88a 	bl	4077a4 <__aeabi_dcmpgt>
  404690:	2800      	cmp	r0, #0
  404692:	d14c      	bne.n	40472e <_dtoa_r+0x806>
  404694:	4632      	mov	r2, r6
  404696:	463b      	mov	r3, r7
  404698:	2000      	movs	r0, #0
  40469a:	4951      	ldr	r1, [pc, #324]	; (4047e0 <_dtoa_r+0x8b8>)
  40469c:	f002 fc3e 	bl	406f1c <__aeabi_dsub>
  4046a0:	4602      	mov	r2, r0
  4046a2:	460b      	mov	r3, r1
  4046a4:	4650      	mov	r0, sl
  4046a6:	4659      	mov	r1, fp
  4046a8:	f003 f87c 	bl	4077a4 <__aeabi_dcmpgt>
  4046ac:	2800      	cmp	r0, #0
  4046ae:	f040 830d 	bne.w	404ccc <_dtoa_r+0xda4>
  4046b2:	f1b8 0f01 	cmp.w	r8, #1
  4046b6:	f340 81b3 	ble.w	404a20 <_dtoa_r+0xaf8>
  4046ba:	9b07      	ldr	r3, [sp, #28]
  4046bc:	4498      	add	r8, r3
  4046be:	e00d      	b.n	4046dc <_dtoa_r+0x7b4>
  4046c0:	2000      	movs	r0, #0
  4046c2:	4947      	ldr	r1, [pc, #284]	; (4047e0 <_dtoa_r+0x8b8>)
  4046c4:	f002 fc2a 	bl	406f1c <__aeabi_dsub>
  4046c8:	4652      	mov	r2, sl
  4046ca:	465b      	mov	r3, fp
  4046cc:	f003 f84c 	bl	407768 <__aeabi_dcmplt>
  4046d0:	2800      	cmp	r0, #0
  4046d2:	f040 82fb 	bne.w	404ccc <_dtoa_r+0xda4>
  4046d6:	4545      	cmp	r5, r8
  4046d8:	f000 81a2 	beq.w	404a20 <_dtoa_r+0xaf8>
  4046dc:	4650      	mov	r0, sl
  4046de:	4659      	mov	r1, fp
  4046e0:	2200      	movs	r2, #0
  4046e2:	4b42      	ldr	r3, [pc, #264]	; (4047ec <_dtoa_r+0x8c4>)
  4046e4:	f002 fdce 	bl	407284 <__aeabi_dmul>
  4046e8:	2200      	movs	r2, #0
  4046ea:	4b40      	ldr	r3, [pc, #256]	; (4047ec <_dtoa_r+0x8c4>)
  4046ec:	4682      	mov	sl, r0
  4046ee:	468b      	mov	fp, r1
  4046f0:	4630      	mov	r0, r6
  4046f2:	4639      	mov	r1, r7
  4046f4:	f002 fdc6 	bl	407284 <__aeabi_dmul>
  4046f8:	460f      	mov	r7, r1
  4046fa:	4606      	mov	r6, r0
  4046fc:	f003 f872 	bl	4077e4 <__aeabi_d2iz>
  404700:	4604      	mov	r4, r0
  404702:	f002 fd59 	bl	4071b8 <__aeabi_i2d>
  404706:	4602      	mov	r2, r0
  404708:	460b      	mov	r3, r1
  40470a:	4630      	mov	r0, r6
  40470c:	4639      	mov	r1, r7
  40470e:	f002 fc05 	bl	406f1c <__aeabi_dsub>
  404712:	3430      	adds	r4, #48	; 0x30
  404714:	b2e4      	uxtb	r4, r4
  404716:	4652      	mov	r2, sl
  404718:	465b      	mov	r3, fp
  40471a:	f805 4b01 	strb.w	r4, [r5], #1
  40471e:	4606      	mov	r6, r0
  404720:	460f      	mov	r7, r1
  404722:	f003 f821 	bl	407768 <__aeabi_dcmplt>
  404726:	4632      	mov	r2, r6
  404728:	463b      	mov	r3, r7
  40472a:	2800      	cmp	r0, #0
  40472c:	d0c8      	beq.n	4046c0 <_dtoa_r+0x798>
  40472e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404730:	9304      	str	r3, [sp, #16]
  404732:	e5c4      	b.n	4042be <_dtoa_r+0x396>
  404734:	2300      	movs	r3, #0
  404736:	9309      	str	r3, [sp, #36]	; 0x24
  404738:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40473a:	2b00      	cmp	r3, #0
  40473c:	f340 8189 	ble.w	404a52 <_dtoa_r+0xb2a>
  404740:	461e      	mov	r6, r3
  404742:	461c      	mov	r4, r3
  404744:	930d      	str	r3, [sp, #52]	; 0x34
  404746:	9306      	str	r3, [sp, #24]
  404748:	e6fd      	b.n	404546 <_dtoa_r+0x61e>
  40474a:	2301      	movs	r3, #1
  40474c:	9309      	str	r3, [sp, #36]	; 0x24
  40474e:	e7f3      	b.n	404738 <_dtoa_r+0x810>
  404750:	9408      	str	r4, [sp, #32]
  404752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404754:	9908      	ldr	r1, [sp, #32]
  404756:	4648      	mov	r0, r9
  404758:	f001 fd9c 	bl	406294 <__pow5mult>
  40475c:	4604      	mov	r4, r0
  40475e:	e611      	b.n	404384 <_dtoa_r+0x45c>
  404760:	9b06      	ldr	r3, [sp, #24]
  404762:	2b00      	cmp	r3, #0
  404764:	f73f acfc 	bgt.w	404160 <_dtoa_r+0x238>
  404768:	f040 82da 	bne.w	404d20 <_dtoa_r+0xdf8>
  40476c:	2200      	movs	r2, #0
  40476e:	4b20      	ldr	r3, [pc, #128]	; (4047f0 <_dtoa_r+0x8c8>)
  404770:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404774:	f002 fd86 	bl	407284 <__aeabi_dmul>
  404778:	4652      	mov	r2, sl
  40477a:	465b      	mov	r3, fp
  40477c:	f003 f808 	bl	407790 <__aeabi_dcmpge>
  404780:	f8dd 8018 	ldr.w	r8, [sp, #24]
  404784:	4646      	mov	r6, r8
  404786:	2800      	cmp	r0, #0
  404788:	f000 80f2 	beq.w	404970 <_dtoa_r+0xa48>
  40478c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40478e:	9d07      	ldr	r5, [sp, #28]
  404790:	43db      	mvns	r3, r3
  404792:	9304      	str	r3, [sp, #16]
  404794:	4641      	mov	r1, r8
  404796:	4648      	mov	r0, r9
  404798:	f001 fc42 	bl	406020 <_Bfree>
  40479c:	2e00      	cmp	r6, #0
  40479e:	f43f ad8e 	beq.w	4042be <_dtoa_r+0x396>
  4047a2:	e68d      	b.n	4044c0 <_dtoa_r+0x598>
  4047a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4047a6:	2a00      	cmp	r2, #0
  4047a8:	f000 8241 	beq.w	404c2e <_dtoa_r+0xd06>
  4047ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4047b0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4047b2:	9d05      	ldr	r5, [sp, #20]
  4047b4:	e5ab      	b.n	40430e <_dtoa_r+0x3e6>
  4047b6:	201c      	movs	r0, #28
  4047b8:	9b05      	ldr	r3, [sp, #20]
  4047ba:	4403      	add	r3, r0
  4047bc:	9305      	str	r3, [sp, #20]
  4047be:	9b02      	ldr	r3, [sp, #8]
  4047c0:	4403      	add	r3, r0
  4047c2:	4405      	add	r5, r0
  4047c4:	9302      	str	r3, [sp, #8]
  4047c6:	e60e      	b.n	4043e6 <_dtoa_r+0x4be>
  4047c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4047ca:	2b01      	cmp	r3, #1
  4047cc:	f340 8282 	ble.w	404cd4 <_dtoa_r+0xdac>
  4047d0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4047d2:	2001      	movs	r0, #1
  4047d4:	e5f3      	b.n	4043be <_dtoa_r+0x496>
  4047d6:	bf00      	nop
  4047d8:	00407c80 	.word	0x00407c80
  4047dc:	00407d48 	.word	0x00407d48
  4047e0:	3ff00000 	.word	0x3ff00000
  4047e4:	401c0000 	.word	0x401c0000
  4047e8:	3fe00000 	.word	0x3fe00000
  4047ec:	40240000 	.word	0x40240000
  4047f0:	40140000 	.word	0x40140000
  4047f4:	4631      	mov	r1, r6
  4047f6:	2300      	movs	r3, #0
  4047f8:	220a      	movs	r2, #10
  4047fa:	4648      	mov	r0, r9
  4047fc:	f001 fc1a 	bl	406034 <__multadd>
  404800:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404802:	2b00      	cmp	r3, #0
  404804:	4606      	mov	r6, r0
  404806:	f340 8297 	ble.w	404d38 <_dtoa_r+0xe10>
  40480a:	9306      	str	r3, [sp, #24]
  40480c:	2d00      	cmp	r5, #0
  40480e:	dd05      	ble.n	40481c <_dtoa_r+0x8f4>
  404810:	4631      	mov	r1, r6
  404812:	462a      	mov	r2, r5
  404814:	4648      	mov	r0, r9
  404816:	f001 fd8d 	bl	406334 <__lshift>
  40481a:	4606      	mov	r6, r0
  40481c:	2f00      	cmp	r7, #0
  40481e:	f040 817c 	bne.w	404b1a <_dtoa_r+0xbf2>
  404822:	9605      	str	r6, [sp, #20]
  404824:	9b06      	ldr	r3, [sp, #24]
  404826:	9a07      	ldr	r2, [sp, #28]
  404828:	f8dd b014 	ldr.w	fp, [sp, #20]
  40482c:	3b01      	subs	r3, #1
  40482e:	18d3      	adds	r3, r2, r3
  404830:	9308      	str	r3, [sp, #32]
  404832:	f00a 0301 	and.w	r3, sl, #1
  404836:	9309      	str	r3, [sp, #36]	; 0x24
  404838:	4617      	mov	r7, r2
  40483a:	46c2      	mov	sl, r8
  40483c:	4651      	mov	r1, sl
  40483e:	4620      	mov	r0, r4
  404840:	f7ff fade 	bl	403e00 <quorem>
  404844:	4631      	mov	r1, r6
  404846:	4605      	mov	r5, r0
  404848:	4620      	mov	r0, r4
  40484a:	f001 fdcb 	bl	4063e4 <__mcmp>
  40484e:	465a      	mov	r2, fp
  404850:	9002      	str	r0, [sp, #8]
  404852:	4651      	mov	r1, sl
  404854:	4648      	mov	r0, r9
  404856:	f001 fde5 	bl	406424 <__mdiff>
  40485a:	68c2      	ldr	r2, [r0, #12]
  40485c:	4680      	mov	r8, r0
  40485e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404862:	2a00      	cmp	r2, #0
  404864:	d149      	bne.n	4048fa <_dtoa_r+0x9d2>
  404866:	4601      	mov	r1, r0
  404868:	4620      	mov	r0, r4
  40486a:	9306      	str	r3, [sp, #24]
  40486c:	f001 fdba 	bl	4063e4 <__mcmp>
  404870:	4641      	mov	r1, r8
  404872:	9005      	str	r0, [sp, #20]
  404874:	4648      	mov	r0, r9
  404876:	f001 fbd3 	bl	406020 <_Bfree>
  40487a:	9a05      	ldr	r2, [sp, #20]
  40487c:	9b06      	ldr	r3, [sp, #24]
  40487e:	b92a      	cbnz	r2, 40488c <_dtoa_r+0x964>
  404880:	9920      	ldr	r1, [sp, #128]	; 0x80
  404882:	b919      	cbnz	r1, 40488c <_dtoa_r+0x964>
  404884:	9909      	ldr	r1, [sp, #36]	; 0x24
  404886:	2900      	cmp	r1, #0
  404888:	f000 8236 	beq.w	404cf8 <_dtoa_r+0xdd0>
  40488c:	9902      	ldr	r1, [sp, #8]
  40488e:	2900      	cmp	r1, #0
  404890:	f2c0 80e4 	blt.w	404a5c <_dtoa_r+0xb34>
  404894:	d105      	bne.n	4048a2 <_dtoa_r+0x97a>
  404896:	9920      	ldr	r1, [sp, #128]	; 0x80
  404898:	b919      	cbnz	r1, 4048a2 <_dtoa_r+0x97a>
  40489a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40489c:	2900      	cmp	r1, #0
  40489e:	f000 80dd 	beq.w	404a5c <_dtoa_r+0xb34>
  4048a2:	2a00      	cmp	r2, #0
  4048a4:	f300 814d 	bgt.w	404b42 <_dtoa_r+0xc1a>
  4048a8:	9a08      	ldr	r2, [sp, #32]
  4048aa:	703b      	strb	r3, [r7, #0]
  4048ac:	f107 0801 	add.w	r8, r7, #1
  4048b0:	4297      	cmp	r7, r2
  4048b2:	4645      	mov	r5, r8
  4048b4:	f000 8154 	beq.w	404b60 <_dtoa_r+0xc38>
  4048b8:	4621      	mov	r1, r4
  4048ba:	2300      	movs	r3, #0
  4048bc:	220a      	movs	r2, #10
  4048be:	4648      	mov	r0, r9
  4048c0:	f001 fbb8 	bl	406034 <__multadd>
  4048c4:	455e      	cmp	r6, fp
  4048c6:	4604      	mov	r4, r0
  4048c8:	4631      	mov	r1, r6
  4048ca:	f04f 0300 	mov.w	r3, #0
  4048ce:	f04f 020a 	mov.w	r2, #10
  4048d2:	4648      	mov	r0, r9
  4048d4:	d00b      	beq.n	4048ee <_dtoa_r+0x9c6>
  4048d6:	f001 fbad 	bl	406034 <__multadd>
  4048da:	4659      	mov	r1, fp
  4048dc:	4606      	mov	r6, r0
  4048de:	2300      	movs	r3, #0
  4048e0:	220a      	movs	r2, #10
  4048e2:	4648      	mov	r0, r9
  4048e4:	f001 fba6 	bl	406034 <__multadd>
  4048e8:	4647      	mov	r7, r8
  4048ea:	4683      	mov	fp, r0
  4048ec:	e7a6      	b.n	40483c <_dtoa_r+0x914>
  4048ee:	f001 fba1 	bl	406034 <__multadd>
  4048f2:	4647      	mov	r7, r8
  4048f4:	4606      	mov	r6, r0
  4048f6:	4683      	mov	fp, r0
  4048f8:	e7a0      	b.n	40483c <_dtoa_r+0x914>
  4048fa:	4601      	mov	r1, r0
  4048fc:	4648      	mov	r0, r9
  4048fe:	9305      	str	r3, [sp, #20]
  404900:	f001 fb8e 	bl	406020 <_Bfree>
  404904:	2201      	movs	r2, #1
  404906:	9b05      	ldr	r3, [sp, #20]
  404908:	e7c0      	b.n	40488c <_dtoa_r+0x964>
  40490a:	4641      	mov	r1, r8
  40490c:	4620      	mov	r0, r4
  40490e:	f001 fd69 	bl	4063e4 <__mcmp>
  404912:	2800      	cmp	r0, #0
  404914:	f6bf ad7d 	bge.w	404412 <_dtoa_r+0x4ea>
  404918:	4621      	mov	r1, r4
  40491a:	9c04      	ldr	r4, [sp, #16]
  40491c:	2300      	movs	r3, #0
  40491e:	3c01      	subs	r4, #1
  404920:	220a      	movs	r2, #10
  404922:	4648      	mov	r0, r9
  404924:	9404      	str	r4, [sp, #16]
  404926:	f001 fb85 	bl	406034 <__multadd>
  40492a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40492c:	4604      	mov	r4, r0
  40492e:	2b00      	cmp	r3, #0
  404930:	f47f af60 	bne.w	4047f4 <_dtoa_r+0x8cc>
  404934:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404936:	2b00      	cmp	r3, #0
  404938:	f340 81f6 	ble.w	404d28 <_dtoa_r+0xe00>
  40493c:	9306      	str	r3, [sp, #24]
  40493e:	e570      	b.n	404422 <_dtoa_r+0x4fa>
  404940:	9c08      	ldr	r4, [sp, #32]
  404942:	e51f      	b.n	404384 <_dtoa_r+0x45c>
  404944:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404946:	2b02      	cmp	r3, #2
  404948:	f77f ad67 	ble.w	40441a <_dtoa_r+0x4f2>
  40494c:	9b06      	ldr	r3, [sp, #24]
  40494e:	2b00      	cmp	r3, #0
  404950:	f040 8179 	bne.w	404c46 <_dtoa_r+0xd1e>
  404954:	4641      	mov	r1, r8
  404956:	2205      	movs	r2, #5
  404958:	4648      	mov	r0, r9
  40495a:	f001 fb6b 	bl	406034 <__multadd>
  40495e:	4601      	mov	r1, r0
  404960:	4680      	mov	r8, r0
  404962:	4620      	mov	r0, r4
  404964:	f001 fd3e 	bl	4063e4 <__mcmp>
  404968:	2800      	cmp	r0, #0
  40496a:	9408      	str	r4, [sp, #32]
  40496c:	f77f af0e 	ble.w	40478c <_dtoa_r+0x864>
  404970:	9a04      	ldr	r2, [sp, #16]
  404972:	9907      	ldr	r1, [sp, #28]
  404974:	2331      	movs	r3, #49	; 0x31
  404976:	3201      	adds	r2, #1
  404978:	9204      	str	r2, [sp, #16]
  40497a:	700b      	strb	r3, [r1, #0]
  40497c:	1c4d      	adds	r5, r1, #1
  40497e:	e709      	b.n	404794 <_dtoa_r+0x86c>
  404980:	9a04      	ldr	r2, [sp, #16]
  404982:	3201      	adds	r2, #1
  404984:	9204      	str	r2, [sp, #16]
  404986:	9a07      	ldr	r2, [sp, #28]
  404988:	2331      	movs	r3, #49	; 0x31
  40498a:	7013      	strb	r3, [r2, #0]
  40498c:	e588      	b.n	4044a0 <_dtoa_r+0x578>
  40498e:	2301      	movs	r3, #1
  404990:	9309      	str	r3, [sp, #36]	; 0x24
  404992:	e5cd      	b.n	404530 <_dtoa_r+0x608>
  404994:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404998:	e491      	b.n	4042be <_dtoa_r+0x396>
  40499a:	f1ba 0f00 	cmp.w	sl, #0
  40499e:	f47f ad04 	bne.w	4043aa <_dtoa_r+0x482>
  4049a2:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4049a6:	2b00      	cmp	r3, #0
  4049a8:	f040 813f 	bne.w	404c2a <_dtoa_r+0xd02>
  4049ac:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4049b0:	0d3f      	lsrs	r7, r7, #20
  4049b2:	053f      	lsls	r7, r7, #20
  4049b4:	b137      	cbz	r7, 4049c4 <_dtoa_r+0xa9c>
  4049b6:	9b05      	ldr	r3, [sp, #20]
  4049b8:	3301      	adds	r3, #1
  4049ba:	9305      	str	r3, [sp, #20]
  4049bc:	9b02      	ldr	r3, [sp, #8]
  4049be:	3301      	adds	r3, #1
  4049c0:	9302      	str	r3, [sp, #8]
  4049c2:	2701      	movs	r7, #1
  4049c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4049c6:	2001      	movs	r0, #1
  4049c8:	2b00      	cmp	r3, #0
  4049ca:	f43f acf8 	beq.w	4043be <_dtoa_r+0x496>
  4049ce:	e4ed      	b.n	4043ac <_dtoa_r+0x484>
  4049d0:	4640      	mov	r0, r8
  4049d2:	f002 fbf1 	bl	4071b8 <__aeabi_i2d>
  4049d6:	4632      	mov	r2, r6
  4049d8:	463b      	mov	r3, r7
  4049da:	f002 fc53 	bl	407284 <__aeabi_dmul>
  4049de:	2200      	movs	r2, #0
  4049e0:	4bbf      	ldr	r3, [pc, #764]	; (404ce0 <_dtoa_r+0xdb8>)
  4049e2:	f002 fa9d 	bl	406f20 <__adddf3>
  4049e6:	4604      	mov	r4, r0
  4049e8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4049ec:	4630      	mov	r0, r6
  4049ee:	4639      	mov	r1, r7
  4049f0:	2200      	movs	r2, #0
  4049f2:	4bbc      	ldr	r3, [pc, #752]	; (404ce4 <_dtoa_r+0xdbc>)
  4049f4:	f002 fa92 	bl	406f1c <__aeabi_dsub>
  4049f8:	4622      	mov	r2, r4
  4049fa:	462b      	mov	r3, r5
  4049fc:	4606      	mov	r6, r0
  4049fe:	460f      	mov	r7, r1
  404a00:	f002 fed0 	bl	4077a4 <__aeabi_dcmpgt>
  404a04:	4680      	mov	r8, r0
  404a06:	2800      	cmp	r0, #0
  404a08:	f040 8105 	bne.w	404c16 <_dtoa_r+0xcee>
  404a0c:	4622      	mov	r2, r4
  404a0e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404a12:	4630      	mov	r0, r6
  404a14:	4639      	mov	r1, r7
  404a16:	f002 fea7 	bl	407768 <__aeabi_dcmplt>
  404a1a:	b108      	cbz	r0, 404a20 <_dtoa_r+0xaf8>
  404a1c:	4646      	mov	r6, r8
  404a1e:	e6b5      	b.n	40478c <_dtoa_r+0x864>
  404a20:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404a24:	f7ff bb89 	b.w	40413a <_dtoa_r+0x212>
  404a28:	9807      	ldr	r0, [sp, #28]
  404a2a:	f7ff baae 	b.w	403f8a <_dtoa_r+0x62>
  404a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404a32:	970a      	str	r7, [sp, #40]	; 0x28
  404a34:	1afb      	subs	r3, r7, r3
  404a36:	441a      	add	r2, r3
  404a38:	920b      	str	r2, [sp, #44]	; 0x2c
  404a3a:	2700      	movs	r7, #0
  404a3c:	e461      	b.n	404302 <_dtoa_r+0x3da>
  404a3e:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404a42:	f04f 0802 	mov.w	r8, #2
  404a46:	e5bb      	b.n	4045c0 <_dtoa_r+0x698>
  404a48:	461c      	mov	r4, r3
  404a4a:	2100      	movs	r1, #0
  404a4c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404a50:	e58a      	b.n	404568 <_dtoa_r+0x640>
  404a52:	2401      	movs	r4, #1
  404a54:	9421      	str	r4, [sp, #132]	; 0x84
  404a56:	940d      	str	r4, [sp, #52]	; 0x34
  404a58:	9406      	str	r4, [sp, #24]
  404a5a:	e7f6      	b.n	404a4a <_dtoa_r+0xb22>
  404a5c:	2a00      	cmp	r2, #0
  404a5e:	46d0      	mov	r8, sl
  404a60:	f8cd b014 	str.w	fp, [sp, #20]
  404a64:	469a      	mov	sl, r3
  404a66:	dd11      	ble.n	404a8c <_dtoa_r+0xb64>
  404a68:	4621      	mov	r1, r4
  404a6a:	2201      	movs	r2, #1
  404a6c:	4648      	mov	r0, r9
  404a6e:	f001 fc61 	bl	406334 <__lshift>
  404a72:	4641      	mov	r1, r8
  404a74:	4604      	mov	r4, r0
  404a76:	f001 fcb5 	bl	4063e4 <__mcmp>
  404a7a:	2800      	cmp	r0, #0
  404a7c:	f340 8149 	ble.w	404d12 <_dtoa_r+0xdea>
  404a80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404a84:	f000 8106 	beq.w	404c94 <_dtoa_r+0xd6c>
  404a88:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404a8c:	46b3      	mov	fp, r6
  404a8e:	f887 a000 	strb.w	sl, [r7]
  404a92:	1c7d      	adds	r5, r7, #1
  404a94:	9e05      	ldr	r6, [sp, #20]
  404a96:	9408      	str	r4, [sp, #32]
  404a98:	e502      	b.n	4044a0 <_dtoa_r+0x578>
  404a9a:	d104      	bne.n	404aa6 <_dtoa_r+0xb7e>
  404a9c:	f01a 0f01 	tst.w	sl, #1
  404aa0:	d001      	beq.n	404aa6 <_dtoa_r+0xb7e>
  404aa2:	e4ed      	b.n	404480 <_dtoa_r+0x558>
  404aa4:	4615      	mov	r5, r2
  404aa6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404aaa:	2b30      	cmp	r3, #48	; 0x30
  404aac:	f105 32ff 	add.w	r2, r5, #4294967295
  404ab0:	d0f8      	beq.n	404aa4 <_dtoa_r+0xb7c>
  404ab2:	e4f5      	b.n	4044a0 <_dtoa_r+0x578>
  404ab4:	9b04      	ldr	r3, [sp, #16]
  404ab6:	425c      	negs	r4, r3
  404ab8:	2c00      	cmp	r4, #0
  404aba:	f000 80bf 	beq.w	404c3c <_dtoa_r+0xd14>
  404abe:	4b8a      	ldr	r3, [pc, #552]	; (404ce8 <_dtoa_r+0xdc0>)
  404ac0:	f004 020f 	and.w	r2, r4, #15
  404ac4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
  404acc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404ad0:	f002 fbd8 	bl	407284 <__aeabi_dmul>
  404ad4:	1124      	asrs	r4, r4, #4
  404ad6:	4606      	mov	r6, r0
  404ad8:	460f      	mov	r7, r1
  404ada:	f000 812a 	beq.w	404d32 <_dtoa_r+0xe0a>
  404ade:	4d83      	ldr	r5, [pc, #524]	; (404cec <_dtoa_r+0xdc4>)
  404ae0:	f04f 0802 	mov.w	r8, #2
  404ae4:	07e2      	lsls	r2, r4, #31
  404ae6:	d509      	bpl.n	404afc <_dtoa_r+0xbd4>
  404ae8:	4630      	mov	r0, r6
  404aea:	4639      	mov	r1, r7
  404aec:	e9d5 2300 	ldrd	r2, r3, [r5]
  404af0:	f002 fbc8 	bl	407284 <__aeabi_dmul>
  404af4:	f108 0801 	add.w	r8, r8, #1
  404af8:	4606      	mov	r6, r0
  404afa:	460f      	mov	r7, r1
  404afc:	1064      	asrs	r4, r4, #1
  404afe:	f105 0508 	add.w	r5, r5, #8
  404b02:	d1ef      	bne.n	404ae4 <_dtoa_r+0xbbc>
  404b04:	e576      	b.n	4045f4 <_dtoa_r+0x6cc>
  404b06:	9907      	ldr	r1, [sp, #28]
  404b08:	2230      	movs	r2, #48	; 0x30
  404b0a:	700a      	strb	r2, [r1, #0]
  404b0c:	9a04      	ldr	r2, [sp, #16]
  404b0e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404b12:	3201      	adds	r2, #1
  404b14:	9204      	str	r2, [sp, #16]
  404b16:	f7ff bbd0 	b.w	4042ba <_dtoa_r+0x392>
  404b1a:	6871      	ldr	r1, [r6, #4]
  404b1c:	4648      	mov	r0, r9
  404b1e:	f001 fa59 	bl	405fd4 <_Balloc>
  404b22:	6933      	ldr	r3, [r6, #16]
  404b24:	1c9a      	adds	r2, r3, #2
  404b26:	4605      	mov	r5, r0
  404b28:	0092      	lsls	r2, r2, #2
  404b2a:	f106 010c 	add.w	r1, r6, #12
  404b2e:	300c      	adds	r0, #12
  404b30:	f001 f94e 	bl	405dd0 <memcpy>
  404b34:	4629      	mov	r1, r5
  404b36:	2201      	movs	r2, #1
  404b38:	4648      	mov	r0, r9
  404b3a:	f001 fbfb 	bl	406334 <__lshift>
  404b3e:	9005      	str	r0, [sp, #20]
  404b40:	e670      	b.n	404824 <_dtoa_r+0x8fc>
  404b42:	2b39      	cmp	r3, #57	; 0x39
  404b44:	f8cd b014 	str.w	fp, [sp, #20]
  404b48:	46d0      	mov	r8, sl
  404b4a:	f000 80a3 	beq.w	404c94 <_dtoa_r+0xd6c>
  404b4e:	f103 0a01 	add.w	sl, r3, #1
  404b52:	46b3      	mov	fp, r6
  404b54:	f887 a000 	strb.w	sl, [r7]
  404b58:	1c7d      	adds	r5, r7, #1
  404b5a:	9e05      	ldr	r6, [sp, #20]
  404b5c:	9408      	str	r4, [sp, #32]
  404b5e:	e49f      	b.n	4044a0 <_dtoa_r+0x578>
  404b60:	465a      	mov	r2, fp
  404b62:	46d0      	mov	r8, sl
  404b64:	46b3      	mov	fp, r6
  404b66:	469a      	mov	sl, r3
  404b68:	4616      	mov	r6, r2
  404b6a:	e47d      	b.n	404468 <_dtoa_r+0x540>
  404b6c:	495e      	ldr	r1, [pc, #376]	; (404ce8 <_dtoa_r+0xdc0>)
  404b6e:	f108 3aff 	add.w	sl, r8, #4294967295
  404b72:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  404b76:	4622      	mov	r2, r4
  404b78:	462b      	mov	r3, r5
  404b7a:	e9d1 0100 	ldrd	r0, r1, [r1]
  404b7e:	f002 fb81 	bl	407284 <__aeabi_dmul>
  404b82:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404b86:	4639      	mov	r1, r7
  404b88:	4630      	mov	r0, r6
  404b8a:	f002 fe2b 	bl	4077e4 <__aeabi_d2iz>
  404b8e:	4604      	mov	r4, r0
  404b90:	f002 fb12 	bl	4071b8 <__aeabi_i2d>
  404b94:	4602      	mov	r2, r0
  404b96:	460b      	mov	r3, r1
  404b98:	4630      	mov	r0, r6
  404b9a:	4639      	mov	r1, r7
  404b9c:	f002 f9be 	bl	406f1c <__aeabi_dsub>
  404ba0:	9a07      	ldr	r2, [sp, #28]
  404ba2:	3430      	adds	r4, #48	; 0x30
  404ba4:	f1b8 0f01 	cmp.w	r8, #1
  404ba8:	4606      	mov	r6, r0
  404baa:	460f      	mov	r7, r1
  404bac:	7014      	strb	r4, [r2, #0]
  404bae:	f102 0501 	add.w	r5, r2, #1
  404bb2:	d01e      	beq.n	404bf2 <_dtoa_r+0xcca>
  404bb4:	9b07      	ldr	r3, [sp, #28]
  404bb6:	eb03 0b08 	add.w	fp, r3, r8
  404bba:	46a8      	mov	r8, r5
  404bbc:	2200      	movs	r2, #0
  404bbe:	4b4c      	ldr	r3, [pc, #304]	; (404cf0 <_dtoa_r+0xdc8>)
  404bc0:	4630      	mov	r0, r6
  404bc2:	4639      	mov	r1, r7
  404bc4:	f002 fb5e 	bl	407284 <__aeabi_dmul>
  404bc8:	460f      	mov	r7, r1
  404bca:	4606      	mov	r6, r0
  404bcc:	f002 fe0a 	bl	4077e4 <__aeabi_d2iz>
  404bd0:	4604      	mov	r4, r0
  404bd2:	f002 faf1 	bl	4071b8 <__aeabi_i2d>
  404bd6:	3430      	adds	r4, #48	; 0x30
  404bd8:	4602      	mov	r2, r0
  404bda:	460b      	mov	r3, r1
  404bdc:	4630      	mov	r0, r6
  404bde:	4639      	mov	r1, r7
  404be0:	f002 f99c 	bl	406f1c <__aeabi_dsub>
  404be4:	f808 4b01 	strb.w	r4, [r8], #1
  404be8:	45c3      	cmp	fp, r8
  404bea:	4606      	mov	r6, r0
  404bec:	460f      	mov	r7, r1
  404bee:	d1e5      	bne.n	404bbc <_dtoa_r+0xc94>
  404bf0:	4455      	add	r5, sl
  404bf2:	2200      	movs	r2, #0
  404bf4:	4b3f      	ldr	r3, [pc, #252]	; (404cf4 <_dtoa_r+0xdcc>)
  404bf6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404bfa:	f002 f991 	bl	406f20 <__adddf3>
  404bfe:	4632      	mov	r2, r6
  404c00:	463b      	mov	r3, r7
  404c02:	f002 fdb1 	bl	407768 <__aeabi_dcmplt>
  404c06:	2800      	cmp	r0, #0
  404c08:	d04c      	beq.n	404ca4 <_dtoa_r+0xd7c>
  404c0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c0c:	9304      	str	r3, [sp, #16]
  404c0e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404c12:	f7ff bb46 	b.w	4042a2 <_dtoa_r+0x37a>
  404c16:	f04f 0800 	mov.w	r8, #0
  404c1a:	4646      	mov	r6, r8
  404c1c:	e6a8      	b.n	404970 <_dtoa_r+0xa48>
  404c1e:	9b05      	ldr	r3, [sp, #20]
  404c20:	9a06      	ldr	r2, [sp, #24]
  404c22:	1a9d      	subs	r5, r3, r2
  404c24:	2300      	movs	r3, #0
  404c26:	f7ff bb72 	b.w	40430e <_dtoa_r+0x3e6>
  404c2a:	2700      	movs	r7, #0
  404c2c:	e6ca      	b.n	4049c4 <_dtoa_r+0xa9c>
  404c2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404c30:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404c32:	9d05      	ldr	r5, [sp, #20]
  404c34:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404c38:	f7ff bb69 	b.w	40430e <_dtoa_r+0x3e6>
  404c3c:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  404c40:	f04f 0802 	mov.w	r8, #2
  404c44:	e4d6      	b.n	4045f4 <_dtoa_r+0x6cc>
  404c46:	9408      	str	r4, [sp, #32]
  404c48:	e5a0      	b.n	40478c <_dtoa_r+0x864>
  404c4a:	9b06      	ldr	r3, [sp, #24]
  404c4c:	2b00      	cmp	r3, #0
  404c4e:	f43f aebf 	beq.w	4049d0 <_dtoa_r+0xaa8>
  404c52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404c54:	2b00      	cmp	r3, #0
  404c56:	f77f aee3 	ble.w	404a20 <_dtoa_r+0xaf8>
  404c5a:	2200      	movs	r2, #0
  404c5c:	4b24      	ldr	r3, [pc, #144]	; (404cf0 <_dtoa_r+0xdc8>)
  404c5e:	4630      	mov	r0, r6
  404c60:	4639      	mov	r1, r7
  404c62:	f002 fb0f 	bl	407284 <__aeabi_dmul>
  404c66:	4606      	mov	r6, r0
  404c68:	460f      	mov	r7, r1
  404c6a:	f108 0001 	add.w	r0, r8, #1
  404c6e:	f002 faa3 	bl	4071b8 <__aeabi_i2d>
  404c72:	4632      	mov	r2, r6
  404c74:	463b      	mov	r3, r7
  404c76:	f002 fb05 	bl	407284 <__aeabi_dmul>
  404c7a:	2200      	movs	r2, #0
  404c7c:	4b18      	ldr	r3, [pc, #96]	; (404ce0 <_dtoa_r+0xdb8>)
  404c7e:	f002 f94f 	bl	406f20 <__adddf3>
  404c82:	9a04      	ldr	r2, [sp, #16]
  404c84:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404c88:	3a01      	subs	r2, #1
  404c8a:	4604      	mov	r4, r0
  404c8c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404c90:	9211      	str	r2, [sp, #68]	; 0x44
  404c92:	e4d0      	b.n	404636 <_dtoa_r+0x70e>
  404c94:	2239      	movs	r2, #57	; 0x39
  404c96:	46b3      	mov	fp, r6
  404c98:	9408      	str	r4, [sp, #32]
  404c9a:	9e05      	ldr	r6, [sp, #20]
  404c9c:	703a      	strb	r2, [r7, #0]
  404c9e:	1c7d      	adds	r5, r7, #1
  404ca0:	f7ff bbf0 	b.w	404484 <_dtoa_r+0x55c>
  404ca4:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  404ca8:	2000      	movs	r0, #0
  404caa:	4912      	ldr	r1, [pc, #72]	; (404cf4 <_dtoa_r+0xdcc>)
  404cac:	f002 f936 	bl	406f1c <__aeabi_dsub>
  404cb0:	4632      	mov	r2, r6
  404cb2:	463b      	mov	r3, r7
  404cb4:	f002 fd76 	bl	4077a4 <__aeabi_dcmpgt>
  404cb8:	b908      	cbnz	r0, 404cbe <_dtoa_r+0xd96>
  404cba:	e6b1      	b.n	404a20 <_dtoa_r+0xaf8>
  404cbc:	4615      	mov	r5, r2
  404cbe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404cc2:	2b30      	cmp	r3, #48	; 0x30
  404cc4:	f105 32ff 	add.w	r2, r5, #4294967295
  404cc8:	d0f8      	beq.n	404cbc <_dtoa_r+0xd94>
  404cca:	e530      	b.n	40472e <_dtoa_r+0x806>
  404ccc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cce:	9304      	str	r3, [sp, #16]
  404cd0:	f7ff bae7 	b.w	4042a2 <_dtoa_r+0x37a>
  404cd4:	f1ba 0f00 	cmp.w	sl, #0
  404cd8:	f47f ad7a 	bne.w	4047d0 <_dtoa_r+0x8a8>
  404cdc:	e661      	b.n	4049a2 <_dtoa_r+0xa7a>
  404cde:	bf00      	nop
  404ce0:	401c0000 	.word	0x401c0000
  404ce4:	40140000 	.word	0x40140000
  404ce8:	00407c80 	.word	0x00407c80
  404cec:	00407d48 	.word	0x00407d48
  404cf0:	40240000 	.word	0x40240000
  404cf4:	3fe00000 	.word	0x3fe00000
  404cf8:	2b39      	cmp	r3, #57	; 0x39
  404cfa:	f8cd b014 	str.w	fp, [sp, #20]
  404cfe:	46d0      	mov	r8, sl
  404d00:	f8dd b008 	ldr.w	fp, [sp, #8]
  404d04:	469a      	mov	sl, r3
  404d06:	d0c5      	beq.n	404c94 <_dtoa_r+0xd6c>
  404d08:	f1bb 0f00 	cmp.w	fp, #0
  404d0c:	f73f aebc 	bgt.w	404a88 <_dtoa_r+0xb60>
  404d10:	e6bc      	b.n	404a8c <_dtoa_r+0xb64>
  404d12:	f47f aebb 	bne.w	404a8c <_dtoa_r+0xb64>
  404d16:	f01a 0f01 	tst.w	sl, #1
  404d1a:	f43f aeb7 	beq.w	404a8c <_dtoa_r+0xb64>
  404d1e:	e6af      	b.n	404a80 <_dtoa_r+0xb58>
  404d20:	f04f 0800 	mov.w	r8, #0
  404d24:	4646      	mov	r6, r8
  404d26:	e531      	b.n	40478c <_dtoa_r+0x864>
  404d28:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404d2a:	2b02      	cmp	r3, #2
  404d2c:	dc21      	bgt.n	404d72 <_dtoa_r+0xe4a>
  404d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404d30:	e604      	b.n	40493c <_dtoa_r+0xa14>
  404d32:	f04f 0802 	mov.w	r8, #2
  404d36:	e45d      	b.n	4045f4 <_dtoa_r+0x6cc>
  404d38:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404d3a:	2b02      	cmp	r3, #2
  404d3c:	dc19      	bgt.n	404d72 <_dtoa_r+0xe4a>
  404d3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404d40:	e563      	b.n	40480a <_dtoa_r+0x8e2>
  404d42:	2400      	movs	r4, #0
  404d44:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  404d48:	4621      	mov	r1, r4
  404d4a:	4648      	mov	r0, r9
  404d4c:	f001 f942 	bl	405fd4 <_Balloc>
  404d50:	f04f 33ff 	mov.w	r3, #4294967295
  404d54:	9306      	str	r3, [sp, #24]
  404d56:	930d      	str	r3, [sp, #52]	; 0x34
  404d58:	2301      	movs	r3, #1
  404d5a:	9007      	str	r0, [sp, #28]
  404d5c:	9421      	str	r4, [sp, #132]	; 0x84
  404d5e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  404d62:	9309      	str	r3, [sp, #36]	; 0x24
  404d64:	f7ff b9e9 	b.w	40413a <_dtoa_r+0x212>
  404d68:	f43f ab3d 	beq.w	4043e6 <_dtoa_r+0x4be>
  404d6c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404d70:	e522      	b.n	4047b8 <_dtoa_r+0x890>
  404d72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404d74:	9306      	str	r3, [sp, #24]
  404d76:	e5e9      	b.n	40494c <_dtoa_r+0xa24>
  404d78:	2501      	movs	r5, #1
  404d7a:	f7ff b9a8 	b.w	4040ce <_dtoa_r+0x1a6>
  404d7e:	bf00      	nop

00404d80 <__sflush_r>:
  404d80:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404d84:	b29a      	uxth	r2, r3
  404d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d8a:	460d      	mov	r5, r1
  404d8c:	0711      	lsls	r1, r2, #28
  404d8e:	4680      	mov	r8, r0
  404d90:	d43c      	bmi.n	404e0c <__sflush_r+0x8c>
  404d92:	686a      	ldr	r2, [r5, #4]
  404d94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404d98:	2a00      	cmp	r2, #0
  404d9a:	81ab      	strh	r3, [r5, #12]
  404d9c:	dd73      	ble.n	404e86 <__sflush_r+0x106>
  404d9e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404da0:	2c00      	cmp	r4, #0
  404da2:	d04b      	beq.n	404e3c <__sflush_r+0xbc>
  404da4:	b29b      	uxth	r3, r3
  404da6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  404daa:	2100      	movs	r1, #0
  404dac:	b292      	uxth	r2, r2
  404dae:	f8d8 6000 	ldr.w	r6, [r8]
  404db2:	f8c8 1000 	str.w	r1, [r8]
  404db6:	2a00      	cmp	r2, #0
  404db8:	d069      	beq.n	404e8e <__sflush_r+0x10e>
  404dba:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404dbc:	075f      	lsls	r7, r3, #29
  404dbe:	d505      	bpl.n	404dcc <__sflush_r+0x4c>
  404dc0:	6869      	ldr	r1, [r5, #4]
  404dc2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404dc4:	1a52      	subs	r2, r2, r1
  404dc6:	b10b      	cbz	r3, 404dcc <__sflush_r+0x4c>
  404dc8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404dca:	1ad2      	subs	r2, r2, r3
  404dcc:	2300      	movs	r3, #0
  404dce:	69e9      	ldr	r1, [r5, #28]
  404dd0:	4640      	mov	r0, r8
  404dd2:	47a0      	blx	r4
  404dd4:	1c44      	adds	r4, r0, #1
  404dd6:	d03c      	beq.n	404e52 <__sflush_r+0xd2>
  404dd8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404ddc:	692a      	ldr	r2, [r5, #16]
  404dde:	602a      	str	r2, [r5, #0]
  404de0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404de4:	2200      	movs	r2, #0
  404de6:	81ab      	strh	r3, [r5, #12]
  404de8:	04db      	lsls	r3, r3, #19
  404dea:	606a      	str	r2, [r5, #4]
  404dec:	d449      	bmi.n	404e82 <__sflush_r+0x102>
  404dee:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404df0:	f8c8 6000 	str.w	r6, [r8]
  404df4:	b311      	cbz	r1, 404e3c <__sflush_r+0xbc>
  404df6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404dfa:	4299      	cmp	r1, r3
  404dfc:	d002      	beq.n	404e04 <__sflush_r+0x84>
  404dfe:	4640      	mov	r0, r8
  404e00:	f000 f9c0 	bl	405184 <_free_r>
  404e04:	2000      	movs	r0, #0
  404e06:	6328      	str	r0, [r5, #48]	; 0x30
  404e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e0c:	692e      	ldr	r6, [r5, #16]
  404e0e:	b1ae      	cbz	r6, 404e3c <__sflush_r+0xbc>
  404e10:	682c      	ldr	r4, [r5, #0]
  404e12:	602e      	str	r6, [r5, #0]
  404e14:	0790      	lsls	r0, r2, #30
  404e16:	bf0c      	ite	eq
  404e18:	696b      	ldreq	r3, [r5, #20]
  404e1a:	2300      	movne	r3, #0
  404e1c:	1ba4      	subs	r4, r4, r6
  404e1e:	60ab      	str	r3, [r5, #8]
  404e20:	e00a      	b.n	404e38 <__sflush_r+0xb8>
  404e22:	4623      	mov	r3, r4
  404e24:	4632      	mov	r2, r6
  404e26:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404e28:	69e9      	ldr	r1, [r5, #28]
  404e2a:	4640      	mov	r0, r8
  404e2c:	47b8      	blx	r7
  404e2e:	2800      	cmp	r0, #0
  404e30:	eba4 0400 	sub.w	r4, r4, r0
  404e34:	4406      	add	r6, r0
  404e36:	dd04      	ble.n	404e42 <__sflush_r+0xc2>
  404e38:	2c00      	cmp	r4, #0
  404e3a:	dcf2      	bgt.n	404e22 <__sflush_r+0xa2>
  404e3c:	2000      	movs	r0, #0
  404e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e42:	89ab      	ldrh	r3, [r5, #12]
  404e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e48:	81ab      	strh	r3, [r5, #12]
  404e4a:	f04f 30ff 	mov.w	r0, #4294967295
  404e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e52:	f8d8 2000 	ldr.w	r2, [r8]
  404e56:	2a1d      	cmp	r2, #29
  404e58:	d8f3      	bhi.n	404e42 <__sflush_r+0xc2>
  404e5a:	4b1a      	ldr	r3, [pc, #104]	; (404ec4 <__sflush_r+0x144>)
  404e5c:	40d3      	lsrs	r3, r2
  404e5e:	f003 0301 	and.w	r3, r3, #1
  404e62:	f083 0401 	eor.w	r4, r3, #1
  404e66:	2b00      	cmp	r3, #0
  404e68:	d0eb      	beq.n	404e42 <__sflush_r+0xc2>
  404e6a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404e6e:	6929      	ldr	r1, [r5, #16]
  404e70:	6029      	str	r1, [r5, #0]
  404e72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404e76:	04d9      	lsls	r1, r3, #19
  404e78:	606c      	str	r4, [r5, #4]
  404e7a:	81ab      	strh	r3, [r5, #12]
  404e7c:	d5b7      	bpl.n	404dee <__sflush_r+0x6e>
  404e7e:	2a00      	cmp	r2, #0
  404e80:	d1b5      	bne.n	404dee <__sflush_r+0x6e>
  404e82:	6528      	str	r0, [r5, #80]	; 0x50
  404e84:	e7b3      	b.n	404dee <__sflush_r+0x6e>
  404e86:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404e88:	2a00      	cmp	r2, #0
  404e8a:	dc88      	bgt.n	404d9e <__sflush_r+0x1e>
  404e8c:	e7d6      	b.n	404e3c <__sflush_r+0xbc>
  404e8e:	2301      	movs	r3, #1
  404e90:	69e9      	ldr	r1, [r5, #28]
  404e92:	4640      	mov	r0, r8
  404e94:	47a0      	blx	r4
  404e96:	1c43      	adds	r3, r0, #1
  404e98:	4602      	mov	r2, r0
  404e9a:	d002      	beq.n	404ea2 <__sflush_r+0x122>
  404e9c:	89ab      	ldrh	r3, [r5, #12]
  404e9e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404ea0:	e78c      	b.n	404dbc <__sflush_r+0x3c>
  404ea2:	f8d8 3000 	ldr.w	r3, [r8]
  404ea6:	2b00      	cmp	r3, #0
  404ea8:	d0f8      	beq.n	404e9c <__sflush_r+0x11c>
  404eaa:	2b1d      	cmp	r3, #29
  404eac:	d001      	beq.n	404eb2 <__sflush_r+0x132>
  404eae:	2b16      	cmp	r3, #22
  404eb0:	d102      	bne.n	404eb8 <__sflush_r+0x138>
  404eb2:	f8c8 6000 	str.w	r6, [r8]
  404eb6:	e7c1      	b.n	404e3c <__sflush_r+0xbc>
  404eb8:	89ab      	ldrh	r3, [r5, #12]
  404eba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ebe:	81ab      	strh	r3, [r5, #12]
  404ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ec4:	20400001 	.word	0x20400001

00404ec8 <_fflush_r>:
  404ec8:	b510      	push	{r4, lr}
  404eca:	4604      	mov	r4, r0
  404ecc:	b082      	sub	sp, #8
  404ece:	b108      	cbz	r0, 404ed4 <_fflush_r+0xc>
  404ed0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404ed2:	b153      	cbz	r3, 404eea <_fflush_r+0x22>
  404ed4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  404ed8:	b908      	cbnz	r0, 404ede <_fflush_r+0x16>
  404eda:	b002      	add	sp, #8
  404edc:	bd10      	pop	{r4, pc}
  404ede:	4620      	mov	r0, r4
  404ee0:	b002      	add	sp, #8
  404ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404ee6:	f7ff bf4b 	b.w	404d80 <__sflush_r>
  404eea:	9101      	str	r1, [sp, #4]
  404eec:	f000 f880 	bl	404ff0 <__sinit>
  404ef0:	9901      	ldr	r1, [sp, #4]
  404ef2:	e7ef      	b.n	404ed4 <_fflush_r+0xc>

00404ef4 <_cleanup_r>:
  404ef4:	4901      	ldr	r1, [pc, #4]	; (404efc <_cleanup_r+0x8>)
  404ef6:	f000 bbaf 	b.w	405658 <_fwalk_reent>
  404efa:	bf00      	nop
  404efc:	00406ded 	.word	0x00406ded

00404f00 <__sinit.part.1>:
  404f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f04:	4b35      	ldr	r3, [pc, #212]	; (404fdc <__sinit.part.1+0xdc>)
  404f06:	6845      	ldr	r5, [r0, #4]
  404f08:	63c3      	str	r3, [r0, #60]	; 0x3c
  404f0a:	2400      	movs	r4, #0
  404f0c:	4607      	mov	r7, r0
  404f0e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  404f12:	2304      	movs	r3, #4
  404f14:	2103      	movs	r1, #3
  404f16:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  404f1a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  404f1e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404f22:	b083      	sub	sp, #12
  404f24:	602c      	str	r4, [r5, #0]
  404f26:	606c      	str	r4, [r5, #4]
  404f28:	60ac      	str	r4, [r5, #8]
  404f2a:	666c      	str	r4, [r5, #100]	; 0x64
  404f2c:	81ec      	strh	r4, [r5, #14]
  404f2e:	612c      	str	r4, [r5, #16]
  404f30:	616c      	str	r4, [r5, #20]
  404f32:	61ac      	str	r4, [r5, #24]
  404f34:	81ab      	strh	r3, [r5, #12]
  404f36:	4621      	mov	r1, r4
  404f38:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404f3c:	2208      	movs	r2, #8
  404f3e:	f7fc fa59 	bl	4013f4 <memset>
  404f42:	68be      	ldr	r6, [r7, #8]
  404f44:	f8df b098 	ldr.w	fp, [pc, #152]	; 404fe0 <__sinit.part.1+0xe0>
  404f48:	f8df a098 	ldr.w	sl, [pc, #152]	; 404fe4 <__sinit.part.1+0xe4>
  404f4c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404fe8 <__sinit.part.1+0xe8>
  404f50:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404fec <__sinit.part.1+0xec>
  404f54:	f8c5 b020 	str.w	fp, [r5, #32]
  404f58:	2301      	movs	r3, #1
  404f5a:	2209      	movs	r2, #9
  404f5c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404f60:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404f64:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404f68:	61ed      	str	r5, [r5, #28]
  404f6a:	4621      	mov	r1, r4
  404f6c:	81f3      	strh	r3, [r6, #14]
  404f6e:	81b2      	strh	r2, [r6, #12]
  404f70:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  404f74:	6034      	str	r4, [r6, #0]
  404f76:	6074      	str	r4, [r6, #4]
  404f78:	60b4      	str	r4, [r6, #8]
  404f7a:	6674      	str	r4, [r6, #100]	; 0x64
  404f7c:	6134      	str	r4, [r6, #16]
  404f7e:	6174      	str	r4, [r6, #20]
  404f80:	61b4      	str	r4, [r6, #24]
  404f82:	2208      	movs	r2, #8
  404f84:	9301      	str	r3, [sp, #4]
  404f86:	f7fc fa35 	bl	4013f4 <memset>
  404f8a:	68fd      	ldr	r5, [r7, #12]
  404f8c:	61f6      	str	r6, [r6, #28]
  404f8e:	2012      	movs	r0, #18
  404f90:	2202      	movs	r2, #2
  404f92:	f8c6 b020 	str.w	fp, [r6, #32]
  404f96:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  404f9a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  404f9e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  404fa2:	4621      	mov	r1, r4
  404fa4:	81a8      	strh	r0, [r5, #12]
  404fa6:	81ea      	strh	r2, [r5, #14]
  404fa8:	602c      	str	r4, [r5, #0]
  404faa:	606c      	str	r4, [r5, #4]
  404fac:	60ac      	str	r4, [r5, #8]
  404fae:	666c      	str	r4, [r5, #100]	; 0x64
  404fb0:	612c      	str	r4, [r5, #16]
  404fb2:	616c      	str	r4, [r5, #20]
  404fb4:	61ac      	str	r4, [r5, #24]
  404fb6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404fba:	2208      	movs	r2, #8
  404fbc:	f7fc fa1a 	bl	4013f4 <memset>
  404fc0:	9b01      	ldr	r3, [sp, #4]
  404fc2:	61ed      	str	r5, [r5, #28]
  404fc4:	f8c5 b020 	str.w	fp, [r5, #32]
  404fc8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404fcc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404fd0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404fd4:	63bb      	str	r3, [r7, #56]	; 0x38
  404fd6:	b003      	add	sp, #12
  404fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fdc:	00404ef5 	.word	0x00404ef5
  404fe0:	004069f5 	.word	0x004069f5
  404fe4:	00406a19 	.word	0x00406a19
  404fe8:	00406a55 	.word	0x00406a55
  404fec:	00406a75 	.word	0x00406a75

00404ff0 <__sinit>:
  404ff0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404ff2:	b103      	cbz	r3, 404ff6 <__sinit+0x6>
  404ff4:	4770      	bx	lr
  404ff6:	f7ff bf83 	b.w	404f00 <__sinit.part.1>
  404ffa:	bf00      	nop

00404ffc <__sfp_lock_acquire>:
  404ffc:	4770      	bx	lr
  404ffe:	bf00      	nop

00405000 <__sfp_lock_release>:
  405000:	4770      	bx	lr
  405002:	bf00      	nop

00405004 <__libc_fini_array>:
  405004:	b538      	push	{r3, r4, r5, lr}
  405006:	4d07      	ldr	r5, [pc, #28]	; (405024 <__libc_fini_array+0x20>)
  405008:	4c07      	ldr	r4, [pc, #28]	; (405028 <__libc_fini_array+0x24>)
  40500a:	1b2c      	subs	r4, r5, r4
  40500c:	10a4      	asrs	r4, r4, #2
  40500e:	d005      	beq.n	40501c <__libc_fini_array+0x18>
  405010:	3c01      	subs	r4, #1
  405012:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405016:	4798      	blx	r3
  405018:	2c00      	cmp	r4, #0
  40501a:	d1f9      	bne.n	405010 <__libc_fini_array+0xc>
  40501c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405020:	f002 beb6 	b.w	407d90 <_fini>
  405024:	00407da0 	.word	0x00407da0
  405028:	00407d9c 	.word	0x00407d9c

0040502c <__fputwc>:
  40502c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405030:	b082      	sub	sp, #8
  405032:	4680      	mov	r8, r0
  405034:	4689      	mov	r9, r1
  405036:	4614      	mov	r4, r2
  405038:	f000 fb3c 	bl	4056b4 <__locale_mb_cur_max>
  40503c:	2801      	cmp	r0, #1
  40503e:	d033      	beq.n	4050a8 <__fputwc+0x7c>
  405040:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405044:	464a      	mov	r2, r9
  405046:	a901      	add	r1, sp, #4
  405048:	4640      	mov	r0, r8
  40504a:	f001 fded 	bl	406c28 <_wcrtomb_r>
  40504e:	f1b0 3fff 	cmp.w	r0, #4294967295
  405052:	4682      	mov	sl, r0
  405054:	d021      	beq.n	40509a <__fputwc+0x6e>
  405056:	b388      	cbz	r0, 4050bc <__fputwc+0x90>
  405058:	f89d 6004 	ldrb.w	r6, [sp, #4]
  40505c:	2500      	movs	r5, #0
  40505e:	e008      	b.n	405072 <__fputwc+0x46>
  405060:	6823      	ldr	r3, [r4, #0]
  405062:	1c5a      	adds	r2, r3, #1
  405064:	6022      	str	r2, [r4, #0]
  405066:	701e      	strb	r6, [r3, #0]
  405068:	3501      	adds	r5, #1
  40506a:	4555      	cmp	r5, sl
  40506c:	d226      	bcs.n	4050bc <__fputwc+0x90>
  40506e:	ab01      	add	r3, sp, #4
  405070:	5d5e      	ldrb	r6, [r3, r5]
  405072:	68a3      	ldr	r3, [r4, #8]
  405074:	3b01      	subs	r3, #1
  405076:	2b00      	cmp	r3, #0
  405078:	60a3      	str	r3, [r4, #8]
  40507a:	daf1      	bge.n	405060 <__fputwc+0x34>
  40507c:	69a7      	ldr	r7, [r4, #24]
  40507e:	42bb      	cmp	r3, r7
  405080:	4631      	mov	r1, r6
  405082:	4622      	mov	r2, r4
  405084:	4640      	mov	r0, r8
  405086:	db01      	blt.n	40508c <__fputwc+0x60>
  405088:	2e0a      	cmp	r6, #10
  40508a:	d1e9      	bne.n	405060 <__fputwc+0x34>
  40508c:	f001 fd76 	bl	406b7c <__swbuf_r>
  405090:	1c43      	adds	r3, r0, #1
  405092:	d1e9      	bne.n	405068 <__fputwc+0x3c>
  405094:	b002      	add	sp, #8
  405096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40509a:	89a3      	ldrh	r3, [r4, #12]
  40509c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4050a0:	81a3      	strh	r3, [r4, #12]
  4050a2:	b002      	add	sp, #8
  4050a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050a8:	f109 33ff 	add.w	r3, r9, #4294967295
  4050ac:	2bfe      	cmp	r3, #254	; 0xfe
  4050ae:	d8c7      	bhi.n	405040 <__fputwc+0x14>
  4050b0:	fa5f f689 	uxtb.w	r6, r9
  4050b4:	4682      	mov	sl, r0
  4050b6:	f88d 6004 	strb.w	r6, [sp, #4]
  4050ba:	e7cf      	b.n	40505c <__fputwc+0x30>
  4050bc:	4648      	mov	r0, r9
  4050be:	b002      	add	sp, #8
  4050c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004050c4 <_fputwc_r>:
  4050c4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4050c8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4050cc:	d10a      	bne.n	4050e4 <_fputwc_r+0x20>
  4050ce:	b410      	push	{r4}
  4050d0:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4050d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4050d6:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4050da:	6654      	str	r4, [r2, #100]	; 0x64
  4050dc:	8193      	strh	r3, [r2, #12]
  4050de:	bc10      	pop	{r4}
  4050e0:	f7ff bfa4 	b.w	40502c <__fputwc>
  4050e4:	f7ff bfa2 	b.w	40502c <__fputwc>

004050e8 <_malloc_trim_r>:
  4050e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4050ea:	4f23      	ldr	r7, [pc, #140]	; (405178 <_malloc_trim_r+0x90>)
  4050ec:	460c      	mov	r4, r1
  4050ee:	4606      	mov	r6, r0
  4050f0:	f000 ff6c 	bl	405fcc <__malloc_lock>
  4050f4:	68bb      	ldr	r3, [r7, #8]
  4050f6:	685d      	ldr	r5, [r3, #4]
  4050f8:	f025 0503 	bic.w	r5, r5, #3
  4050fc:	1b29      	subs	r1, r5, r4
  4050fe:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  405102:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405106:	f021 010f 	bic.w	r1, r1, #15
  40510a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40510e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405112:	db07      	blt.n	405124 <_malloc_trim_r+0x3c>
  405114:	2100      	movs	r1, #0
  405116:	4630      	mov	r0, r6
  405118:	f001 fc5a 	bl	4069d0 <_sbrk_r>
  40511c:	68bb      	ldr	r3, [r7, #8]
  40511e:	442b      	add	r3, r5
  405120:	4298      	cmp	r0, r3
  405122:	d004      	beq.n	40512e <_malloc_trim_r+0x46>
  405124:	4630      	mov	r0, r6
  405126:	f000 ff53 	bl	405fd0 <__malloc_unlock>
  40512a:	2000      	movs	r0, #0
  40512c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40512e:	4261      	negs	r1, r4
  405130:	4630      	mov	r0, r6
  405132:	f001 fc4d 	bl	4069d0 <_sbrk_r>
  405136:	3001      	adds	r0, #1
  405138:	d00d      	beq.n	405156 <_malloc_trim_r+0x6e>
  40513a:	4b10      	ldr	r3, [pc, #64]	; (40517c <_malloc_trim_r+0x94>)
  40513c:	68ba      	ldr	r2, [r7, #8]
  40513e:	6819      	ldr	r1, [r3, #0]
  405140:	1b2d      	subs	r5, r5, r4
  405142:	f045 0501 	orr.w	r5, r5, #1
  405146:	4630      	mov	r0, r6
  405148:	1b09      	subs	r1, r1, r4
  40514a:	6055      	str	r5, [r2, #4]
  40514c:	6019      	str	r1, [r3, #0]
  40514e:	f000 ff3f 	bl	405fd0 <__malloc_unlock>
  405152:	2001      	movs	r0, #1
  405154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405156:	2100      	movs	r1, #0
  405158:	4630      	mov	r0, r6
  40515a:	f001 fc39 	bl	4069d0 <_sbrk_r>
  40515e:	68ba      	ldr	r2, [r7, #8]
  405160:	1a83      	subs	r3, r0, r2
  405162:	2b0f      	cmp	r3, #15
  405164:	ddde      	ble.n	405124 <_malloc_trim_r+0x3c>
  405166:	4c06      	ldr	r4, [pc, #24]	; (405180 <_malloc_trim_r+0x98>)
  405168:	4904      	ldr	r1, [pc, #16]	; (40517c <_malloc_trim_r+0x94>)
  40516a:	6824      	ldr	r4, [r4, #0]
  40516c:	f043 0301 	orr.w	r3, r3, #1
  405170:	1b00      	subs	r0, r0, r4
  405172:	6053      	str	r3, [r2, #4]
  405174:	6008      	str	r0, [r1, #0]
  405176:	e7d5      	b.n	405124 <_malloc_trim_r+0x3c>
  405178:	204004a0 	.word	0x204004a0
  40517c:	2040095c 	.word	0x2040095c
  405180:	204008ac 	.word	0x204008ac

00405184 <_free_r>:
  405184:	2900      	cmp	r1, #0
  405186:	d045      	beq.n	405214 <_free_r+0x90>
  405188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40518c:	460d      	mov	r5, r1
  40518e:	4680      	mov	r8, r0
  405190:	f000 ff1c 	bl	405fcc <__malloc_lock>
  405194:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405198:	496a      	ldr	r1, [pc, #424]	; (405344 <_free_r+0x1c0>)
  40519a:	f027 0301 	bic.w	r3, r7, #1
  40519e:	f1a5 0408 	sub.w	r4, r5, #8
  4051a2:	18e2      	adds	r2, r4, r3
  4051a4:	688e      	ldr	r6, [r1, #8]
  4051a6:	6850      	ldr	r0, [r2, #4]
  4051a8:	42b2      	cmp	r2, r6
  4051aa:	f020 0003 	bic.w	r0, r0, #3
  4051ae:	d062      	beq.n	405276 <_free_r+0xf2>
  4051b0:	07fe      	lsls	r6, r7, #31
  4051b2:	6050      	str	r0, [r2, #4]
  4051b4:	d40b      	bmi.n	4051ce <_free_r+0x4a>
  4051b6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4051ba:	1be4      	subs	r4, r4, r7
  4051bc:	f101 0e08 	add.w	lr, r1, #8
  4051c0:	68a5      	ldr	r5, [r4, #8]
  4051c2:	4575      	cmp	r5, lr
  4051c4:	443b      	add	r3, r7
  4051c6:	d06f      	beq.n	4052a8 <_free_r+0x124>
  4051c8:	68e7      	ldr	r7, [r4, #12]
  4051ca:	60ef      	str	r7, [r5, #12]
  4051cc:	60bd      	str	r5, [r7, #8]
  4051ce:	1815      	adds	r5, r2, r0
  4051d0:	686d      	ldr	r5, [r5, #4]
  4051d2:	07ed      	lsls	r5, r5, #31
  4051d4:	d542      	bpl.n	40525c <_free_r+0xd8>
  4051d6:	f043 0201 	orr.w	r2, r3, #1
  4051da:	6062      	str	r2, [r4, #4]
  4051dc:	50e3      	str	r3, [r4, r3]
  4051de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4051e2:	d218      	bcs.n	405216 <_free_r+0x92>
  4051e4:	08db      	lsrs	r3, r3, #3
  4051e6:	1c5a      	adds	r2, r3, #1
  4051e8:	684d      	ldr	r5, [r1, #4]
  4051ea:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  4051ee:	60a7      	str	r7, [r4, #8]
  4051f0:	2001      	movs	r0, #1
  4051f2:	109b      	asrs	r3, r3, #2
  4051f4:	fa00 f303 	lsl.w	r3, r0, r3
  4051f8:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  4051fc:	431d      	orrs	r5, r3
  4051fe:	3808      	subs	r0, #8
  405200:	60e0      	str	r0, [r4, #12]
  405202:	604d      	str	r5, [r1, #4]
  405204:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  405208:	60fc      	str	r4, [r7, #12]
  40520a:	4640      	mov	r0, r8
  40520c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405210:	f000 bede 	b.w	405fd0 <__malloc_unlock>
  405214:	4770      	bx	lr
  405216:	0a5a      	lsrs	r2, r3, #9
  405218:	2a04      	cmp	r2, #4
  40521a:	d853      	bhi.n	4052c4 <_free_r+0x140>
  40521c:	099a      	lsrs	r2, r3, #6
  40521e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405222:	007f      	lsls	r7, r7, #1
  405224:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405228:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  40522c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  405230:	4944      	ldr	r1, [pc, #272]	; (405344 <_free_r+0x1c0>)
  405232:	3808      	subs	r0, #8
  405234:	4290      	cmp	r0, r2
  405236:	d04d      	beq.n	4052d4 <_free_r+0x150>
  405238:	6851      	ldr	r1, [r2, #4]
  40523a:	f021 0103 	bic.w	r1, r1, #3
  40523e:	428b      	cmp	r3, r1
  405240:	d202      	bcs.n	405248 <_free_r+0xc4>
  405242:	6892      	ldr	r2, [r2, #8]
  405244:	4290      	cmp	r0, r2
  405246:	d1f7      	bne.n	405238 <_free_r+0xb4>
  405248:	68d0      	ldr	r0, [r2, #12]
  40524a:	60e0      	str	r0, [r4, #12]
  40524c:	60a2      	str	r2, [r4, #8]
  40524e:	6084      	str	r4, [r0, #8]
  405250:	60d4      	str	r4, [r2, #12]
  405252:	4640      	mov	r0, r8
  405254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405258:	f000 beba 	b.w	405fd0 <__malloc_unlock>
  40525c:	6895      	ldr	r5, [r2, #8]
  40525e:	4f3a      	ldr	r7, [pc, #232]	; (405348 <_free_r+0x1c4>)
  405260:	42bd      	cmp	r5, r7
  405262:	4403      	add	r3, r0
  405264:	d03f      	beq.n	4052e6 <_free_r+0x162>
  405266:	68d0      	ldr	r0, [r2, #12]
  405268:	60e8      	str	r0, [r5, #12]
  40526a:	f043 0201 	orr.w	r2, r3, #1
  40526e:	6085      	str	r5, [r0, #8]
  405270:	6062      	str	r2, [r4, #4]
  405272:	50e3      	str	r3, [r4, r3]
  405274:	e7b3      	b.n	4051de <_free_r+0x5a>
  405276:	07ff      	lsls	r7, r7, #31
  405278:	4403      	add	r3, r0
  40527a:	d407      	bmi.n	40528c <_free_r+0x108>
  40527c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405280:	1aa4      	subs	r4, r4, r2
  405282:	4413      	add	r3, r2
  405284:	68a0      	ldr	r0, [r4, #8]
  405286:	68e2      	ldr	r2, [r4, #12]
  405288:	60c2      	str	r2, [r0, #12]
  40528a:	6090      	str	r0, [r2, #8]
  40528c:	4a2f      	ldr	r2, [pc, #188]	; (40534c <_free_r+0x1c8>)
  40528e:	6812      	ldr	r2, [r2, #0]
  405290:	f043 0001 	orr.w	r0, r3, #1
  405294:	4293      	cmp	r3, r2
  405296:	6060      	str	r0, [r4, #4]
  405298:	608c      	str	r4, [r1, #8]
  40529a:	d3b6      	bcc.n	40520a <_free_r+0x86>
  40529c:	4b2c      	ldr	r3, [pc, #176]	; (405350 <_free_r+0x1cc>)
  40529e:	4640      	mov	r0, r8
  4052a0:	6819      	ldr	r1, [r3, #0]
  4052a2:	f7ff ff21 	bl	4050e8 <_malloc_trim_r>
  4052a6:	e7b0      	b.n	40520a <_free_r+0x86>
  4052a8:	1811      	adds	r1, r2, r0
  4052aa:	6849      	ldr	r1, [r1, #4]
  4052ac:	07c9      	lsls	r1, r1, #31
  4052ae:	d444      	bmi.n	40533a <_free_r+0x1b6>
  4052b0:	6891      	ldr	r1, [r2, #8]
  4052b2:	68d2      	ldr	r2, [r2, #12]
  4052b4:	60ca      	str	r2, [r1, #12]
  4052b6:	4403      	add	r3, r0
  4052b8:	f043 0001 	orr.w	r0, r3, #1
  4052bc:	6091      	str	r1, [r2, #8]
  4052be:	6060      	str	r0, [r4, #4]
  4052c0:	50e3      	str	r3, [r4, r3]
  4052c2:	e7a2      	b.n	40520a <_free_r+0x86>
  4052c4:	2a14      	cmp	r2, #20
  4052c6:	d817      	bhi.n	4052f8 <_free_r+0x174>
  4052c8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4052cc:	007f      	lsls	r7, r7, #1
  4052ce:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4052d2:	e7a9      	b.n	405228 <_free_r+0xa4>
  4052d4:	10aa      	asrs	r2, r5, #2
  4052d6:	684b      	ldr	r3, [r1, #4]
  4052d8:	2501      	movs	r5, #1
  4052da:	fa05 f202 	lsl.w	r2, r5, r2
  4052de:	4313      	orrs	r3, r2
  4052e0:	604b      	str	r3, [r1, #4]
  4052e2:	4602      	mov	r2, r0
  4052e4:	e7b1      	b.n	40524a <_free_r+0xc6>
  4052e6:	f043 0201 	orr.w	r2, r3, #1
  4052ea:	614c      	str	r4, [r1, #20]
  4052ec:	610c      	str	r4, [r1, #16]
  4052ee:	60e5      	str	r5, [r4, #12]
  4052f0:	60a5      	str	r5, [r4, #8]
  4052f2:	6062      	str	r2, [r4, #4]
  4052f4:	50e3      	str	r3, [r4, r3]
  4052f6:	e788      	b.n	40520a <_free_r+0x86>
  4052f8:	2a54      	cmp	r2, #84	; 0x54
  4052fa:	d806      	bhi.n	40530a <_free_r+0x186>
  4052fc:	0b1a      	lsrs	r2, r3, #12
  4052fe:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405302:	007f      	lsls	r7, r7, #1
  405304:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405308:	e78e      	b.n	405228 <_free_r+0xa4>
  40530a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40530e:	d806      	bhi.n	40531e <_free_r+0x19a>
  405310:	0bda      	lsrs	r2, r3, #15
  405312:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405316:	007f      	lsls	r7, r7, #1
  405318:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40531c:	e784      	b.n	405228 <_free_r+0xa4>
  40531e:	f240 5054 	movw	r0, #1364	; 0x554
  405322:	4282      	cmp	r2, r0
  405324:	d806      	bhi.n	405334 <_free_r+0x1b0>
  405326:	0c9a      	lsrs	r2, r3, #18
  405328:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40532c:	007f      	lsls	r7, r7, #1
  40532e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405332:	e779      	b.n	405228 <_free_r+0xa4>
  405334:	27fe      	movs	r7, #254	; 0xfe
  405336:	257e      	movs	r5, #126	; 0x7e
  405338:	e776      	b.n	405228 <_free_r+0xa4>
  40533a:	f043 0201 	orr.w	r2, r3, #1
  40533e:	6062      	str	r2, [r4, #4]
  405340:	50e3      	str	r3, [r4, r3]
  405342:	e762      	b.n	40520a <_free_r+0x86>
  405344:	204004a0 	.word	0x204004a0
  405348:	204004a8 	.word	0x204004a8
  40534c:	204008a8 	.word	0x204008a8
  405350:	20400958 	.word	0x20400958

00405354 <__sfvwrite_r>:
  405354:	6893      	ldr	r3, [r2, #8]
  405356:	2b00      	cmp	r3, #0
  405358:	d076      	beq.n	405448 <__sfvwrite_r+0xf4>
  40535a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40535e:	898b      	ldrh	r3, [r1, #12]
  405360:	b085      	sub	sp, #20
  405362:	460c      	mov	r4, r1
  405364:	0719      	lsls	r1, r3, #28
  405366:	9001      	str	r0, [sp, #4]
  405368:	4616      	mov	r6, r2
  40536a:	d529      	bpl.n	4053c0 <__sfvwrite_r+0x6c>
  40536c:	6922      	ldr	r2, [r4, #16]
  40536e:	b33a      	cbz	r2, 4053c0 <__sfvwrite_r+0x6c>
  405370:	f003 0802 	and.w	r8, r3, #2
  405374:	fa1f f088 	uxth.w	r0, r8
  405378:	6835      	ldr	r5, [r6, #0]
  40537a:	2800      	cmp	r0, #0
  40537c:	d02f      	beq.n	4053de <__sfvwrite_r+0x8a>
  40537e:	f04f 0900 	mov.w	r9, #0
  405382:	4fb4      	ldr	r7, [pc, #720]	; (405654 <__sfvwrite_r+0x300>)
  405384:	46c8      	mov	r8, r9
  405386:	46b2      	mov	sl, r6
  405388:	45b8      	cmp	r8, r7
  40538a:	4643      	mov	r3, r8
  40538c:	464a      	mov	r2, r9
  40538e:	bf28      	it	cs
  405390:	463b      	movcs	r3, r7
  405392:	9801      	ldr	r0, [sp, #4]
  405394:	f1b8 0f00 	cmp.w	r8, #0
  405398:	d050      	beq.n	40543c <__sfvwrite_r+0xe8>
  40539a:	69e1      	ldr	r1, [r4, #28]
  40539c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40539e:	47b0      	blx	r6
  4053a0:	2800      	cmp	r0, #0
  4053a2:	dd71      	ble.n	405488 <__sfvwrite_r+0x134>
  4053a4:	f8da 3008 	ldr.w	r3, [sl, #8]
  4053a8:	1a1b      	subs	r3, r3, r0
  4053aa:	4481      	add	r9, r0
  4053ac:	ebc0 0808 	rsb	r8, r0, r8
  4053b0:	f8ca 3008 	str.w	r3, [sl, #8]
  4053b4:	2b00      	cmp	r3, #0
  4053b6:	d1e7      	bne.n	405388 <__sfvwrite_r+0x34>
  4053b8:	2000      	movs	r0, #0
  4053ba:	b005      	add	sp, #20
  4053bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053c0:	4621      	mov	r1, r4
  4053c2:	9801      	ldr	r0, [sp, #4]
  4053c4:	f7fe fca8 	bl	403d18 <__swsetup_r>
  4053c8:	2800      	cmp	r0, #0
  4053ca:	f040 813a 	bne.w	405642 <__sfvwrite_r+0x2ee>
  4053ce:	89a3      	ldrh	r3, [r4, #12]
  4053d0:	6835      	ldr	r5, [r6, #0]
  4053d2:	f003 0802 	and.w	r8, r3, #2
  4053d6:	fa1f f088 	uxth.w	r0, r8
  4053da:	2800      	cmp	r0, #0
  4053dc:	d1cf      	bne.n	40537e <__sfvwrite_r+0x2a>
  4053de:	f013 0901 	ands.w	r9, r3, #1
  4053e2:	d15b      	bne.n	40549c <__sfvwrite_r+0x148>
  4053e4:	464f      	mov	r7, r9
  4053e6:	9602      	str	r6, [sp, #8]
  4053e8:	b31f      	cbz	r7, 405432 <__sfvwrite_r+0xde>
  4053ea:	059a      	lsls	r2, r3, #22
  4053ec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4053f0:	d52c      	bpl.n	40544c <__sfvwrite_r+0xf8>
  4053f2:	4547      	cmp	r7, r8
  4053f4:	46c2      	mov	sl, r8
  4053f6:	f0c0 80a4 	bcc.w	405542 <__sfvwrite_r+0x1ee>
  4053fa:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4053fe:	f040 80b1 	bne.w	405564 <__sfvwrite_r+0x210>
  405402:	6820      	ldr	r0, [r4, #0]
  405404:	4652      	mov	r2, sl
  405406:	4649      	mov	r1, r9
  405408:	f000 fd7c 	bl	405f04 <memmove>
  40540c:	68a0      	ldr	r0, [r4, #8]
  40540e:	6823      	ldr	r3, [r4, #0]
  405410:	ebc8 0000 	rsb	r0, r8, r0
  405414:	4453      	add	r3, sl
  405416:	60a0      	str	r0, [r4, #8]
  405418:	6023      	str	r3, [r4, #0]
  40541a:	4638      	mov	r0, r7
  40541c:	9a02      	ldr	r2, [sp, #8]
  40541e:	6893      	ldr	r3, [r2, #8]
  405420:	1a1b      	subs	r3, r3, r0
  405422:	4481      	add	r9, r0
  405424:	1a3f      	subs	r7, r7, r0
  405426:	6093      	str	r3, [r2, #8]
  405428:	2b00      	cmp	r3, #0
  40542a:	d0c5      	beq.n	4053b8 <__sfvwrite_r+0x64>
  40542c:	89a3      	ldrh	r3, [r4, #12]
  40542e:	2f00      	cmp	r7, #0
  405430:	d1db      	bne.n	4053ea <__sfvwrite_r+0x96>
  405432:	f8d5 9000 	ldr.w	r9, [r5]
  405436:	686f      	ldr	r7, [r5, #4]
  405438:	3508      	adds	r5, #8
  40543a:	e7d5      	b.n	4053e8 <__sfvwrite_r+0x94>
  40543c:	f8d5 9000 	ldr.w	r9, [r5]
  405440:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405444:	3508      	adds	r5, #8
  405446:	e79f      	b.n	405388 <__sfvwrite_r+0x34>
  405448:	2000      	movs	r0, #0
  40544a:	4770      	bx	lr
  40544c:	6820      	ldr	r0, [r4, #0]
  40544e:	6923      	ldr	r3, [r4, #16]
  405450:	4298      	cmp	r0, r3
  405452:	d803      	bhi.n	40545c <__sfvwrite_r+0x108>
  405454:	6961      	ldr	r1, [r4, #20]
  405456:	428f      	cmp	r7, r1
  405458:	f080 80b7 	bcs.w	4055ca <__sfvwrite_r+0x276>
  40545c:	45b8      	cmp	r8, r7
  40545e:	bf28      	it	cs
  405460:	46b8      	movcs	r8, r7
  405462:	4642      	mov	r2, r8
  405464:	4649      	mov	r1, r9
  405466:	f000 fd4d 	bl	405f04 <memmove>
  40546a:	68a3      	ldr	r3, [r4, #8]
  40546c:	6822      	ldr	r2, [r4, #0]
  40546e:	ebc8 0303 	rsb	r3, r8, r3
  405472:	4442      	add	r2, r8
  405474:	60a3      	str	r3, [r4, #8]
  405476:	6022      	str	r2, [r4, #0]
  405478:	2b00      	cmp	r3, #0
  40547a:	d149      	bne.n	405510 <__sfvwrite_r+0x1bc>
  40547c:	4621      	mov	r1, r4
  40547e:	9801      	ldr	r0, [sp, #4]
  405480:	f7ff fd22 	bl	404ec8 <_fflush_r>
  405484:	2800      	cmp	r0, #0
  405486:	d043      	beq.n	405510 <__sfvwrite_r+0x1bc>
  405488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40548c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405490:	f04f 30ff 	mov.w	r0, #4294967295
  405494:	81a3      	strh	r3, [r4, #12]
  405496:	b005      	add	sp, #20
  405498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40549c:	4680      	mov	r8, r0
  40549e:	9002      	str	r0, [sp, #8]
  4054a0:	4682      	mov	sl, r0
  4054a2:	4681      	mov	r9, r0
  4054a4:	f1b9 0f00 	cmp.w	r9, #0
  4054a8:	d02a      	beq.n	405500 <__sfvwrite_r+0x1ac>
  4054aa:	9b02      	ldr	r3, [sp, #8]
  4054ac:	2b00      	cmp	r3, #0
  4054ae:	d04c      	beq.n	40554a <__sfvwrite_r+0x1f6>
  4054b0:	6820      	ldr	r0, [r4, #0]
  4054b2:	6923      	ldr	r3, [r4, #16]
  4054b4:	6962      	ldr	r2, [r4, #20]
  4054b6:	45c8      	cmp	r8, r9
  4054b8:	46c3      	mov	fp, r8
  4054ba:	bf28      	it	cs
  4054bc:	46cb      	movcs	fp, r9
  4054be:	4298      	cmp	r0, r3
  4054c0:	465f      	mov	r7, fp
  4054c2:	d904      	bls.n	4054ce <__sfvwrite_r+0x17a>
  4054c4:	68a3      	ldr	r3, [r4, #8]
  4054c6:	4413      	add	r3, r2
  4054c8:	459b      	cmp	fp, r3
  4054ca:	f300 8090 	bgt.w	4055ee <__sfvwrite_r+0x29a>
  4054ce:	4593      	cmp	fp, r2
  4054d0:	db20      	blt.n	405514 <__sfvwrite_r+0x1c0>
  4054d2:	4613      	mov	r3, r2
  4054d4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4054d6:	69e1      	ldr	r1, [r4, #28]
  4054d8:	9801      	ldr	r0, [sp, #4]
  4054da:	4652      	mov	r2, sl
  4054dc:	47b8      	blx	r7
  4054de:	1e07      	subs	r7, r0, #0
  4054e0:	ddd2      	ble.n	405488 <__sfvwrite_r+0x134>
  4054e2:	ebb8 0807 	subs.w	r8, r8, r7
  4054e6:	d023      	beq.n	405530 <__sfvwrite_r+0x1dc>
  4054e8:	68b3      	ldr	r3, [r6, #8]
  4054ea:	1bdb      	subs	r3, r3, r7
  4054ec:	44ba      	add	sl, r7
  4054ee:	ebc7 0909 	rsb	r9, r7, r9
  4054f2:	60b3      	str	r3, [r6, #8]
  4054f4:	2b00      	cmp	r3, #0
  4054f6:	f43f af5f 	beq.w	4053b8 <__sfvwrite_r+0x64>
  4054fa:	f1b9 0f00 	cmp.w	r9, #0
  4054fe:	d1d4      	bne.n	4054aa <__sfvwrite_r+0x156>
  405500:	2300      	movs	r3, #0
  405502:	f8d5 a000 	ldr.w	sl, [r5]
  405506:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40550a:	9302      	str	r3, [sp, #8]
  40550c:	3508      	adds	r5, #8
  40550e:	e7c9      	b.n	4054a4 <__sfvwrite_r+0x150>
  405510:	4640      	mov	r0, r8
  405512:	e783      	b.n	40541c <__sfvwrite_r+0xc8>
  405514:	465a      	mov	r2, fp
  405516:	4651      	mov	r1, sl
  405518:	f000 fcf4 	bl	405f04 <memmove>
  40551c:	68a2      	ldr	r2, [r4, #8]
  40551e:	6823      	ldr	r3, [r4, #0]
  405520:	ebcb 0202 	rsb	r2, fp, r2
  405524:	445b      	add	r3, fp
  405526:	ebb8 0807 	subs.w	r8, r8, r7
  40552a:	60a2      	str	r2, [r4, #8]
  40552c:	6023      	str	r3, [r4, #0]
  40552e:	d1db      	bne.n	4054e8 <__sfvwrite_r+0x194>
  405530:	4621      	mov	r1, r4
  405532:	9801      	ldr	r0, [sp, #4]
  405534:	f7ff fcc8 	bl	404ec8 <_fflush_r>
  405538:	2800      	cmp	r0, #0
  40553a:	d1a5      	bne.n	405488 <__sfvwrite_r+0x134>
  40553c:	f8cd 8008 	str.w	r8, [sp, #8]
  405540:	e7d2      	b.n	4054e8 <__sfvwrite_r+0x194>
  405542:	6820      	ldr	r0, [r4, #0]
  405544:	46b8      	mov	r8, r7
  405546:	46ba      	mov	sl, r7
  405548:	e75c      	b.n	405404 <__sfvwrite_r+0xb0>
  40554a:	464a      	mov	r2, r9
  40554c:	210a      	movs	r1, #10
  40554e:	4650      	mov	r0, sl
  405550:	f000 fbee 	bl	405d30 <memchr>
  405554:	2800      	cmp	r0, #0
  405556:	d06f      	beq.n	405638 <__sfvwrite_r+0x2e4>
  405558:	3001      	adds	r0, #1
  40555a:	2301      	movs	r3, #1
  40555c:	ebca 0800 	rsb	r8, sl, r0
  405560:	9302      	str	r3, [sp, #8]
  405562:	e7a5      	b.n	4054b0 <__sfvwrite_r+0x15c>
  405564:	6962      	ldr	r2, [r4, #20]
  405566:	6820      	ldr	r0, [r4, #0]
  405568:	6921      	ldr	r1, [r4, #16]
  40556a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40556e:	ebc1 0a00 	rsb	sl, r1, r0
  405572:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  405576:	f10a 0001 	add.w	r0, sl, #1
  40557a:	ea4f 0868 	mov.w	r8, r8, asr #1
  40557e:	4438      	add	r0, r7
  405580:	4540      	cmp	r0, r8
  405582:	4642      	mov	r2, r8
  405584:	bf84      	itt	hi
  405586:	4680      	movhi	r8, r0
  405588:	4642      	movhi	r2, r8
  40558a:	055b      	lsls	r3, r3, #21
  40558c:	d542      	bpl.n	405614 <__sfvwrite_r+0x2c0>
  40558e:	4611      	mov	r1, r2
  405590:	9801      	ldr	r0, [sp, #4]
  405592:	f000 f915 	bl	4057c0 <_malloc_r>
  405596:	4683      	mov	fp, r0
  405598:	2800      	cmp	r0, #0
  40559a:	d055      	beq.n	405648 <__sfvwrite_r+0x2f4>
  40559c:	4652      	mov	r2, sl
  40559e:	6921      	ldr	r1, [r4, #16]
  4055a0:	f000 fc16 	bl	405dd0 <memcpy>
  4055a4:	89a3      	ldrh	r3, [r4, #12]
  4055a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4055aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4055ae:	81a3      	strh	r3, [r4, #12]
  4055b0:	ebca 0308 	rsb	r3, sl, r8
  4055b4:	eb0b 000a 	add.w	r0, fp, sl
  4055b8:	f8c4 8014 	str.w	r8, [r4, #20]
  4055bc:	f8c4 b010 	str.w	fp, [r4, #16]
  4055c0:	6020      	str	r0, [r4, #0]
  4055c2:	60a3      	str	r3, [r4, #8]
  4055c4:	46b8      	mov	r8, r7
  4055c6:	46ba      	mov	sl, r7
  4055c8:	e71c      	b.n	405404 <__sfvwrite_r+0xb0>
  4055ca:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4055ce:	42bb      	cmp	r3, r7
  4055d0:	bf28      	it	cs
  4055d2:	463b      	movcs	r3, r7
  4055d4:	464a      	mov	r2, r9
  4055d6:	fb93 f3f1 	sdiv	r3, r3, r1
  4055da:	9801      	ldr	r0, [sp, #4]
  4055dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4055de:	fb01 f303 	mul.w	r3, r1, r3
  4055e2:	69e1      	ldr	r1, [r4, #28]
  4055e4:	47b0      	blx	r6
  4055e6:	2800      	cmp	r0, #0
  4055e8:	f73f af18 	bgt.w	40541c <__sfvwrite_r+0xc8>
  4055ec:	e74c      	b.n	405488 <__sfvwrite_r+0x134>
  4055ee:	461a      	mov	r2, r3
  4055f0:	4651      	mov	r1, sl
  4055f2:	9303      	str	r3, [sp, #12]
  4055f4:	f000 fc86 	bl	405f04 <memmove>
  4055f8:	6822      	ldr	r2, [r4, #0]
  4055fa:	9b03      	ldr	r3, [sp, #12]
  4055fc:	9801      	ldr	r0, [sp, #4]
  4055fe:	441a      	add	r2, r3
  405600:	6022      	str	r2, [r4, #0]
  405602:	4621      	mov	r1, r4
  405604:	f7ff fc60 	bl	404ec8 <_fflush_r>
  405608:	9b03      	ldr	r3, [sp, #12]
  40560a:	2800      	cmp	r0, #0
  40560c:	f47f af3c 	bne.w	405488 <__sfvwrite_r+0x134>
  405610:	461f      	mov	r7, r3
  405612:	e766      	b.n	4054e2 <__sfvwrite_r+0x18e>
  405614:	9801      	ldr	r0, [sp, #4]
  405616:	f000 ffeb 	bl	4065f0 <_realloc_r>
  40561a:	4683      	mov	fp, r0
  40561c:	2800      	cmp	r0, #0
  40561e:	d1c7      	bne.n	4055b0 <__sfvwrite_r+0x25c>
  405620:	9d01      	ldr	r5, [sp, #4]
  405622:	6921      	ldr	r1, [r4, #16]
  405624:	4628      	mov	r0, r5
  405626:	f7ff fdad 	bl	405184 <_free_r>
  40562a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40562e:	220c      	movs	r2, #12
  405630:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405634:	602a      	str	r2, [r5, #0]
  405636:	e729      	b.n	40548c <__sfvwrite_r+0x138>
  405638:	2301      	movs	r3, #1
  40563a:	f109 0801 	add.w	r8, r9, #1
  40563e:	9302      	str	r3, [sp, #8]
  405640:	e736      	b.n	4054b0 <__sfvwrite_r+0x15c>
  405642:	f04f 30ff 	mov.w	r0, #4294967295
  405646:	e6b8      	b.n	4053ba <__sfvwrite_r+0x66>
  405648:	9a01      	ldr	r2, [sp, #4]
  40564a:	230c      	movs	r3, #12
  40564c:	6013      	str	r3, [r2, #0]
  40564e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405652:	e71b      	b.n	40548c <__sfvwrite_r+0x138>
  405654:	7ffffc00 	.word	0x7ffffc00

00405658 <_fwalk_reent>:
  405658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40565c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405660:	d01f      	beq.n	4056a2 <_fwalk_reent+0x4a>
  405662:	4688      	mov	r8, r1
  405664:	4606      	mov	r6, r0
  405666:	f04f 0900 	mov.w	r9, #0
  40566a:	687d      	ldr	r5, [r7, #4]
  40566c:	68bc      	ldr	r4, [r7, #8]
  40566e:	3d01      	subs	r5, #1
  405670:	d411      	bmi.n	405696 <_fwalk_reent+0x3e>
  405672:	89a3      	ldrh	r3, [r4, #12]
  405674:	2b01      	cmp	r3, #1
  405676:	f105 35ff 	add.w	r5, r5, #4294967295
  40567a:	d908      	bls.n	40568e <_fwalk_reent+0x36>
  40567c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405680:	3301      	adds	r3, #1
  405682:	4621      	mov	r1, r4
  405684:	4630      	mov	r0, r6
  405686:	d002      	beq.n	40568e <_fwalk_reent+0x36>
  405688:	47c0      	blx	r8
  40568a:	ea49 0900 	orr.w	r9, r9, r0
  40568e:	1c6b      	adds	r3, r5, #1
  405690:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405694:	d1ed      	bne.n	405672 <_fwalk_reent+0x1a>
  405696:	683f      	ldr	r7, [r7, #0]
  405698:	2f00      	cmp	r7, #0
  40569a:	d1e6      	bne.n	40566a <_fwalk_reent+0x12>
  40569c:	4648      	mov	r0, r9
  40569e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4056a2:	46b9      	mov	r9, r7
  4056a4:	4648      	mov	r0, r9
  4056a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4056aa:	bf00      	nop

004056ac <__locale_charset>:
  4056ac:	4800      	ldr	r0, [pc, #0]	; (4056b0 <__locale_charset+0x4>)
  4056ae:	4770      	bx	lr
  4056b0:	2040047c 	.word	0x2040047c

004056b4 <__locale_mb_cur_max>:
  4056b4:	4b01      	ldr	r3, [pc, #4]	; (4056bc <__locale_mb_cur_max+0x8>)
  4056b6:	6818      	ldr	r0, [r3, #0]
  4056b8:	4770      	bx	lr
  4056ba:	bf00      	nop
  4056bc:	2040049c 	.word	0x2040049c

004056c0 <_localeconv_r>:
  4056c0:	4800      	ldr	r0, [pc, #0]	; (4056c4 <_localeconv_r+0x4>)
  4056c2:	4770      	bx	lr
  4056c4:	20400444 	.word	0x20400444

004056c8 <__swhatbuf_r>:
  4056c8:	b570      	push	{r4, r5, r6, lr}
  4056ca:	460d      	mov	r5, r1
  4056cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4056d0:	2900      	cmp	r1, #0
  4056d2:	b090      	sub	sp, #64	; 0x40
  4056d4:	4614      	mov	r4, r2
  4056d6:	461e      	mov	r6, r3
  4056d8:	db14      	blt.n	405704 <__swhatbuf_r+0x3c>
  4056da:	aa01      	add	r2, sp, #4
  4056dc:	f001 fbc8 	bl	406e70 <_fstat_r>
  4056e0:	2800      	cmp	r0, #0
  4056e2:	db0f      	blt.n	405704 <__swhatbuf_r+0x3c>
  4056e4:	9a02      	ldr	r2, [sp, #8]
  4056e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4056ea:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4056ee:	fab2 f282 	clz	r2, r2
  4056f2:	0952      	lsrs	r2, r2, #5
  4056f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4056f8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4056fc:	6032      	str	r2, [r6, #0]
  4056fe:	6023      	str	r3, [r4, #0]
  405700:	b010      	add	sp, #64	; 0x40
  405702:	bd70      	pop	{r4, r5, r6, pc}
  405704:	89a8      	ldrh	r0, [r5, #12]
  405706:	f000 0080 	and.w	r0, r0, #128	; 0x80
  40570a:	b282      	uxth	r2, r0
  40570c:	2000      	movs	r0, #0
  40570e:	6030      	str	r0, [r6, #0]
  405710:	b11a      	cbz	r2, 40571a <__swhatbuf_r+0x52>
  405712:	2340      	movs	r3, #64	; 0x40
  405714:	6023      	str	r3, [r4, #0]
  405716:	b010      	add	sp, #64	; 0x40
  405718:	bd70      	pop	{r4, r5, r6, pc}
  40571a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40571e:	4610      	mov	r0, r2
  405720:	6023      	str	r3, [r4, #0]
  405722:	b010      	add	sp, #64	; 0x40
  405724:	bd70      	pop	{r4, r5, r6, pc}
  405726:	bf00      	nop

00405728 <__smakebuf_r>:
  405728:	898a      	ldrh	r2, [r1, #12]
  40572a:	0792      	lsls	r2, r2, #30
  40572c:	460b      	mov	r3, r1
  40572e:	d506      	bpl.n	40573e <__smakebuf_r+0x16>
  405730:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405734:	2101      	movs	r1, #1
  405736:	601a      	str	r2, [r3, #0]
  405738:	611a      	str	r2, [r3, #16]
  40573a:	6159      	str	r1, [r3, #20]
  40573c:	4770      	bx	lr
  40573e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405740:	b083      	sub	sp, #12
  405742:	ab01      	add	r3, sp, #4
  405744:	466a      	mov	r2, sp
  405746:	460c      	mov	r4, r1
  405748:	4605      	mov	r5, r0
  40574a:	f7ff ffbd 	bl	4056c8 <__swhatbuf_r>
  40574e:	9900      	ldr	r1, [sp, #0]
  405750:	4606      	mov	r6, r0
  405752:	4628      	mov	r0, r5
  405754:	f000 f834 	bl	4057c0 <_malloc_r>
  405758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40575c:	b1d0      	cbz	r0, 405794 <__smakebuf_r+0x6c>
  40575e:	9a01      	ldr	r2, [sp, #4]
  405760:	4f12      	ldr	r7, [pc, #72]	; (4057ac <__smakebuf_r+0x84>)
  405762:	9900      	ldr	r1, [sp, #0]
  405764:	63ef      	str	r7, [r5, #60]	; 0x3c
  405766:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40576a:	81a3      	strh	r3, [r4, #12]
  40576c:	6020      	str	r0, [r4, #0]
  40576e:	6120      	str	r0, [r4, #16]
  405770:	6161      	str	r1, [r4, #20]
  405772:	b91a      	cbnz	r2, 40577c <__smakebuf_r+0x54>
  405774:	4333      	orrs	r3, r6
  405776:	81a3      	strh	r3, [r4, #12]
  405778:	b003      	add	sp, #12
  40577a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40577c:	4628      	mov	r0, r5
  40577e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405782:	f001 fb89 	bl	406e98 <_isatty_r>
  405786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40578a:	2800      	cmp	r0, #0
  40578c:	d0f2      	beq.n	405774 <__smakebuf_r+0x4c>
  40578e:	f043 0301 	orr.w	r3, r3, #1
  405792:	e7ef      	b.n	405774 <__smakebuf_r+0x4c>
  405794:	059a      	lsls	r2, r3, #22
  405796:	d4ef      	bmi.n	405778 <__smakebuf_r+0x50>
  405798:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40579c:	f043 0302 	orr.w	r3, r3, #2
  4057a0:	2101      	movs	r1, #1
  4057a2:	81a3      	strh	r3, [r4, #12]
  4057a4:	6022      	str	r2, [r4, #0]
  4057a6:	6122      	str	r2, [r4, #16]
  4057a8:	6161      	str	r1, [r4, #20]
  4057aa:	e7e5      	b.n	405778 <__smakebuf_r+0x50>
  4057ac:	00404ef5 	.word	0x00404ef5

004057b0 <malloc>:
  4057b0:	4b02      	ldr	r3, [pc, #8]	; (4057bc <malloc+0xc>)
  4057b2:	4601      	mov	r1, r0
  4057b4:	6818      	ldr	r0, [r3, #0]
  4057b6:	f000 b803 	b.w	4057c0 <_malloc_r>
  4057ba:	bf00      	nop
  4057bc:	20400440 	.word	0x20400440

004057c0 <_malloc_r>:
  4057c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057c4:	f101 050b 	add.w	r5, r1, #11
  4057c8:	2d16      	cmp	r5, #22
  4057ca:	b083      	sub	sp, #12
  4057cc:	4606      	mov	r6, r0
  4057ce:	f240 809f 	bls.w	405910 <_malloc_r+0x150>
  4057d2:	f035 0507 	bics.w	r5, r5, #7
  4057d6:	f100 80bf 	bmi.w	405958 <_malloc_r+0x198>
  4057da:	42a9      	cmp	r1, r5
  4057dc:	f200 80bc 	bhi.w	405958 <_malloc_r+0x198>
  4057e0:	f000 fbf4 	bl	405fcc <__malloc_lock>
  4057e4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4057e8:	f0c0 829c 	bcc.w	405d24 <_malloc_r+0x564>
  4057ec:	0a6b      	lsrs	r3, r5, #9
  4057ee:	f000 80ba 	beq.w	405966 <_malloc_r+0x1a6>
  4057f2:	2b04      	cmp	r3, #4
  4057f4:	f200 8183 	bhi.w	405afe <_malloc_r+0x33e>
  4057f8:	09a8      	lsrs	r0, r5, #6
  4057fa:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4057fe:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405802:	3038      	adds	r0, #56	; 0x38
  405804:	4fc4      	ldr	r7, [pc, #784]	; (405b18 <_malloc_r+0x358>)
  405806:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40580a:	f1a3 0108 	sub.w	r1, r3, #8
  40580e:	685c      	ldr	r4, [r3, #4]
  405810:	42a1      	cmp	r1, r4
  405812:	d107      	bne.n	405824 <_malloc_r+0x64>
  405814:	e0ac      	b.n	405970 <_malloc_r+0x1b0>
  405816:	2a00      	cmp	r2, #0
  405818:	f280 80ac 	bge.w	405974 <_malloc_r+0x1b4>
  40581c:	68e4      	ldr	r4, [r4, #12]
  40581e:	42a1      	cmp	r1, r4
  405820:	f000 80a6 	beq.w	405970 <_malloc_r+0x1b0>
  405824:	6863      	ldr	r3, [r4, #4]
  405826:	f023 0303 	bic.w	r3, r3, #3
  40582a:	1b5a      	subs	r2, r3, r5
  40582c:	2a0f      	cmp	r2, #15
  40582e:	ddf2      	ble.n	405816 <_malloc_r+0x56>
  405830:	49b9      	ldr	r1, [pc, #740]	; (405b18 <_malloc_r+0x358>)
  405832:	693c      	ldr	r4, [r7, #16]
  405834:	f101 0e08 	add.w	lr, r1, #8
  405838:	4574      	cmp	r4, lr
  40583a:	f000 81b3 	beq.w	405ba4 <_malloc_r+0x3e4>
  40583e:	6863      	ldr	r3, [r4, #4]
  405840:	f023 0303 	bic.w	r3, r3, #3
  405844:	1b5a      	subs	r2, r3, r5
  405846:	2a0f      	cmp	r2, #15
  405848:	f300 8199 	bgt.w	405b7e <_malloc_r+0x3be>
  40584c:	2a00      	cmp	r2, #0
  40584e:	f8c1 e014 	str.w	lr, [r1, #20]
  405852:	f8c1 e010 	str.w	lr, [r1, #16]
  405856:	f280 809e 	bge.w	405996 <_malloc_r+0x1d6>
  40585a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40585e:	f080 8167 	bcs.w	405b30 <_malloc_r+0x370>
  405862:	08db      	lsrs	r3, r3, #3
  405864:	f103 0c01 	add.w	ip, r3, #1
  405868:	2201      	movs	r2, #1
  40586a:	109b      	asrs	r3, r3, #2
  40586c:	fa02 f303 	lsl.w	r3, r2, r3
  405870:	684a      	ldr	r2, [r1, #4]
  405872:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  405876:	f8c4 8008 	str.w	r8, [r4, #8]
  40587a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40587e:	431a      	orrs	r2, r3
  405880:	f1a9 0308 	sub.w	r3, r9, #8
  405884:	60e3      	str	r3, [r4, #12]
  405886:	604a      	str	r2, [r1, #4]
  405888:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40588c:	f8c8 400c 	str.w	r4, [r8, #12]
  405890:	1083      	asrs	r3, r0, #2
  405892:	2401      	movs	r4, #1
  405894:	409c      	lsls	r4, r3
  405896:	4294      	cmp	r4, r2
  405898:	f200 808a 	bhi.w	4059b0 <_malloc_r+0x1f0>
  40589c:	4214      	tst	r4, r2
  40589e:	d106      	bne.n	4058ae <_malloc_r+0xee>
  4058a0:	f020 0003 	bic.w	r0, r0, #3
  4058a4:	0064      	lsls	r4, r4, #1
  4058a6:	4214      	tst	r4, r2
  4058a8:	f100 0004 	add.w	r0, r0, #4
  4058ac:	d0fa      	beq.n	4058a4 <_malloc_r+0xe4>
  4058ae:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4058b2:	46cc      	mov	ip, r9
  4058b4:	4680      	mov	r8, r0
  4058b6:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4058ba:	458c      	cmp	ip, r1
  4058bc:	d107      	bne.n	4058ce <_malloc_r+0x10e>
  4058be:	e173      	b.n	405ba8 <_malloc_r+0x3e8>
  4058c0:	2a00      	cmp	r2, #0
  4058c2:	f280 8181 	bge.w	405bc8 <_malloc_r+0x408>
  4058c6:	68c9      	ldr	r1, [r1, #12]
  4058c8:	458c      	cmp	ip, r1
  4058ca:	f000 816d 	beq.w	405ba8 <_malloc_r+0x3e8>
  4058ce:	684b      	ldr	r3, [r1, #4]
  4058d0:	f023 0303 	bic.w	r3, r3, #3
  4058d4:	1b5a      	subs	r2, r3, r5
  4058d6:	2a0f      	cmp	r2, #15
  4058d8:	ddf2      	ble.n	4058c0 <_malloc_r+0x100>
  4058da:	460c      	mov	r4, r1
  4058dc:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4058e0:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4058e4:	194b      	adds	r3, r1, r5
  4058e6:	f045 0501 	orr.w	r5, r5, #1
  4058ea:	604d      	str	r5, [r1, #4]
  4058ec:	f042 0101 	orr.w	r1, r2, #1
  4058f0:	f8c8 c00c 	str.w	ip, [r8, #12]
  4058f4:	4630      	mov	r0, r6
  4058f6:	f8cc 8008 	str.w	r8, [ip, #8]
  4058fa:	617b      	str	r3, [r7, #20]
  4058fc:	613b      	str	r3, [r7, #16]
  4058fe:	f8c3 e00c 	str.w	lr, [r3, #12]
  405902:	f8c3 e008 	str.w	lr, [r3, #8]
  405906:	6059      	str	r1, [r3, #4]
  405908:	509a      	str	r2, [r3, r2]
  40590a:	f000 fb61 	bl	405fd0 <__malloc_unlock>
  40590e:	e01f      	b.n	405950 <_malloc_r+0x190>
  405910:	2910      	cmp	r1, #16
  405912:	d821      	bhi.n	405958 <_malloc_r+0x198>
  405914:	f000 fb5a 	bl	405fcc <__malloc_lock>
  405918:	2510      	movs	r5, #16
  40591a:	2306      	movs	r3, #6
  40591c:	2002      	movs	r0, #2
  40591e:	4f7e      	ldr	r7, [pc, #504]	; (405b18 <_malloc_r+0x358>)
  405920:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  405924:	f1a3 0208 	sub.w	r2, r3, #8
  405928:	685c      	ldr	r4, [r3, #4]
  40592a:	4294      	cmp	r4, r2
  40592c:	f000 8145 	beq.w	405bba <_malloc_r+0x3fa>
  405930:	6863      	ldr	r3, [r4, #4]
  405932:	68e1      	ldr	r1, [r4, #12]
  405934:	68a5      	ldr	r5, [r4, #8]
  405936:	f023 0303 	bic.w	r3, r3, #3
  40593a:	4423      	add	r3, r4
  40593c:	4630      	mov	r0, r6
  40593e:	685a      	ldr	r2, [r3, #4]
  405940:	60e9      	str	r1, [r5, #12]
  405942:	f042 0201 	orr.w	r2, r2, #1
  405946:	608d      	str	r5, [r1, #8]
  405948:	605a      	str	r2, [r3, #4]
  40594a:	f000 fb41 	bl	405fd0 <__malloc_unlock>
  40594e:	3408      	adds	r4, #8
  405950:	4620      	mov	r0, r4
  405952:	b003      	add	sp, #12
  405954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405958:	2400      	movs	r4, #0
  40595a:	230c      	movs	r3, #12
  40595c:	4620      	mov	r0, r4
  40595e:	6033      	str	r3, [r6, #0]
  405960:	b003      	add	sp, #12
  405962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405966:	2380      	movs	r3, #128	; 0x80
  405968:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40596c:	203f      	movs	r0, #63	; 0x3f
  40596e:	e749      	b.n	405804 <_malloc_r+0x44>
  405970:	4670      	mov	r0, lr
  405972:	e75d      	b.n	405830 <_malloc_r+0x70>
  405974:	4423      	add	r3, r4
  405976:	68e1      	ldr	r1, [r4, #12]
  405978:	685a      	ldr	r2, [r3, #4]
  40597a:	68a5      	ldr	r5, [r4, #8]
  40597c:	f042 0201 	orr.w	r2, r2, #1
  405980:	60e9      	str	r1, [r5, #12]
  405982:	4630      	mov	r0, r6
  405984:	608d      	str	r5, [r1, #8]
  405986:	605a      	str	r2, [r3, #4]
  405988:	f000 fb22 	bl	405fd0 <__malloc_unlock>
  40598c:	3408      	adds	r4, #8
  40598e:	4620      	mov	r0, r4
  405990:	b003      	add	sp, #12
  405992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405996:	4423      	add	r3, r4
  405998:	4630      	mov	r0, r6
  40599a:	685a      	ldr	r2, [r3, #4]
  40599c:	f042 0201 	orr.w	r2, r2, #1
  4059a0:	605a      	str	r2, [r3, #4]
  4059a2:	f000 fb15 	bl	405fd0 <__malloc_unlock>
  4059a6:	3408      	adds	r4, #8
  4059a8:	4620      	mov	r0, r4
  4059aa:	b003      	add	sp, #12
  4059ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059b0:	68bc      	ldr	r4, [r7, #8]
  4059b2:	6863      	ldr	r3, [r4, #4]
  4059b4:	f023 0803 	bic.w	r8, r3, #3
  4059b8:	45a8      	cmp	r8, r5
  4059ba:	d304      	bcc.n	4059c6 <_malloc_r+0x206>
  4059bc:	ebc5 0308 	rsb	r3, r5, r8
  4059c0:	2b0f      	cmp	r3, #15
  4059c2:	f300 808c 	bgt.w	405ade <_malloc_r+0x31e>
  4059c6:	4b55      	ldr	r3, [pc, #340]	; (405b1c <_malloc_r+0x35c>)
  4059c8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 405b2c <_malloc_r+0x36c>
  4059cc:	681a      	ldr	r2, [r3, #0]
  4059ce:	f8d9 3000 	ldr.w	r3, [r9]
  4059d2:	3301      	adds	r3, #1
  4059d4:	442a      	add	r2, r5
  4059d6:	eb04 0a08 	add.w	sl, r4, r8
  4059da:	f000 8160 	beq.w	405c9e <_malloc_r+0x4de>
  4059de:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4059e2:	320f      	adds	r2, #15
  4059e4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4059e8:	f022 020f 	bic.w	r2, r2, #15
  4059ec:	4611      	mov	r1, r2
  4059ee:	4630      	mov	r0, r6
  4059f0:	9201      	str	r2, [sp, #4]
  4059f2:	f000 ffed 	bl	4069d0 <_sbrk_r>
  4059f6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4059fa:	4683      	mov	fp, r0
  4059fc:	9a01      	ldr	r2, [sp, #4]
  4059fe:	f000 8158 	beq.w	405cb2 <_malloc_r+0x4f2>
  405a02:	4582      	cmp	sl, r0
  405a04:	f200 80fc 	bhi.w	405c00 <_malloc_r+0x440>
  405a08:	4b45      	ldr	r3, [pc, #276]	; (405b20 <_malloc_r+0x360>)
  405a0a:	6819      	ldr	r1, [r3, #0]
  405a0c:	45da      	cmp	sl, fp
  405a0e:	4411      	add	r1, r2
  405a10:	6019      	str	r1, [r3, #0]
  405a12:	f000 8153 	beq.w	405cbc <_malloc_r+0x4fc>
  405a16:	f8d9 0000 	ldr.w	r0, [r9]
  405a1a:	f8df e110 	ldr.w	lr, [pc, #272]	; 405b2c <_malloc_r+0x36c>
  405a1e:	3001      	adds	r0, #1
  405a20:	bf1b      	ittet	ne
  405a22:	ebca 0a0b 	rsbne	sl, sl, fp
  405a26:	4451      	addne	r1, sl
  405a28:	f8ce b000 	streq.w	fp, [lr]
  405a2c:	6019      	strne	r1, [r3, #0]
  405a2e:	f01b 0107 	ands.w	r1, fp, #7
  405a32:	f000 8117 	beq.w	405c64 <_malloc_r+0x4a4>
  405a36:	f1c1 0008 	rsb	r0, r1, #8
  405a3a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405a3e:	4483      	add	fp, r0
  405a40:	3108      	adds	r1, #8
  405a42:	445a      	add	r2, fp
  405a44:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405a48:	ebc2 0901 	rsb	r9, r2, r1
  405a4c:	4649      	mov	r1, r9
  405a4e:	4630      	mov	r0, r6
  405a50:	9301      	str	r3, [sp, #4]
  405a52:	f000 ffbd 	bl	4069d0 <_sbrk_r>
  405a56:	1c43      	adds	r3, r0, #1
  405a58:	9b01      	ldr	r3, [sp, #4]
  405a5a:	f000 813f 	beq.w	405cdc <_malloc_r+0x51c>
  405a5e:	ebcb 0200 	rsb	r2, fp, r0
  405a62:	444a      	add	r2, r9
  405a64:	f042 0201 	orr.w	r2, r2, #1
  405a68:	6819      	ldr	r1, [r3, #0]
  405a6a:	f8c7 b008 	str.w	fp, [r7, #8]
  405a6e:	4449      	add	r1, r9
  405a70:	42bc      	cmp	r4, r7
  405a72:	f8cb 2004 	str.w	r2, [fp, #4]
  405a76:	6019      	str	r1, [r3, #0]
  405a78:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 405b20 <_malloc_r+0x360>
  405a7c:	d016      	beq.n	405aac <_malloc_r+0x2ec>
  405a7e:	f1b8 0f0f 	cmp.w	r8, #15
  405a82:	f240 80fd 	bls.w	405c80 <_malloc_r+0x4c0>
  405a86:	6862      	ldr	r2, [r4, #4]
  405a88:	f1a8 030c 	sub.w	r3, r8, #12
  405a8c:	f023 0307 	bic.w	r3, r3, #7
  405a90:	18e0      	adds	r0, r4, r3
  405a92:	f002 0201 	and.w	r2, r2, #1
  405a96:	f04f 0e05 	mov.w	lr, #5
  405a9a:	431a      	orrs	r2, r3
  405a9c:	2b0f      	cmp	r3, #15
  405a9e:	6062      	str	r2, [r4, #4]
  405aa0:	f8c0 e004 	str.w	lr, [r0, #4]
  405aa4:	f8c0 e008 	str.w	lr, [r0, #8]
  405aa8:	f200 811c 	bhi.w	405ce4 <_malloc_r+0x524>
  405aac:	4b1d      	ldr	r3, [pc, #116]	; (405b24 <_malloc_r+0x364>)
  405aae:	68bc      	ldr	r4, [r7, #8]
  405ab0:	681a      	ldr	r2, [r3, #0]
  405ab2:	4291      	cmp	r1, r2
  405ab4:	bf88      	it	hi
  405ab6:	6019      	strhi	r1, [r3, #0]
  405ab8:	4b1b      	ldr	r3, [pc, #108]	; (405b28 <_malloc_r+0x368>)
  405aba:	681a      	ldr	r2, [r3, #0]
  405abc:	4291      	cmp	r1, r2
  405abe:	6862      	ldr	r2, [r4, #4]
  405ac0:	bf88      	it	hi
  405ac2:	6019      	strhi	r1, [r3, #0]
  405ac4:	f022 0203 	bic.w	r2, r2, #3
  405ac8:	4295      	cmp	r5, r2
  405aca:	eba2 0305 	sub.w	r3, r2, r5
  405ace:	d801      	bhi.n	405ad4 <_malloc_r+0x314>
  405ad0:	2b0f      	cmp	r3, #15
  405ad2:	dc04      	bgt.n	405ade <_malloc_r+0x31e>
  405ad4:	4630      	mov	r0, r6
  405ad6:	f000 fa7b 	bl	405fd0 <__malloc_unlock>
  405ada:	2400      	movs	r4, #0
  405adc:	e738      	b.n	405950 <_malloc_r+0x190>
  405ade:	1962      	adds	r2, r4, r5
  405ae0:	f043 0301 	orr.w	r3, r3, #1
  405ae4:	f045 0501 	orr.w	r5, r5, #1
  405ae8:	6065      	str	r5, [r4, #4]
  405aea:	4630      	mov	r0, r6
  405aec:	60ba      	str	r2, [r7, #8]
  405aee:	6053      	str	r3, [r2, #4]
  405af0:	f000 fa6e 	bl	405fd0 <__malloc_unlock>
  405af4:	3408      	adds	r4, #8
  405af6:	4620      	mov	r0, r4
  405af8:	b003      	add	sp, #12
  405afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405afe:	2b14      	cmp	r3, #20
  405b00:	d971      	bls.n	405be6 <_malloc_r+0x426>
  405b02:	2b54      	cmp	r3, #84	; 0x54
  405b04:	f200 80a4 	bhi.w	405c50 <_malloc_r+0x490>
  405b08:	0b28      	lsrs	r0, r5, #12
  405b0a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  405b0e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405b12:	306e      	adds	r0, #110	; 0x6e
  405b14:	e676      	b.n	405804 <_malloc_r+0x44>
  405b16:	bf00      	nop
  405b18:	204004a0 	.word	0x204004a0
  405b1c:	20400958 	.word	0x20400958
  405b20:	2040095c 	.word	0x2040095c
  405b24:	20400954 	.word	0x20400954
  405b28:	20400950 	.word	0x20400950
  405b2c:	204008ac 	.word	0x204008ac
  405b30:	0a5a      	lsrs	r2, r3, #9
  405b32:	2a04      	cmp	r2, #4
  405b34:	d95e      	bls.n	405bf4 <_malloc_r+0x434>
  405b36:	2a14      	cmp	r2, #20
  405b38:	f200 80b3 	bhi.w	405ca2 <_malloc_r+0x4e2>
  405b3c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405b40:	0049      	lsls	r1, r1, #1
  405b42:	325b      	adds	r2, #91	; 0x5b
  405b44:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  405b48:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  405b4c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 405d2c <_malloc_r+0x56c>
  405b50:	f1ac 0c08 	sub.w	ip, ip, #8
  405b54:	458c      	cmp	ip, r1
  405b56:	f000 8088 	beq.w	405c6a <_malloc_r+0x4aa>
  405b5a:	684a      	ldr	r2, [r1, #4]
  405b5c:	f022 0203 	bic.w	r2, r2, #3
  405b60:	4293      	cmp	r3, r2
  405b62:	d202      	bcs.n	405b6a <_malloc_r+0x3aa>
  405b64:	6889      	ldr	r1, [r1, #8]
  405b66:	458c      	cmp	ip, r1
  405b68:	d1f7      	bne.n	405b5a <_malloc_r+0x39a>
  405b6a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  405b6e:	687a      	ldr	r2, [r7, #4]
  405b70:	f8c4 c00c 	str.w	ip, [r4, #12]
  405b74:	60a1      	str	r1, [r4, #8]
  405b76:	f8cc 4008 	str.w	r4, [ip, #8]
  405b7a:	60cc      	str	r4, [r1, #12]
  405b7c:	e688      	b.n	405890 <_malloc_r+0xd0>
  405b7e:	1963      	adds	r3, r4, r5
  405b80:	f042 0701 	orr.w	r7, r2, #1
  405b84:	f045 0501 	orr.w	r5, r5, #1
  405b88:	6065      	str	r5, [r4, #4]
  405b8a:	4630      	mov	r0, r6
  405b8c:	614b      	str	r3, [r1, #20]
  405b8e:	610b      	str	r3, [r1, #16]
  405b90:	f8c3 e00c 	str.w	lr, [r3, #12]
  405b94:	f8c3 e008 	str.w	lr, [r3, #8]
  405b98:	605f      	str	r7, [r3, #4]
  405b9a:	509a      	str	r2, [r3, r2]
  405b9c:	3408      	adds	r4, #8
  405b9e:	f000 fa17 	bl	405fd0 <__malloc_unlock>
  405ba2:	e6d5      	b.n	405950 <_malloc_r+0x190>
  405ba4:	684a      	ldr	r2, [r1, #4]
  405ba6:	e673      	b.n	405890 <_malloc_r+0xd0>
  405ba8:	f108 0801 	add.w	r8, r8, #1
  405bac:	f018 0f03 	tst.w	r8, #3
  405bb0:	f10c 0c08 	add.w	ip, ip, #8
  405bb4:	f47f ae7f 	bne.w	4058b6 <_malloc_r+0xf6>
  405bb8:	e030      	b.n	405c1c <_malloc_r+0x45c>
  405bba:	68dc      	ldr	r4, [r3, #12]
  405bbc:	42a3      	cmp	r3, r4
  405bbe:	bf08      	it	eq
  405bc0:	3002      	addeq	r0, #2
  405bc2:	f43f ae35 	beq.w	405830 <_malloc_r+0x70>
  405bc6:	e6b3      	b.n	405930 <_malloc_r+0x170>
  405bc8:	440b      	add	r3, r1
  405bca:	460c      	mov	r4, r1
  405bcc:	685a      	ldr	r2, [r3, #4]
  405bce:	68c9      	ldr	r1, [r1, #12]
  405bd0:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405bd4:	f042 0201 	orr.w	r2, r2, #1
  405bd8:	605a      	str	r2, [r3, #4]
  405bda:	4630      	mov	r0, r6
  405bdc:	60e9      	str	r1, [r5, #12]
  405bde:	608d      	str	r5, [r1, #8]
  405be0:	f000 f9f6 	bl	405fd0 <__malloc_unlock>
  405be4:	e6b4      	b.n	405950 <_malloc_r+0x190>
  405be6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  405bea:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  405bee:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405bf2:	e607      	b.n	405804 <_malloc_r+0x44>
  405bf4:	099a      	lsrs	r2, r3, #6
  405bf6:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405bfa:	0049      	lsls	r1, r1, #1
  405bfc:	3238      	adds	r2, #56	; 0x38
  405bfe:	e7a1      	b.n	405b44 <_malloc_r+0x384>
  405c00:	42bc      	cmp	r4, r7
  405c02:	4b4a      	ldr	r3, [pc, #296]	; (405d2c <_malloc_r+0x56c>)
  405c04:	f43f af00 	beq.w	405a08 <_malloc_r+0x248>
  405c08:	689c      	ldr	r4, [r3, #8]
  405c0a:	6862      	ldr	r2, [r4, #4]
  405c0c:	f022 0203 	bic.w	r2, r2, #3
  405c10:	e75a      	b.n	405ac8 <_malloc_r+0x308>
  405c12:	f859 3908 	ldr.w	r3, [r9], #-8
  405c16:	4599      	cmp	r9, r3
  405c18:	f040 8082 	bne.w	405d20 <_malloc_r+0x560>
  405c1c:	f010 0f03 	tst.w	r0, #3
  405c20:	f100 30ff 	add.w	r0, r0, #4294967295
  405c24:	d1f5      	bne.n	405c12 <_malloc_r+0x452>
  405c26:	687b      	ldr	r3, [r7, #4]
  405c28:	ea23 0304 	bic.w	r3, r3, r4
  405c2c:	607b      	str	r3, [r7, #4]
  405c2e:	0064      	lsls	r4, r4, #1
  405c30:	429c      	cmp	r4, r3
  405c32:	f63f aebd 	bhi.w	4059b0 <_malloc_r+0x1f0>
  405c36:	2c00      	cmp	r4, #0
  405c38:	f43f aeba 	beq.w	4059b0 <_malloc_r+0x1f0>
  405c3c:	421c      	tst	r4, r3
  405c3e:	4640      	mov	r0, r8
  405c40:	f47f ae35 	bne.w	4058ae <_malloc_r+0xee>
  405c44:	0064      	lsls	r4, r4, #1
  405c46:	421c      	tst	r4, r3
  405c48:	f100 0004 	add.w	r0, r0, #4
  405c4c:	d0fa      	beq.n	405c44 <_malloc_r+0x484>
  405c4e:	e62e      	b.n	4058ae <_malloc_r+0xee>
  405c50:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405c54:	d818      	bhi.n	405c88 <_malloc_r+0x4c8>
  405c56:	0be8      	lsrs	r0, r5, #15
  405c58:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  405c5c:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405c60:	3077      	adds	r0, #119	; 0x77
  405c62:	e5cf      	b.n	405804 <_malloc_r+0x44>
  405c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405c68:	e6eb      	b.n	405a42 <_malloc_r+0x282>
  405c6a:	2101      	movs	r1, #1
  405c6c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405c70:	1092      	asrs	r2, r2, #2
  405c72:	fa01 f202 	lsl.w	r2, r1, r2
  405c76:	431a      	orrs	r2, r3
  405c78:	f8c8 2004 	str.w	r2, [r8, #4]
  405c7c:	4661      	mov	r1, ip
  405c7e:	e777      	b.n	405b70 <_malloc_r+0x3b0>
  405c80:	2301      	movs	r3, #1
  405c82:	f8cb 3004 	str.w	r3, [fp, #4]
  405c86:	e725      	b.n	405ad4 <_malloc_r+0x314>
  405c88:	f240 5254 	movw	r2, #1364	; 0x554
  405c8c:	4293      	cmp	r3, r2
  405c8e:	d820      	bhi.n	405cd2 <_malloc_r+0x512>
  405c90:	0ca8      	lsrs	r0, r5, #18
  405c92:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  405c96:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405c9a:	307c      	adds	r0, #124	; 0x7c
  405c9c:	e5b2      	b.n	405804 <_malloc_r+0x44>
  405c9e:	3210      	adds	r2, #16
  405ca0:	e6a4      	b.n	4059ec <_malloc_r+0x22c>
  405ca2:	2a54      	cmp	r2, #84	; 0x54
  405ca4:	d826      	bhi.n	405cf4 <_malloc_r+0x534>
  405ca6:	0b1a      	lsrs	r2, r3, #12
  405ca8:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405cac:	0049      	lsls	r1, r1, #1
  405cae:	326e      	adds	r2, #110	; 0x6e
  405cb0:	e748      	b.n	405b44 <_malloc_r+0x384>
  405cb2:	68bc      	ldr	r4, [r7, #8]
  405cb4:	6862      	ldr	r2, [r4, #4]
  405cb6:	f022 0203 	bic.w	r2, r2, #3
  405cba:	e705      	b.n	405ac8 <_malloc_r+0x308>
  405cbc:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405cc0:	2800      	cmp	r0, #0
  405cc2:	f47f aea8 	bne.w	405a16 <_malloc_r+0x256>
  405cc6:	4442      	add	r2, r8
  405cc8:	68bb      	ldr	r3, [r7, #8]
  405cca:	f042 0201 	orr.w	r2, r2, #1
  405cce:	605a      	str	r2, [r3, #4]
  405cd0:	e6ec      	b.n	405aac <_malloc_r+0x2ec>
  405cd2:	23fe      	movs	r3, #254	; 0xfe
  405cd4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  405cd8:	207e      	movs	r0, #126	; 0x7e
  405cda:	e593      	b.n	405804 <_malloc_r+0x44>
  405cdc:	2201      	movs	r2, #1
  405cde:	f04f 0900 	mov.w	r9, #0
  405ce2:	e6c1      	b.n	405a68 <_malloc_r+0x2a8>
  405ce4:	f104 0108 	add.w	r1, r4, #8
  405ce8:	4630      	mov	r0, r6
  405cea:	f7ff fa4b 	bl	405184 <_free_r>
  405cee:	f8d9 1000 	ldr.w	r1, [r9]
  405cf2:	e6db      	b.n	405aac <_malloc_r+0x2ec>
  405cf4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405cf8:	d805      	bhi.n	405d06 <_malloc_r+0x546>
  405cfa:	0bda      	lsrs	r2, r3, #15
  405cfc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405d00:	0049      	lsls	r1, r1, #1
  405d02:	3277      	adds	r2, #119	; 0x77
  405d04:	e71e      	b.n	405b44 <_malloc_r+0x384>
  405d06:	f240 5154 	movw	r1, #1364	; 0x554
  405d0a:	428a      	cmp	r2, r1
  405d0c:	d805      	bhi.n	405d1a <_malloc_r+0x55a>
  405d0e:	0c9a      	lsrs	r2, r3, #18
  405d10:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405d14:	0049      	lsls	r1, r1, #1
  405d16:	327c      	adds	r2, #124	; 0x7c
  405d18:	e714      	b.n	405b44 <_malloc_r+0x384>
  405d1a:	21fe      	movs	r1, #254	; 0xfe
  405d1c:	227e      	movs	r2, #126	; 0x7e
  405d1e:	e711      	b.n	405b44 <_malloc_r+0x384>
  405d20:	687b      	ldr	r3, [r7, #4]
  405d22:	e784      	b.n	405c2e <_malloc_r+0x46e>
  405d24:	08e8      	lsrs	r0, r5, #3
  405d26:	1c43      	adds	r3, r0, #1
  405d28:	005b      	lsls	r3, r3, #1
  405d2a:	e5f8      	b.n	40591e <_malloc_r+0x15e>
  405d2c:	204004a0 	.word	0x204004a0

00405d30 <memchr>:
  405d30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405d34:	2a10      	cmp	r2, #16
  405d36:	db2b      	blt.n	405d90 <memchr+0x60>
  405d38:	f010 0f07 	tst.w	r0, #7
  405d3c:	d008      	beq.n	405d50 <memchr+0x20>
  405d3e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405d42:	3a01      	subs	r2, #1
  405d44:	428b      	cmp	r3, r1
  405d46:	d02d      	beq.n	405da4 <memchr+0x74>
  405d48:	f010 0f07 	tst.w	r0, #7
  405d4c:	b342      	cbz	r2, 405da0 <memchr+0x70>
  405d4e:	d1f6      	bne.n	405d3e <memchr+0xe>
  405d50:	b4f0      	push	{r4, r5, r6, r7}
  405d52:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405d56:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405d5a:	f022 0407 	bic.w	r4, r2, #7
  405d5e:	f07f 0700 	mvns.w	r7, #0
  405d62:	2300      	movs	r3, #0
  405d64:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405d68:	3c08      	subs	r4, #8
  405d6a:	ea85 0501 	eor.w	r5, r5, r1
  405d6e:	ea86 0601 	eor.w	r6, r6, r1
  405d72:	fa85 f547 	uadd8	r5, r5, r7
  405d76:	faa3 f587 	sel	r5, r3, r7
  405d7a:	fa86 f647 	uadd8	r6, r6, r7
  405d7e:	faa5 f687 	sel	r6, r5, r7
  405d82:	b98e      	cbnz	r6, 405da8 <memchr+0x78>
  405d84:	d1ee      	bne.n	405d64 <memchr+0x34>
  405d86:	bcf0      	pop	{r4, r5, r6, r7}
  405d88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405d8c:	f002 0207 	and.w	r2, r2, #7
  405d90:	b132      	cbz	r2, 405da0 <memchr+0x70>
  405d92:	f810 3b01 	ldrb.w	r3, [r0], #1
  405d96:	3a01      	subs	r2, #1
  405d98:	ea83 0301 	eor.w	r3, r3, r1
  405d9c:	b113      	cbz	r3, 405da4 <memchr+0x74>
  405d9e:	d1f8      	bne.n	405d92 <memchr+0x62>
  405da0:	2000      	movs	r0, #0
  405da2:	4770      	bx	lr
  405da4:	3801      	subs	r0, #1
  405da6:	4770      	bx	lr
  405da8:	2d00      	cmp	r5, #0
  405daa:	bf06      	itte	eq
  405dac:	4635      	moveq	r5, r6
  405dae:	3803      	subeq	r0, #3
  405db0:	3807      	subne	r0, #7
  405db2:	f015 0f01 	tst.w	r5, #1
  405db6:	d107      	bne.n	405dc8 <memchr+0x98>
  405db8:	3001      	adds	r0, #1
  405dba:	f415 7f80 	tst.w	r5, #256	; 0x100
  405dbe:	bf02      	ittt	eq
  405dc0:	3001      	addeq	r0, #1
  405dc2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405dc6:	3001      	addeq	r0, #1
  405dc8:	bcf0      	pop	{r4, r5, r6, r7}
  405dca:	3801      	subs	r0, #1
  405dcc:	4770      	bx	lr
  405dce:	bf00      	nop

00405dd0 <memcpy>:
  405dd0:	4684      	mov	ip, r0
  405dd2:	ea41 0300 	orr.w	r3, r1, r0
  405dd6:	f013 0303 	ands.w	r3, r3, #3
  405dda:	d16d      	bne.n	405eb8 <memcpy+0xe8>
  405ddc:	3a40      	subs	r2, #64	; 0x40
  405dde:	d341      	bcc.n	405e64 <memcpy+0x94>
  405de0:	f851 3b04 	ldr.w	r3, [r1], #4
  405de4:	f840 3b04 	str.w	r3, [r0], #4
  405de8:	f851 3b04 	ldr.w	r3, [r1], #4
  405dec:	f840 3b04 	str.w	r3, [r0], #4
  405df0:	f851 3b04 	ldr.w	r3, [r1], #4
  405df4:	f840 3b04 	str.w	r3, [r0], #4
  405df8:	f851 3b04 	ldr.w	r3, [r1], #4
  405dfc:	f840 3b04 	str.w	r3, [r0], #4
  405e00:	f851 3b04 	ldr.w	r3, [r1], #4
  405e04:	f840 3b04 	str.w	r3, [r0], #4
  405e08:	f851 3b04 	ldr.w	r3, [r1], #4
  405e0c:	f840 3b04 	str.w	r3, [r0], #4
  405e10:	f851 3b04 	ldr.w	r3, [r1], #4
  405e14:	f840 3b04 	str.w	r3, [r0], #4
  405e18:	f851 3b04 	ldr.w	r3, [r1], #4
  405e1c:	f840 3b04 	str.w	r3, [r0], #4
  405e20:	f851 3b04 	ldr.w	r3, [r1], #4
  405e24:	f840 3b04 	str.w	r3, [r0], #4
  405e28:	f851 3b04 	ldr.w	r3, [r1], #4
  405e2c:	f840 3b04 	str.w	r3, [r0], #4
  405e30:	f851 3b04 	ldr.w	r3, [r1], #4
  405e34:	f840 3b04 	str.w	r3, [r0], #4
  405e38:	f851 3b04 	ldr.w	r3, [r1], #4
  405e3c:	f840 3b04 	str.w	r3, [r0], #4
  405e40:	f851 3b04 	ldr.w	r3, [r1], #4
  405e44:	f840 3b04 	str.w	r3, [r0], #4
  405e48:	f851 3b04 	ldr.w	r3, [r1], #4
  405e4c:	f840 3b04 	str.w	r3, [r0], #4
  405e50:	f851 3b04 	ldr.w	r3, [r1], #4
  405e54:	f840 3b04 	str.w	r3, [r0], #4
  405e58:	f851 3b04 	ldr.w	r3, [r1], #4
  405e5c:	f840 3b04 	str.w	r3, [r0], #4
  405e60:	3a40      	subs	r2, #64	; 0x40
  405e62:	d2bd      	bcs.n	405de0 <memcpy+0x10>
  405e64:	3230      	adds	r2, #48	; 0x30
  405e66:	d311      	bcc.n	405e8c <memcpy+0xbc>
  405e68:	f851 3b04 	ldr.w	r3, [r1], #4
  405e6c:	f840 3b04 	str.w	r3, [r0], #4
  405e70:	f851 3b04 	ldr.w	r3, [r1], #4
  405e74:	f840 3b04 	str.w	r3, [r0], #4
  405e78:	f851 3b04 	ldr.w	r3, [r1], #4
  405e7c:	f840 3b04 	str.w	r3, [r0], #4
  405e80:	f851 3b04 	ldr.w	r3, [r1], #4
  405e84:	f840 3b04 	str.w	r3, [r0], #4
  405e88:	3a10      	subs	r2, #16
  405e8a:	d2ed      	bcs.n	405e68 <memcpy+0x98>
  405e8c:	320c      	adds	r2, #12
  405e8e:	d305      	bcc.n	405e9c <memcpy+0xcc>
  405e90:	f851 3b04 	ldr.w	r3, [r1], #4
  405e94:	f840 3b04 	str.w	r3, [r0], #4
  405e98:	3a04      	subs	r2, #4
  405e9a:	d2f9      	bcs.n	405e90 <memcpy+0xc0>
  405e9c:	3204      	adds	r2, #4
  405e9e:	d008      	beq.n	405eb2 <memcpy+0xe2>
  405ea0:	07d2      	lsls	r2, r2, #31
  405ea2:	bf1c      	itt	ne
  405ea4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405ea8:	f800 3b01 	strbne.w	r3, [r0], #1
  405eac:	d301      	bcc.n	405eb2 <memcpy+0xe2>
  405eae:	880b      	ldrh	r3, [r1, #0]
  405eb0:	8003      	strh	r3, [r0, #0]
  405eb2:	4660      	mov	r0, ip
  405eb4:	4770      	bx	lr
  405eb6:	bf00      	nop
  405eb8:	2a08      	cmp	r2, #8
  405eba:	d313      	bcc.n	405ee4 <memcpy+0x114>
  405ebc:	078b      	lsls	r3, r1, #30
  405ebe:	d08d      	beq.n	405ddc <memcpy+0xc>
  405ec0:	f010 0303 	ands.w	r3, r0, #3
  405ec4:	d08a      	beq.n	405ddc <memcpy+0xc>
  405ec6:	f1c3 0304 	rsb	r3, r3, #4
  405eca:	1ad2      	subs	r2, r2, r3
  405ecc:	07db      	lsls	r3, r3, #31
  405ece:	bf1c      	itt	ne
  405ed0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405ed4:	f800 3b01 	strbne.w	r3, [r0], #1
  405ed8:	d380      	bcc.n	405ddc <memcpy+0xc>
  405eda:	f831 3b02 	ldrh.w	r3, [r1], #2
  405ede:	f820 3b02 	strh.w	r3, [r0], #2
  405ee2:	e77b      	b.n	405ddc <memcpy+0xc>
  405ee4:	3a04      	subs	r2, #4
  405ee6:	d3d9      	bcc.n	405e9c <memcpy+0xcc>
  405ee8:	3a01      	subs	r2, #1
  405eea:	f811 3b01 	ldrb.w	r3, [r1], #1
  405eee:	f800 3b01 	strb.w	r3, [r0], #1
  405ef2:	d2f9      	bcs.n	405ee8 <memcpy+0x118>
  405ef4:	780b      	ldrb	r3, [r1, #0]
  405ef6:	7003      	strb	r3, [r0, #0]
  405ef8:	784b      	ldrb	r3, [r1, #1]
  405efa:	7043      	strb	r3, [r0, #1]
  405efc:	788b      	ldrb	r3, [r1, #2]
  405efe:	7083      	strb	r3, [r0, #2]
  405f00:	4660      	mov	r0, ip
  405f02:	4770      	bx	lr

00405f04 <memmove>:
  405f04:	4288      	cmp	r0, r1
  405f06:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f08:	d90d      	bls.n	405f26 <memmove+0x22>
  405f0a:	188b      	adds	r3, r1, r2
  405f0c:	4298      	cmp	r0, r3
  405f0e:	d20a      	bcs.n	405f26 <memmove+0x22>
  405f10:	1881      	adds	r1, r0, r2
  405f12:	2a00      	cmp	r2, #0
  405f14:	d051      	beq.n	405fba <memmove+0xb6>
  405f16:	1a9a      	subs	r2, r3, r2
  405f18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405f1c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  405f20:	4293      	cmp	r3, r2
  405f22:	d1f9      	bne.n	405f18 <memmove+0x14>
  405f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f26:	2a0f      	cmp	r2, #15
  405f28:	d948      	bls.n	405fbc <memmove+0xb8>
  405f2a:	ea41 0300 	orr.w	r3, r1, r0
  405f2e:	079b      	lsls	r3, r3, #30
  405f30:	d146      	bne.n	405fc0 <memmove+0xbc>
  405f32:	f100 0410 	add.w	r4, r0, #16
  405f36:	f101 0310 	add.w	r3, r1, #16
  405f3a:	4615      	mov	r5, r2
  405f3c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405f40:	f844 6c10 	str.w	r6, [r4, #-16]
  405f44:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405f48:	f844 6c0c 	str.w	r6, [r4, #-12]
  405f4c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405f50:	f844 6c08 	str.w	r6, [r4, #-8]
  405f54:	3d10      	subs	r5, #16
  405f56:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405f5a:	f844 6c04 	str.w	r6, [r4, #-4]
  405f5e:	2d0f      	cmp	r5, #15
  405f60:	f103 0310 	add.w	r3, r3, #16
  405f64:	f104 0410 	add.w	r4, r4, #16
  405f68:	d8e8      	bhi.n	405f3c <memmove+0x38>
  405f6a:	f1a2 0310 	sub.w	r3, r2, #16
  405f6e:	f023 030f 	bic.w	r3, r3, #15
  405f72:	f002 0e0f 	and.w	lr, r2, #15
  405f76:	3310      	adds	r3, #16
  405f78:	f1be 0f03 	cmp.w	lr, #3
  405f7c:	4419      	add	r1, r3
  405f7e:	4403      	add	r3, r0
  405f80:	d921      	bls.n	405fc6 <memmove+0xc2>
  405f82:	1f1e      	subs	r6, r3, #4
  405f84:	460d      	mov	r5, r1
  405f86:	4674      	mov	r4, lr
  405f88:	3c04      	subs	r4, #4
  405f8a:	f855 7b04 	ldr.w	r7, [r5], #4
  405f8e:	f846 7f04 	str.w	r7, [r6, #4]!
  405f92:	2c03      	cmp	r4, #3
  405f94:	d8f8      	bhi.n	405f88 <memmove+0x84>
  405f96:	f1ae 0404 	sub.w	r4, lr, #4
  405f9a:	f024 0403 	bic.w	r4, r4, #3
  405f9e:	3404      	adds	r4, #4
  405fa0:	4423      	add	r3, r4
  405fa2:	4421      	add	r1, r4
  405fa4:	f002 0203 	and.w	r2, r2, #3
  405fa8:	b162      	cbz	r2, 405fc4 <memmove+0xc0>
  405faa:	3b01      	subs	r3, #1
  405fac:	440a      	add	r2, r1
  405fae:	f811 4b01 	ldrb.w	r4, [r1], #1
  405fb2:	f803 4f01 	strb.w	r4, [r3, #1]!
  405fb6:	428a      	cmp	r2, r1
  405fb8:	d1f9      	bne.n	405fae <memmove+0xaa>
  405fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fbc:	4603      	mov	r3, r0
  405fbe:	e7f3      	b.n	405fa8 <memmove+0xa4>
  405fc0:	4603      	mov	r3, r0
  405fc2:	e7f2      	b.n	405faa <memmove+0xa6>
  405fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fc6:	4672      	mov	r2, lr
  405fc8:	e7ee      	b.n	405fa8 <memmove+0xa4>
  405fca:	bf00      	nop

00405fcc <__malloc_lock>:
  405fcc:	4770      	bx	lr
  405fce:	bf00      	nop

00405fd0 <__malloc_unlock>:
  405fd0:	4770      	bx	lr
  405fd2:	bf00      	nop

00405fd4 <_Balloc>:
  405fd4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405fd6:	b570      	push	{r4, r5, r6, lr}
  405fd8:	4605      	mov	r5, r0
  405fda:	460c      	mov	r4, r1
  405fdc:	b14b      	cbz	r3, 405ff2 <_Balloc+0x1e>
  405fde:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405fe2:	b180      	cbz	r0, 406006 <_Balloc+0x32>
  405fe4:	6802      	ldr	r2, [r0, #0]
  405fe6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405fea:	2300      	movs	r3, #0
  405fec:	6103      	str	r3, [r0, #16]
  405fee:	60c3      	str	r3, [r0, #12]
  405ff0:	bd70      	pop	{r4, r5, r6, pc}
  405ff2:	2221      	movs	r2, #33	; 0x21
  405ff4:	2104      	movs	r1, #4
  405ff6:	f000 feb7 	bl	406d68 <_calloc_r>
  405ffa:	64e8      	str	r0, [r5, #76]	; 0x4c
  405ffc:	4603      	mov	r3, r0
  405ffe:	2800      	cmp	r0, #0
  406000:	d1ed      	bne.n	405fde <_Balloc+0xa>
  406002:	2000      	movs	r0, #0
  406004:	bd70      	pop	{r4, r5, r6, pc}
  406006:	2101      	movs	r1, #1
  406008:	fa01 f604 	lsl.w	r6, r1, r4
  40600c:	1d72      	adds	r2, r6, #5
  40600e:	4628      	mov	r0, r5
  406010:	0092      	lsls	r2, r2, #2
  406012:	f000 fea9 	bl	406d68 <_calloc_r>
  406016:	2800      	cmp	r0, #0
  406018:	d0f3      	beq.n	406002 <_Balloc+0x2e>
  40601a:	6044      	str	r4, [r0, #4]
  40601c:	6086      	str	r6, [r0, #8]
  40601e:	e7e4      	b.n	405fea <_Balloc+0x16>

00406020 <_Bfree>:
  406020:	b131      	cbz	r1, 406030 <_Bfree+0x10>
  406022:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406024:	684a      	ldr	r2, [r1, #4]
  406026:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40602a:	6008      	str	r0, [r1, #0]
  40602c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406030:	4770      	bx	lr
  406032:	bf00      	nop

00406034 <__multadd>:
  406034:	b5f0      	push	{r4, r5, r6, r7, lr}
  406036:	690c      	ldr	r4, [r1, #16]
  406038:	b083      	sub	sp, #12
  40603a:	460d      	mov	r5, r1
  40603c:	4606      	mov	r6, r0
  40603e:	f101 0e14 	add.w	lr, r1, #20
  406042:	2700      	movs	r7, #0
  406044:	f8de 0000 	ldr.w	r0, [lr]
  406048:	b281      	uxth	r1, r0
  40604a:	fb02 3101 	mla	r1, r2, r1, r3
  40604e:	0c0b      	lsrs	r3, r1, #16
  406050:	0c00      	lsrs	r0, r0, #16
  406052:	fb02 3300 	mla	r3, r2, r0, r3
  406056:	b289      	uxth	r1, r1
  406058:	3701      	adds	r7, #1
  40605a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40605e:	42bc      	cmp	r4, r7
  406060:	f84e 1b04 	str.w	r1, [lr], #4
  406064:	ea4f 4313 	mov.w	r3, r3, lsr #16
  406068:	dcec      	bgt.n	406044 <__multadd+0x10>
  40606a:	b13b      	cbz	r3, 40607c <__multadd+0x48>
  40606c:	68aa      	ldr	r2, [r5, #8]
  40606e:	4294      	cmp	r4, r2
  406070:	da07      	bge.n	406082 <__multadd+0x4e>
  406072:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406076:	3401      	adds	r4, #1
  406078:	6153      	str	r3, [r2, #20]
  40607a:	612c      	str	r4, [r5, #16]
  40607c:	4628      	mov	r0, r5
  40607e:	b003      	add	sp, #12
  406080:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406082:	6869      	ldr	r1, [r5, #4]
  406084:	9301      	str	r3, [sp, #4]
  406086:	3101      	adds	r1, #1
  406088:	4630      	mov	r0, r6
  40608a:	f7ff ffa3 	bl	405fd4 <_Balloc>
  40608e:	692a      	ldr	r2, [r5, #16]
  406090:	3202      	adds	r2, #2
  406092:	f105 010c 	add.w	r1, r5, #12
  406096:	4607      	mov	r7, r0
  406098:	0092      	lsls	r2, r2, #2
  40609a:	300c      	adds	r0, #12
  40609c:	f7ff fe98 	bl	405dd0 <memcpy>
  4060a0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4060a2:	6869      	ldr	r1, [r5, #4]
  4060a4:	9b01      	ldr	r3, [sp, #4]
  4060a6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4060aa:	6028      	str	r0, [r5, #0]
  4060ac:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4060b0:	463d      	mov	r5, r7
  4060b2:	e7de      	b.n	406072 <__multadd+0x3e>

004060b4 <__hi0bits>:
  4060b4:	0c03      	lsrs	r3, r0, #16
  4060b6:	041b      	lsls	r3, r3, #16
  4060b8:	b9b3      	cbnz	r3, 4060e8 <__hi0bits+0x34>
  4060ba:	0400      	lsls	r0, r0, #16
  4060bc:	2310      	movs	r3, #16
  4060be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4060c2:	bf04      	itt	eq
  4060c4:	0200      	lsleq	r0, r0, #8
  4060c6:	3308      	addeq	r3, #8
  4060c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4060cc:	bf04      	itt	eq
  4060ce:	0100      	lsleq	r0, r0, #4
  4060d0:	3304      	addeq	r3, #4
  4060d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4060d6:	bf04      	itt	eq
  4060d8:	0080      	lsleq	r0, r0, #2
  4060da:	3302      	addeq	r3, #2
  4060dc:	2800      	cmp	r0, #0
  4060de:	db07      	blt.n	4060f0 <__hi0bits+0x3c>
  4060e0:	0042      	lsls	r2, r0, #1
  4060e2:	d403      	bmi.n	4060ec <__hi0bits+0x38>
  4060e4:	2020      	movs	r0, #32
  4060e6:	4770      	bx	lr
  4060e8:	2300      	movs	r3, #0
  4060ea:	e7e8      	b.n	4060be <__hi0bits+0xa>
  4060ec:	1c58      	adds	r0, r3, #1
  4060ee:	4770      	bx	lr
  4060f0:	4618      	mov	r0, r3
  4060f2:	4770      	bx	lr

004060f4 <__lo0bits>:
  4060f4:	6803      	ldr	r3, [r0, #0]
  4060f6:	f013 0207 	ands.w	r2, r3, #7
  4060fa:	d007      	beq.n	40610c <__lo0bits+0x18>
  4060fc:	07d9      	lsls	r1, r3, #31
  4060fe:	d420      	bmi.n	406142 <__lo0bits+0x4e>
  406100:	079a      	lsls	r2, r3, #30
  406102:	d420      	bmi.n	406146 <__lo0bits+0x52>
  406104:	089b      	lsrs	r3, r3, #2
  406106:	6003      	str	r3, [r0, #0]
  406108:	2002      	movs	r0, #2
  40610a:	4770      	bx	lr
  40610c:	b299      	uxth	r1, r3
  40610e:	b909      	cbnz	r1, 406114 <__lo0bits+0x20>
  406110:	0c1b      	lsrs	r3, r3, #16
  406112:	2210      	movs	r2, #16
  406114:	f013 0fff 	tst.w	r3, #255	; 0xff
  406118:	bf04      	itt	eq
  40611a:	0a1b      	lsreq	r3, r3, #8
  40611c:	3208      	addeq	r2, #8
  40611e:	0719      	lsls	r1, r3, #28
  406120:	bf04      	itt	eq
  406122:	091b      	lsreq	r3, r3, #4
  406124:	3204      	addeq	r2, #4
  406126:	0799      	lsls	r1, r3, #30
  406128:	bf04      	itt	eq
  40612a:	089b      	lsreq	r3, r3, #2
  40612c:	3202      	addeq	r2, #2
  40612e:	07d9      	lsls	r1, r3, #31
  406130:	d404      	bmi.n	40613c <__lo0bits+0x48>
  406132:	085b      	lsrs	r3, r3, #1
  406134:	d101      	bne.n	40613a <__lo0bits+0x46>
  406136:	2020      	movs	r0, #32
  406138:	4770      	bx	lr
  40613a:	3201      	adds	r2, #1
  40613c:	6003      	str	r3, [r0, #0]
  40613e:	4610      	mov	r0, r2
  406140:	4770      	bx	lr
  406142:	2000      	movs	r0, #0
  406144:	4770      	bx	lr
  406146:	085b      	lsrs	r3, r3, #1
  406148:	6003      	str	r3, [r0, #0]
  40614a:	2001      	movs	r0, #1
  40614c:	4770      	bx	lr
  40614e:	bf00      	nop

00406150 <__i2b>:
  406150:	b510      	push	{r4, lr}
  406152:	460c      	mov	r4, r1
  406154:	2101      	movs	r1, #1
  406156:	f7ff ff3d 	bl	405fd4 <_Balloc>
  40615a:	2201      	movs	r2, #1
  40615c:	6144      	str	r4, [r0, #20]
  40615e:	6102      	str	r2, [r0, #16]
  406160:	bd10      	pop	{r4, pc}
  406162:	bf00      	nop

00406164 <__multiply>:
  406164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406168:	690d      	ldr	r5, [r1, #16]
  40616a:	6917      	ldr	r7, [r2, #16]
  40616c:	42bd      	cmp	r5, r7
  40616e:	b083      	sub	sp, #12
  406170:	460c      	mov	r4, r1
  406172:	4616      	mov	r6, r2
  406174:	da04      	bge.n	406180 <__multiply+0x1c>
  406176:	462a      	mov	r2, r5
  406178:	4634      	mov	r4, r6
  40617a:	463d      	mov	r5, r7
  40617c:	460e      	mov	r6, r1
  40617e:	4617      	mov	r7, r2
  406180:	68a3      	ldr	r3, [r4, #8]
  406182:	6861      	ldr	r1, [r4, #4]
  406184:	eb05 0807 	add.w	r8, r5, r7
  406188:	4598      	cmp	r8, r3
  40618a:	bfc8      	it	gt
  40618c:	3101      	addgt	r1, #1
  40618e:	f7ff ff21 	bl	405fd4 <_Balloc>
  406192:	f100 0c14 	add.w	ip, r0, #20
  406196:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  40619a:	45cc      	cmp	ip, r9
  40619c:	9000      	str	r0, [sp, #0]
  40619e:	d205      	bcs.n	4061ac <__multiply+0x48>
  4061a0:	4663      	mov	r3, ip
  4061a2:	2100      	movs	r1, #0
  4061a4:	f843 1b04 	str.w	r1, [r3], #4
  4061a8:	4599      	cmp	r9, r3
  4061aa:	d8fb      	bhi.n	4061a4 <__multiply+0x40>
  4061ac:	f106 0214 	add.w	r2, r6, #20
  4061b0:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  4061b4:	f104 0314 	add.w	r3, r4, #20
  4061b8:	4552      	cmp	r2, sl
  4061ba:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  4061be:	d254      	bcs.n	40626a <__multiply+0x106>
  4061c0:	f8cd 9004 	str.w	r9, [sp, #4]
  4061c4:	4699      	mov	r9, r3
  4061c6:	f852 3b04 	ldr.w	r3, [r2], #4
  4061ca:	fa1f fb83 	uxth.w	fp, r3
  4061ce:	f1bb 0f00 	cmp.w	fp, #0
  4061d2:	d020      	beq.n	406216 <__multiply+0xb2>
  4061d4:	2000      	movs	r0, #0
  4061d6:	464f      	mov	r7, r9
  4061d8:	4666      	mov	r6, ip
  4061da:	4605      	mov	r5, r0
  4061dc:	e000      	b.n	4061e0 <__multiply+0x7c>
  4061de:	461e      	mov	r6, r3
  4061e0:	f857 4b04 	ldr.w	r4, [r7], #4
  4061e4:	6830      	ldr	r0, [r6, #0]
  4061e6:	b2a1      	uxth	r1, r4
  4061e8:	b283      	uxth	r3, r0
  4061ea:	fb0b 3101 	mla	r1, fp, r1, r3
  4061ee:	0c24      	lsrs	r4, r4, #16
  4061f0:	0c00      	lsrs	r0, r0, #16
  4061f2:	194b      	adds	r3, r1, r5
  4061f4:	fb0b 0004 	mla	r0, fp, r4, r0
  4061f8:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  4061fc:	b299      	uxth	r1, r3
  4061fe:	4633      	mov	r3, r6
  406200:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  406204:	45be      	cmp	lr, r7
  406206:	ea4f 4510 	mov.w	r5, r0, lsr #16
  40620a:	f843 1b04 	str.w	r1, [r3], #4
  40620e:	d8e6      	bhi.n	4061de <__multiply+0x7a>
  406210:	6075      	str	r5, [r6, #4]
  406212:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406216:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  40621a:	d020      	beq.n	40625e <__multiply+0xfa>
  40621c:	f8dc 3000 	ldr.w	r3, [ip]
  406220:	4667      	mov	r7, ip
  406222:	4618      	mov	r0, r3
  406224:	464d      	mov	r5, r9
  406226:	2100      	movs	r1, #0
  406228:	e000      	b.n	40622c <__multiply+0xc8>
  40622a:	4637      	mov	r7, r6
  40622c:	882c      	ldrh	r4, [r5, #0]
  40622e:	0c00      	lsrs	r0, r0, #16
  406230:	fb0b 0004 	mla	r0, fp, r4, r0
  406234:	4401      	add	r1, r0
  406236:	b29c      	uxth	r4, r3
  406238:	463e      	mov	r6, r7
  40623a:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  40623e:	f846 3b04 	str.w	r3, [r6], #4
  406242:	6878      	ldr	r0, [r7, #4]
  406244:	f855 4b04 	ldr.w	r4, [r5], #4
  406248:	b283      	uxth	r3, r0
  40624a:	0c24      	lsrs	r4, r4, #16
  40624c:	fb0b 3404 	mla	r4, fp, r4, r3
  406250:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  406254:	45ae      	cmp	lr, r5
  406256:	ea4f 4113 	mov.w	r1, r3, lsr #16
  40625a:	d8e6      	bhi.n	40622a <__multiply+0xc6>
  40625c:	607b      	str	r3, [r7, #4]
  40625e:	4592      	cmp	sl, r2
  406260:	f10c 0c04 	add.w	ip, ip, #4
  406264:	d8af      	bhi.n	4061c6 <__multiply+0x62>
  406266:	f8dd 9004 	ldr.w	r9, [sp, #4]
  40626a:	f1b8 0f00 	cmp.w	r8, #0
  40626e:	dd0b      	ble.n	406288 <__multiply+0x124>
  406270:	f859 3c04 	ldr.w	r3, [r9, #-4]
  406274:	f1a9 0904 	sub.w	r9, r9, #4
  406278:	b11b      	cbz	r3, 406282 <__multiply+0x11e>
  40627a:	e005      	b.n	406288 <__multiply+0x124>
  40627c:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  406280:	b913      	cbnz	r3, 406288 <__multiply+0x124>
  406282:	f1b8 0801 	subs.w	r8, r8, #1
  406286:	d1f9      	bne.n	40627c <__multiply+0x118>
  406288:	9800      	ldr	r0, [sp, #0]
  40628a:	f8c0 8010 	str.w	r8, [r0, #16]
  40628e:	b003      	add	sp, #12
  406290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406294 <__pow5mult>:
  406294:	f012 0303 	ands.w	r3, r2, #3
  406298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40629c:	4614      	mov	r4, r2
  40629e:	4607      	mov	r7, r0
  4062a0:	d12e      	bne.n	406300 <__pow5mult+0x6c>
  4062a2:	460e      	mov	r6, r1
  4062a4:	10a4      	asrs	r4, r4, #2
  4062a6:	d01c      	beq.n	4062e2 <__pow5mult+0x4e>
  4062a8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4062aa:	b395      	cbz	r5, 406312 <__pow5mult+0x7e>
  4062ac:	07e3      	lsls	r3, r4, #31
  4062ae:	f04f 0800 	mov.w	r8, #0
  4062b2:	d406      	bmi.n	4062c2 <__pow5mult+0x2e>
  4062b4:	1064      	asrs	r4, r4, #1
  4062b6:	d014      	beq.n	4062e2 <__pow5mult+0x4e>
  4062b8:	6828      	ldr	r0, [r5, #0]
  4062ba:	b1a8      	cbz	r0, 4062e8 <__pow5mult+0x54>
  4062bc:	4605      	mov	r5, r0
  4062be:	07e3      	lsls	r3, r4, #31
  4062c0:	d5f8      	bpl.n	4062b4 <__pow5mult+0x20>
  4062c2:	462a      	mov	r2, r5
  4062c4:	4631      	mov	r1, r6
  4062c6:	4638      	mov	r0, r7
  4062c8:	f7ff ff4c 	bl	406164 <__multiply>
  4062cc:	b1b6      	cbz	r6, 4062fc <__pow5mult+0x68>
  4062ce:	6872      	ldr	r2, [r6, #4]
  4062d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4062d2:	1064      	asrs	r4, r4, #1
  4062d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4062d8:	6031      	str	r1, [r6, #0]
  4062da:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4062de:	4606      	mov	r6, r0
  4062e0:	d1ea      	bne.n	4062b8 <__pow5mult+0x24>
  4062e2:	4630      	mov	r0, r6
  4062e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4062e8:	462a      	mov	r2, r5
  4062ea:	4629      	mov	r1, r5
  4062ec:	4638      	mov	r0, r7
  4062ee:	f7ff ff39 	bl	406164 <__multiply>
  4062f2:	6028      	str	r0, [r5, #0]
  4062f4:	f8c0 8000 	str.w	r8, [r0]
  4062f8:	4605      	mov	r5, r0
  4062fa:	e7e0      	b.n	4062be <__pow5mult+0x2a>
  4062fc:	4606      	mov	r6, r0
  4062fe:	e7d9      	b.n	4062b4 <__pow5mult+0x20>
  406300:	1e5a      	subs	r2, r3, #1
  406302:	4d0b      	ldr	r5, [pc, #44]	; (406330 <__pow5mult+0x9c>)
  406304:	2300      	movs	r3, #0
  406306:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40630a:	f7ff fe93 	bl	406034 <__multadd>
  40630e:	4606      	mov	r6, r0
  406310:	e7c8      	b.n	4062a4 <__pow5mult+0x10>
  406312:	2101      	movs	r1, #1
  406314:	4638      	mov	r0, r7
  406316:	f7ff fe5d 	bl	405fd4 <_Balloc>
  40631a:	f240 2171 	movw	r1, #625	; 0x271
  40631e:	2201      	movs	r2, #1
  406320:	2300      	movs	r3, #0
  406322:	6141      	str	r1, [r0, #20]
  406324:	6102      	str	r2, [r0, #16]
  406326:	4605      	mov	r5, r0
  406328:	64b8      	str	r0, [r7, #72]	; 0x48
  40632a:	6003      	str	r3, [r0, #0]
  40632c:	e7be      	b.n	4062ac <__pow5mult+0x18>
  40632e:	bf00      	nop
  406330:	00407d70 	.word	0x00407d70

00406334 <__lshift>:
  406334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406338:	4691      	mov	r9, r2
  40633a:	690a      	ldr	r2, [r1, #16]
  40633c:	688b      	ldr	r3, [r1, #8]
  40633e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406342:	eb04 0802 	add.w	r8, r4, r2
  406346:	f108 0501 	add.w	r5, r8, #1
  40634a:	429d      	cmp	r5, r3
  40634c:	460e      	mov	r6, r1
  40634e:	4682      	mov	sl, r0
  406350:	6849      	ldr	r1, [r1, #4]
  406352:	dd04      	ble.n	40635e <__lshift+0x2a>
  406354:	005b      	lsls	r3, r3, #1
  406356:	429d      	cmp	r5, r3
  406358:	f101 0101 	add.w	r1, r1, #1
  40635c:	dcfa      	bgt.n	406354 <__lshift+0x20>
  40635e:	4650      	mov	r0, sl
  406360:	f7ff fe38 	bl	405fd4 <_Balloc>
  406364:	2c00      	cmp	r4, #0
  406366:	f100 0214 	add.w	r2, r0, #20
  40636a:	dd38      	ble.n	4063de <__lshift+0xaa>
  40636c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  406370:	2100      	movs	r1, #0
  406372:	f842 1b04 	str.w	r1, [r2], #4
  406376:	4293      	cmp	r3, r2
  406378:	d1fb      	bne.n	406372 <__lshift+0x3e>
  40637a:	6934      	ldr	r4, [r6, #16]
  40637c:	f106 0114 	add.w	r1, r6, #20
  406380:	f019 091f 	ands.w	r9, r9, #31
  406384:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406388:	d021      	beq.n	4063ce <__lshift+0x9a>
  40638a:	f1c9 0220 	rsb	r2, r9, #32
  40638e:	2400      	movs	r4, #0
  406390:	680f      	ldr	r7, [r1, #0]
  406392:	fa07 fc09 	lsl.w	ip, r7, r9
  406396:	ea4c 0404 	orr.w	r4, ip, r4
  40639a:	469c      	mov	ip, r3
  40639c:	f843 4b04 	str.w	r4, [r3], #4
  4063a0:	f851 4b04 	ldr.w	r4, [r1], #4
  4063a4:	458e      	cmp	lr, r1
  4063a6:	fa24 f402 	lsr.w	r4, r4, r2
  4063aa:	d8f1      	bhi.n	406390 <__lshift+0x5c>
  4063ac:	f8cc 4004 	str.w	r4, [ip, #4]
  4063b0:	b10c      	cbz	r4, 4063b6 <__lshift+0x82>
  4063b2:	f108 0502 	add.w	r5, r8, #2
  4063b6:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  4063ba:	6872      	ldr	r2, [r6, #4]
  4063bc:	3d01      	subs	r5, #1
  4063be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4063c2:	6105      	str	r5, [r0, #16]
  4063c4:	6031      	str	r1, [r6, #0]
  4063c6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4063ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063ce:	3b04      	subs	r3, #4
  4063d0:	f851 2b04 	ldr.w	r2, [r1], #4
  4063d4:	f843 2f04 	str.w	r2, [r3, #4]!
  4063d8:	458e      	cmp	lr, r1
  4063da:	d8f9      	bhi.n	4063d0 <__lshift+0x9c>
  4063dc:	e7eb      	b.n	4063b6 <__lshift+0x82>
  4063de:	4613      	mov	r3, r2
  4063e0:	e7cb      	b.n	40637a <__lshift+0x46>
  4063e2:	bf00      	nop

004063e4 <__mcmp>:
  4063e4:	6902      	ldr	r2, [r0, #16]
  4063e6:	690b      	ldr	r3, [r1, #16]
  4063e8:	1ad2      	subs	r2, r2, r3
  4063ea:	d112      	bne.n	406412 <__mcmp+0x2e>
  4063ec:	009b      	lsls	r3, r3, #2
  4063ee:	3014      	adds	r0, #20
  4063f0:	3114      	adds	r1, #20
  4063f2:	4419      	add	r1, r3
  4063f4:	b410      	push	{r4}
  4063f6:	4403      	add	r3, r0
  4063f8:	e001      	b.n	4063fe <__mcmp+0x1a>
  4063fa:	4298      	cmp	r0, r3
  4063fc:	d20b      	bcs.n	406416 <__mcmp+0x32>
  4063fe:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406402:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406406:	4294      	cmp	r4, r2
  406408:	d0f7      	beq.n	4063fa <__mcmp+0x16>
  40640a:	d307      	bcc.n	40641c <__mcmp+0x38>
  40640c:	2001      	movs	r0, #1
  40640e:	bc10      	pop	{r4}
  406410:	4770      	bx	lr
  406412:	4610      	mov	r0, r2
  406414:	4770      	bx	lr
  406416:	2000      	movs	r0, #0
  406418:	bc10      	pop	{r4}
  40641a:	4770      	bx	lr
  40641c:	f04f 30ff 	mov.w	r0, #4294967295
  406420:	e7f5      	b.n	40640e <__mcmp+0x2a>
  406422:	bf00      	nop

00406424 <__mdiff>:
  406424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406428:	690b      	ldr	r3, [r1, #16]
  40642a:	460f      	mov	r7, r1
  40642c:	6911      	ldr	r1, [r2, #16]
  40642e:	1a5b      	subs	r3, r3, r1
  406430:	2b00      	cmp	r3, #0
  406432:	4690      	mov	r8, r2
  406434:	d117      	bne.n	406466 <__mdiff+0x42>
  406436:	0089      	lsls	r1, r1, #2
  406438:	f107 0214 	add.w	r2, r7, #20
  40643c:	f108 0514 	add.w	r5, r8, #20
  406440:	1853      	adds	r3, r2, r1
  406442:	4429      	add	r1, r5
  406444:	e001      	b.n	40644a <__mdiff+0x26>
  406446:	429a      	cmp	r2, r3
  406448:	d25e      	bcs.n	406508 <__mdiff+0xe4>
  40644a:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  40644e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406452:	42a6      	cmp	r6, r4
  406454:	d0f7      	beq.n	406446 <__mdiff+0x22>
  406456:	d260      	bcs.n	40651a <__mdiff+0xf6>
  406458:	463b      	mov	r3, r7
  40645a:	4614      	mov	r4, r2
  40645c:	4647      	mov	r7, r8
  40645e:	f04f 0901 	mov.w	r9, #1
  406462:	4698      	mov	r8, r3
  406464:	e006      	b.n	406474 <__mdiff+0x50>
  406466:	db5d      	blt.n	406524 <__mdiff+0x100>
  406468:	f107 0514 	add.w	r5, r7, #20
  40646c:	f102 0414 	add.w	r4, r2, #20
  406470:	f04f 0900 	mov.w	r9, #0
  406474:	6879      	ldr	r1, [r7, #4]
  406476:	f7ff fdad 	bl	405fd4 <_Balloc>
  40647a:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40647e:	693e      	ldr	r6, [r7, #16]
  406480:	f8c0 900c 	str.w	r9, [r0, #12]
  406484:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406488:	46a6      	mov	lr, r4
  40648a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40648e:	f100 0414 	add.w	r4, r0, #20
  406492:	2300      	movs	r3, #0
  406494:	f85e 1b04 	ldr.w	r1, [lr], #4
  406498:	f855 8b04 	ldr.w	r8, [r5], #4
  40649c:	b28a      	uxth	r2, r1
  40649e:	fa13 f388 	uxtah	r3, r3, r8
  4064a2:	0c09      	lsrs	r1, r1, #16
  4064a4:	1a9a      	subs	r2, r3, r2
  4064a6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4064aa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4064ae:	b292      	uxth	r2, r2
  4064b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4064b4:	45f4      	cmp	ip, lr
  4064b6:	f844 2b04 	str.w	r2, [r4], #4
  4064ba:	ea4f 4323 	mov.w	r3, r3, asr #16
  4064be:	d8e9      	bhi.n	406494 <__mdiff+0x70>
  4064c0:	42af      	cmp	r7, r5
  4064c2:	d917      	bls.n	4064f4 <__mdiff+0xd0>
  4064c4:	46a4      	mov	ip, r4
  4064c6:	4629      	mov	r1, r5
  4064c8:	f851 eb04 	ldr.w	lr, [r1], #4
  4064cc:	fa13 f28e 	uxtah	r2, r3, lr
  4064d0:	1413      	asrs	r3, r2, #16
  4064d2:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  4064d6:	b292      	uxth	r2, r2
  4064d8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4064dc:	428f      	cmp	r7, r1
  4064de:	f84c 2b04 	str.w	r2, [ip], #4
  4064e2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4064e6:	d8ef      	bhi.n	4064c8 <__mdiff+0xa4>
  4064e8:	43ed      	mvns	r5, r5
  4064ea:	443d      	add	r5, r7
  4064ec:	f025 0503 	bic.w	r5, r5, #3
  4064f0:	3504      	adds	r5, #4
  4064f2:	442c      	add	r4, r5
  4064f4:	3c04      	subs	r4, #4
  4064f6:	b922      	cbnz	r2, 406502 <__mdiff+0xde>
  4064f8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4064fc:	3e01      	subs	r6, #1
  4064fe:	2b00      	cmp	r3, #0
  406500:	d0fa      	beq.n	4064f8 <__mdiff+0xd4>
  406502:	6106      	str	r6, [r0, #16]
  406504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406508:	2100      	movs	r1, #0
  40650a:	f7ff fd63 	bl	405fd4 <_Balloc>
  40650e:	2201      	movs	r2, #1
  406510:	2300      	movs	r3, #0
  406512:	6102      	str	r2, [r0, #16]
  406514:	6143      	str	r3, [r0, #20]
  406516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40651a:	462c      	mov	r4, r5
  40651c:	f04f 0900 	mov.w	r9, #0
  406520:	4615      	mov	r5, r2
  406522:	e7a7      	b.n	406474 <__mdiff+0x50>
  406524:	463b      	mov	r3, r7
  406526:	f107 0414 	add.w	r4, r7, #20
  40652a:	f108 0514 	add.w	r5, r8, #20
  40652e:	4647      	mov	r7, r8
  406530:	f04f 0901 	mov.w	r9, #1
  406534:	4698      	mov	r8, r3
  406536:	e79d      	b.n	406474 <__mdiff+0x50>

00406538 <__d2b>:
  406538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40653c:	b082      	sub	sp, #8
  40653e:	2101      	movs	r1, #1
  406540:	461c      	mov	r4, r3
  406542:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406546:	4615      	mov	r5, r2
  406548:	9e08      	ldr	r6, [sp, #32]
  40654a:	f7ff fd43 	bl	405fd4 <_Balloc>
  40654e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406552:	4680      	mov	r8, r0
  406554:	b10f      	cbz	r7, 40655a <__d2b+0x22>
  406556:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40655a:	9401      	str	r4, [sp, #4]
  40655c:	b31d      	cbz	r5, 4065a6 <__d2b+0x6e>
  40655e:	a802      	add	r0, sp, #8
  406560:	f840 5d08 	str.w	r5, [r0, #-8]!
  406564:	f7ff fdc6 	bl	4060f4 <__lo0bits>
  406568:	2800      	cmp	r0, #0
  40656a:	d134      	bne.n	4065d6 <__d2b+0x9e>
  40656c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406570:	f8c8 2014 	str.w	r2, [r8, #20]
  406574:	2b00      	cmp	r3, #0
  406576:	bf0c      	ite	eq
  406578:	2101      	moveq	r1, #1
  40657a:	2102      	movne	r1, #2
  40657c:	f8c8 3018 	str.w	r3, [r8, #24]
  406580:	f8c8 1010 	str.w	r1, [r8, #16]
  406584:	b9df      	cbnz	r7, 4065be <__d2b+0x86>
  406586:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40658a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40658e:	6030      	str	r0, [r6, #0]
  406590:	6918      	ldr	r0, [r3, #16]
  406592:	f7ff fd8f 	bl	4060b4 <__hi0bits>
  406596:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406598:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40659c:	6018      	str	r0, [r3, #0]
  40659e:	4640      	mov	r0, r8
  4065a0:	b002      	add	sp, #8
  4065a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065a6:	a801      	add	r0, sp, #4
  4065a8:	f7ff fda4 	bl	4060f4 <__lo0bits>
  4065ac:	9b01      	ldr	r3, [sp, #4]
  4065ae:	f8c8 3014 	str.w	r3, [r8, #20]
  4065b2:	2101      	movs	r1, #1
  4065b4:	3020      	adds	r0, #32
  4065b6:	f8c8 1010 	str.w	r1, [r8, #16]
  4065ba:	2f00      	cmp	r7, #0
  4065bc:	d0e3      	beq.n	406586 <__d2b+0x4e>
  4065be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4065c0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4065c4:	4407      	add	r7, r0
  4065c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4065ca:	6037      	str	r7, [r6, #0]
  4065cc:	6018      	str	r0, [r3, #0]
  4065ce:	4640      	mov	r0, r8
  4065d0:	b002      	add	sp, #8
  4065d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065d6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4065da:	f1c0 0120 	rsb	r1, r0, #32
  4065de:	fa03 f101 	lsl.w	r1, r3, r1
  4065e2:	430a      	orrs	r2, r1
  4065e4:	40c3      	lsrs	r3, r0
  4065e6:	9301      	str	r3, [sp, #4]
  4065e8:	f8c8 2014 	str.w	r2, [r8, #20]
  4065ec:	e7c2      	b.n	406574 <__d2b+0x3c>
  4065ee:	bf00      	nop

004065f0 <_realloc_r>:
  4065f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065f4:	4617      	mov	r7, r2
  4065f6:	b083      	sub	sp, #12
  4065f8:	2900      	cmp	r1, #0
  4065fa:	f000 80c1 	beq.w	406780 <_realloc_r+0x190>
  4065fe:	460e      	mov	r6, r1
  406600:	4681      	mov	r9, r0
  406602:	f107 050b 	add.w	r5, r7, #11
  406606:	f7ff fce1 	bl	405fcc <__malloc_lock>
  40660a:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40660e:	2d16      	cmp	r5, #22
  406610:	f02e 0403 	bic.w	r4, lr, #3
  406614:	f1a6 0808 	sub.w	r8, r6, #8
  406618:	d840      	bhi.n	40669c <_realloc_r+0xac>
  40661a:	2210      	movs	r2, #16
  40661c:	4615      	mov	r5, r2
  40661e:	42af      	cmp	r7, r5
  406620:	d841      	bhi.n	4066a6 <_realloc_r+0xb6>
  406622:	4294      	cmp	r4, r2
  406624:	da75      	bge.n	406712 <_realloc_r+0x122>
  406626:	4bc9      	ldr	r3, [pc, #804]	; (40694c <_realloc_r+0x35c>)
  406628:	6899      	ldr	r1, [r3, #8]
  40662a:	eb08 0004 	add.w	r0, r8, r4
  40662e:	4288      	cmp	r0, r1
  406630:	6841      	ldr	r1, [r0, #4]
  406632:	f000 80d9 	beq.w	4067e8 <_realloc_r+0x1f8>
  406636:	f021 0301 	bic.w	r3, r1, #1
  40663a:	4403      	add	r3, r0
  40663c:	685b      	ldr	r3, [r3, #4]
  40663e:	07db      	lsls	r3, r3, #31
  406640:	d57d      	bpl.n	40673e <_realloc_r+0x14e>
  406642:	f01e 0f01 	tst.w	lr, #1
  406646:	d035      	beq.n	4066b4 <_realloc_r+0xc4>
  406648:	4639      	mov	r1, r7
  40664a:	4648      	mov	r0, r9
  40664c:	f7ff f8b8 	bl	4057c0 <_malloc_r>
  406650:	4607      	mov	r7, r0
  406652:	b1e0      	cbz	r0, 40668e <_realloc_r+0x9e>
  406654:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406658:	f023 0301 	bic.w	r3, r3, #1
  40665c:	4443      	add	r3, r8
  40665e:	f1a0 0208 	sub.w	r2, r0, #8
  406662:	429a      	cmp	r2, r3
  406664:	f000 8144 	beq.w	4068f0 <_realloc_r+0x300>
  406668:	1f22      	subs	r2, r4, #4
  40666a:	2a24      	cmp	r2, #36	; 0x24
  40666c:	f200 8131 	bhi.w	4068d2 <_realloc_r+0x2e2>
  406670:	2a13      	cmp	r2, #19
  406672:	f200 8104 	bhi.w	40687e <_realloc_r+0x28e>
  406676:	4603      	mov	r3, r0
  406678:	4632      	mov	r2, r6
  40667a:	6811      	ldr	r1, [r2, #0]
  40667c:	6019      	str	r1, [r3, #0]
  40667e:	6851      	ldr	r1, [r2, #4]
  406680:	6059      	str	r1, [r3, #4]
  406682:	6892      	ldr	r2, [r2, #8]
  406684:	609a      	str	r2, [r3, #8]
  406686:	4631      	mov	r1, r6
  406688:	4648      	mov	r0, r9
  40668a:	f7fe fd7b 	bl	405184 <_free_r>
  40668e:	4648      	mov	r0, r9
  406690:	f7ff fc9e 	bl	405fd0 <__malloc_unlock>
  406694:	4638      	mov	r0, r7
  406696:	b003      	add	sp, #12
  406698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40669c:	f025 0507 	bic.w	r5, r5, #7
  4066a0:	2d00      	cmp	r5, #0
  4066a2:	462a      	mov	r2, r5
  4066a4:	dabb      	bge.n	40661e <_realloc_r+0x2e>
  4066a6:	230c      	movs	r3, #12
  4066a8:	2000      	movs	r0, #0
  4066aa:	f8c9 3000 	str.w	r3, [r9]
  4066ae:	b003      	add	sp, #12
  4066b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066b4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4066b8:	ebc3 0a08 	rsb	sl, r3, r8
  4066bc:	f8da 3004 	ldr.w	r3, [sl, #4]
  4066c0:	f023 0c03 	bic.w	ip, r3, #3
  4066c4:	eb04 030c 	add.w	r3, r4, ip
  4066c8:	4293      	cmp	r3, r2
  4066ca:	dbbd      	blt.n	406648 <_realloc_r+0x58>
  4066cc:	4657      	mov	r7, sl
  4066ce:	f8da 100c 	ldr.w	r1, [sl, #12]
  4066d2:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4066d6:	1f22      	subs	r2, r4, #4
  4066d8:	2a24      	cmp	r2, #36	; 0x24
  4066da:	60c1      	str	r1, [r0, #12]
  4066dc:	6088      	str	r0, [r1, #8]
  4066de:	f200 8117 	bhi.w	406910 <_realloc_r+0x320>
  4066e2:	2a13      	cmp	r2, #19
  4066e4:	f240 8112 	bls.w	40690c <_realloc_r+0x31c>
  4066e8:	6831      	ldr	r1, [r6, #0]
  4066ea:	f8ca 1008 	str.w	r1, [sl, #8]
  4066ee:	6871      	ldr	r1, [r6, #4]
  4066f0:	f8ca 100c 	str.w	r1, [sl, #12]
  4066f4:	2a1b      	cmp	r2, #27
  4066f6:	f200 812b 	bhi.w	406950 <_realloc_r+0x360>
  4066fa:	3608      	adds	r6, #8
  4066fc:	f10a 0210 	add.w	r2, sl, #16
  406700:	6831      	ldr	r1, [r6, #0]
  406702:	6011      	str	r1, [r2, #0]
  406704:	6871      	ldr	r1, [r6, #4]
  406706:	6051      	str	r1, [r2, #4]
  406708:	68b1      	ldr	r1, [r6, #8]
  40670a:	6091      	str	r1, [r2, #8]
  40670c:	463e      	mov	r6, r7
  40670e:	461c      	mov	r4, r3
  406710:	46d0      	mov	r8, sl
  406712:	1b63      	subs	r3, r4, r5
  406714:	2b0f      	cmp	r3, #15
  406716:	d81d      	bhi.n	406754 <_realloc_r+0x164>
  406718:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40671c:	f003 0301 	and.w	r3, r3, #1
  406720:	4323      	orrs	r3, r4
  406722:	4444      	add	r4, r8
  406724:	f8c8 3004 	str.w	r3, [r8, #4]
  406728:	6863      	ldr	r3, [r4, #4]
  40672a:	f043 0301 	orr.w	r3, r3, #1
  40672e:	6063      	str	r3, [r4, #4]
  406730:	4648      	mov	r0, r9
  406732:	f7ff fc4d 	bl	405fd0 <__malloc_unlock>
  406736:	4630      	mov	r0, r6
  406738:	b003      	add	sp, #12
  40673a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40673e:	f021 0103 	bic.w	r1, r1, #3
  406742:	4421      	add	r1, r4
  406744:	4291      	cmp	r1, r2
  406746:	db21      	blt.n	40678c <_realloc_r+0x19c>
  406748:	68c3      	ldr	r3, [r0, #12]
  40674a:	6882      	ldr	r2, [r0, #8]
  40674c:	460c      	mov	r4, r1
  40674e:	60d3      	str	r3, [r2, #12]
  406750:	609a      	str	r2, [r3, #8]
  406752:	e7de      	b.n	406712 <_realloc_r+0x122>
  406754:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406758:	eb08 0105 	add.w	r1, r8, r5
  40675c:	f002 0201 	and.w	r2, r2, #1
  406760:	4315      	orrs	r5, r2
  406762:	f043 0201 	orr.w	r2, r3, #1
  406766:	440b      	add	r3, r1
  406768:	f8c8 5004 	str.w	r5, [r8, #4]
  40676c:	604a      	str	r2, [r1, #4]
  40676e:	685a      	ldr	r2, [r3, #4]
  406770:	f042 0201 	orr.w	r2, r2, #1
  406774:	3108      	adds	r1, #8
  406776:	605a      	str	r2, [r3, #4]
  406778:	4648      	mov	r0, r9
  40677a:	f7fe fd03 	bl	405184 <_free_r>
  40677e:	e7d7      	b.n	406730 <_realloc_r+0x140>
  406780:	4611      	mov	r1, r2
  406782:	b003      	add	sp, #12
  406784:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406788:	f7ff b81a 	b.w	4057c0 <_malloc_r>
  40678c:	f01e 0f01 	tst.w	lr, #1
  406790:	f47f af5a 	bne.w	406648 <_realloc_r+0x58>
  406794:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406798:	ebc3 0a08 	rsb	sl, r3, r8
  40679c:	f8da 3004 	ldr.w	r3, [sl, #4]
  4067a0:	f023 0c03 	bic.w	ip, r3, #3
  4067a4:	eb01 0e0c 	add.w	lr, r1, ip
  4067a8:	4596      	cmp	lr, r2
  4067aa:	db8b      	blt.n	4066c4 <_realloc_r+0xd4>
  4067ac:	68c3      	ldr	r3, [r0, #12]
  4067ae:	6882      	ldr	r2, [r0, #8]
  4067b0:	4657      	mov	r7, sl
  4067b2:	60d3      	str	r3, [r2, #12]
  4067b4:	609a      	str	r2, [r3, #8]
  4067b6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4067ba:	f8da 300c 	ldr.w	r3, [sl, #12]
  4067be:	60cb      	str	r3, [r1, #12]
  4067c0:	1f22      	subs	r2, r4, #4
  4067c2:	2a24      	cmp	r2, #36	; 0x24
  4067c4:	6099      	str	r1, [r3, #8]
  4067c6:	f200 8099 	bhi.w	4068fc <_realloc_r+0x30c>
  4067ca:	2a13      	cmp	r2, #19
  4067cc:	d962      	bls.n	406894 <_realloc_r+0x2a4>
  4067ce:	6833      	ldr	r3, [r6, #0]
  4067d0:	f8ca 3008 	str.w	r3, [sl, #8]
  4067d4:	6873      	ldr	r3, [r6, #4]
  4067d6:	f8ca 300c 	str.w	r3, [sl, #12]
  4067da:	2a1b      	cmp	r2, #27
  4067dc:	f200 80a0 	bhi.w	406920 <_realloc_r+0x330>
  4067e0:	3608      	adds	r6, #8
  4067e2:	f10a 0310 	add.w	r3, sl, #16
  4067e6:	e056      	b.n	406896 <_realloc_r+0x2a6>
  4067e8:	f021 0b03 	bic.w	fp, r1, #3
  4067ec:	44a3      	add	fp, r4
  4067ee:	f105 0010 	add.w	r0, r5, #16
  4067f2:	4583      	cmp	fp, r0
  4067f4:	da59      	bge.n	4068aa <_realloc_r+0x2ba>
  4067f6:	f01e 0f01 	tst.w	lr, #1
  4067fa:	f47f af25 	bne.w	406648 <_realloc_r+0x58>
  4067fe:	f856 1c08 	ldr.w	r1, [r6, #-8]
  406802:	ebc1 0a08 	rsb	sl, r1, r8
  406806:	f8da 1004 	ldr.w	r1, [sl, #4]
  40680a:	f021 0c03 	bic.w	ip, r1, #3
  40680e:	44e3      	add	fp, ip
  406810:	4558      	cmp	r0, fp
  406812:	f73f af57 	bgt.w	4066c4 <_realloc_r+0xd4>
  406816:	4657      	mov	r7, sl
  406818:	f8da 100c 	ldr.w	r1, [sl, #12]
  40681c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406820:	1f22      	subs	r2, r4, #4
  406822:	2a24      	cmp	r2, #36	; 0x24
  406824:	60c1      	str	r1, [r0, #12]
  406826:	6088      	str	r0, [r1, #8]
  406828:	f200 80b4 	bhi.w	406994 <_realloc_r+0x3a4>
  40682c:	2a13      	cmp	r2, #19
  40682e:	f240 80a5 	bls.w	40697c <_realloc_r+0x38c>
  406832:	6831      	ldr	r1, [r6, #0]
  406834:	f8ca 1008 	str.w	r1, [sl, #8]
  406838:	6871      	ldr	r1, [r6, #4]
  40683a:	f8ca 100c 	str.w	r1, [sl, #12]
  40683e:	2a1b      	cmp	r2, #27
  406840:	f200 80af 	bhi.w	4069a2 <_realloc_r+0x3b2>
  406844:	3608      	adds	r6, #8
  406846:	f10a 0210 	add.w	r2, sl, #16
  40684a:	6831      	ldr	r1, [r6, #0]
  40684c:	6011      	str	r1, [r2, #0]
  40684e:	6871      	ldr	r1, [r6, #4]
  406850:	6051      	str	r1, [r2, #4]
  406852:	68b1      	ldr	r1, [r6, #8]
  406854:	6091      	str	r1, [r2, #8]
  406856:	eb0a 0105 	add.w	r1, sl, r5
  40685a:	ebc5 020b 	rsb	r2, r5, fp
  40685e:	f042 0201 	orr.w	r2, r2, #1
  406862:	6099      	str	r1, [r3, #8]
  406864:	604a      	str	r2, [r1, #4]
  406866:	f8da 3004 	ldr.w	r3, [sl, #4]
  40686a:	f003 0301 	and.w	r3, r3, #1
  40686e:	431d      	orrs	r5, r3
  406870:	4648      	mov	r0, r9
  406872:	f8ca 5004 	str.w	r5, [sl, #4]
  406876:	f7ff fbab 	bl	405fd0 <__malloc_unlock>
  40687a:	4638      	mov	r0, r7
  40687c:	e75c      	b.n	406738 <_realloc_r+0x148>
  40687e:	6833      	ldr	r3, [r6, #0]
  406880:	6003      	str	r3, [r0, #0]
  406882:	6873      	ldr	r3, [r6, #4]
  406884:	6043      	str	r3, [r0, #4]
  406886:	2a1b      	cmp	r2, #27
  406888:	d827      	bhi.n	4068da <_realloc_r+0x2ea>
  40688a:	f100 0308 	add.w	r3, r0, #8
  40688e:	f106 0208 	add.w	r2, r6, #8
  406892:	e6f2      	b.n	40667a <_realloc_r+0x8a>
  406894:	463b      	mov	r3, r7
  406896:	6832      	ldr	r2, [r6, #0]
  406898:	601a      	str	r2, [r3, #0]
  40689a:	6872      	ldr	r2, [r6, #4]
  40689c:	605a      	str	r2, [r3, #4]
  40689e:	68b2      	ldr	r2, [r6, #8]
  4068a0:	609a      	str	r2, [r3, #8]
  4068a2:	463e      	mov	r6, r7
  4068a4:	4674      	mov	r4, lr
  4068a6:	46d0      	mov	r8, sl
  4068a8:	e733      	b.n	406712 <_realloc_r+0x122>
  4068aa:	eb08 0105 	add.w	r1, r8, r5
  4068ae:	ebc5 0b0b 	rsb	fp, r5, fp
  4068b2:	f04b 0201 	orr.w	r2, fp, #1
  4068b6:	6099      	str	r1, [r3, #8]
  4068b8:	604a      	str	r2, [r1, #4]
  4068ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4068be:	f003 0301 	and.w	r3, r3, #1
  4068c2:	431d      	orrs	r5, r3
  4068c4:	4648      	mov	r0, r9
  4068c6:	f846 5c04 	str.w	r5, [r6, #-4]
  4068ca:	f7ff fb81 	bl	405fd0 <__malloc_unlock>
  4068ce:	4630      	mov	r0, r6
  4068d0:	e732      	b.n	406738 <_realloc_r+0x148>
  4068d2:	4631      	mov	r1, r6
  4068d4:	f7ff fb16 	bl	405f04 <memmove>
  4068d8:	e6d5      	b.n	406686 <_realloc_r+0x96>
  4068da:	68b3      	ldr	r3, [r6, #8]
  4068dc:	6083      	str	r3, [r0, #8]
  4068de:	68f3      	ldr	r3, [r6, #12]
  4068e0:	60c3      	str	r3, [r0, #12]
  4068e2:	2a24      	cmp	r2, #36	; 0x24
  4068e4:	d028      	beq.n	406938 <_realloc_r+0x348>
  4068e6:	f100 0310 	add.w	r3, r0, #16
  4068ea:	f106 0210 	add.w	r2, r6, #16
  4068ee:	e6c4      	b.n	40667a <_realloc_r+0x8a>
  4068f0:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4068f4:	f023 0303 	bic.w	r3, r3, #3
  4068f8:	441c      	add	r4, r3
  4068fa:	e70a      	b.n	406712 <_realloc_r+0x122>
  4068fc:	4631      	mov	r1, r6
  4068fe:	4638      	mov	r0, r7
  406900:	4674      	mov	r4, lr
  406902:	46d0      	mov	r8, sl
  406904:	f7ff fafe 	bl	405f04 <memmove>
  406908:	463e      	mov	r6, r7
  40690a:	e702      	b.n	406712 <_realloc_r+0x122>
  40690c:	463a      	mov	r2, r7
  40690e:	e6f7      	b.n	406700 <_realloc_r+0x110>
  406910:	4631      	mov	r1, r6
  406912:	4638      	mov	r0, r7
  406914:	461c      	mov	r4, r3
  406916:	46d0      	mov	r8, sl
  406918:	f7ff faf4 	bl	405f04 <memmove>
  40691c:	463e      	mov	r6, r7
  40691e:	e6f8      	b.n	406712 <_realloc_r+0x122>
  406920:	68b3      	ldr	r3, [r6, #8]
  406922:	f8ca 3010 	str.w	r3, [sl, #16]
  406926:	68f3      	ldr	r3, [r6, #12]
  406928:	f8ca 3014 	str.w	r3, [sl, #20]
  40692c:	2a24      	cmp	r2, #36	; 0x24
  40692e:	d01b      	beq.n	406968 <_realloc_r+0x378>
  406930:	3610      	adds	r6, #16
  406932:	f10a 0318 	add.w	r3, sl, #24
  406936:	e7ae      	b.n	406896 <_realloc_r+0x2a6>
  406938:	6933      	ldr	r3, [r6, #16]
  40693a:	6103      	str	r3, [r0, #16]
  40693c:	6973      	ldr	r3, [r6, #20]
  40693e:	6143      	str	r3, [r0, #20]
  406940:	f106 0218 	add.w	r2, r6, #24
  406944:	f100 0318 	add.w	r3, r0, #24
  406948:	e697      	b.n	40667a <_realloc_r+0x8a>
  40694a:	bf00      	nop
  40694c:	204004a0 	.word	0x204004a0
  406950:	68b1      	ldr	r1, [r6, #8]
  406952:	f8ca 1010 	str.w	r1, [sl, #16]
  406956:	68f1      	ldr	r1, [r6, #12]
  406958:	f8ca 1014 	str.w	r1, [sl, #20]
  40695c:	2a24      	cmp	r2, #36	; 0x24
  40695e:	d00f      	beq.n	406980 <_realloc_r+0x390>
  406960:	3610      	adds	r6, #16
  406962:	f10a 0218 	add.w	r2, sl, #24
  406966:	e6cb      	b.n	406700 <_realloc_r+0x110>
  406968:	6933      	ldr	r3, [r6, #16]
  40696a:	f8ca 3018 	str.w	r3, [sl, #24]
  40696e:	6973      	ldr	r3, [r6, #20]
  406970:	f8ca 301c 	str.w	r3, [sl, #28]
  406974:	3618      	adds	r6, #24
  406976:	f10a 0320 	add.w	r3, sl, #32
  40697a:	e78c      	b.n	406896 <_realloc_r+0x2a6>
  40697c:	463a      	mov	r2, r7
  40697e:	e764      	b.n	40684a <_realloc_r+0x25a>
  406980:	6932      	ldr	r2, [r6, #16]
  406982:	f8ca 2018 	str.w	r2, [sl, #24]
  406986:	6972      	ldr	r2, [r6, #20]
  406988:	f8ca 201c 	str.w	r2, [sl, #28]
  40698c:	3618      	adds	r6, #24
  40698e:	f10a 0220 	add.w	r2, sl, #32
  406992:	e6b5      	b.n	406700 <_realloc_r+0x110>
  406994:	4631      	mov	r1, r6
  406996:	4638      	mov	r0, r7
  406998:	9301      	str	r3, [sp, #4]
  40699a:	f7ff fab3 	bl	405f04 <memmove>
  40699e:	9b01      	ldr	r3, [sp, #4]
  4069a0:	e759      	b.n	406856 <_realloc_r+0x266>
  4069a2:	68b1      	ldr	r1, [r6, #8]
  4069a4:	f8ca 1010 	str.w	r1, [sl, #16]
  4069a8:	68f1      	ldr	r1, [r6, #12]
  4069aa:	f8ca 1014 	str.w	r1, [sl, #20]
  4069ae:	2a24      	cmp	r2, #36	; 0x24
  4069b0:	d003      	beq.n	4069ba <_realloc_r+0x3ca>
  4069b2:	3610      	adds	r6, #16
  4069b4:	f10a 0218 	add.w	r2, sl, #24
  4069b8:	e747      	b.n	40684a <_realloc_r+0x25a>
  4069ba:	6932      	ldr	r2, [r6, #16]
  4069bc:	f8ca 2018 	str.w	r2, [sl, #24]
  4069c0:	6972      	ldr	r2, [r6, #20]
  4069c2:	f8ca 201c 	str.w	r2, [sl, #28]
  4069c6:	3618      	adds	r6, #24
  4069c8:	f10a 0220 	add.w	r2, sl, #32
  4069cc:	e73d      	b.n	40684a <_realloc_r+0x25a>
  4069ce:	bf00      	nop

004069d0 <_sbrk_r>:
  4069d0:	b538      	push	{r3, r4, r5, lr}
  4069d2:	4c07      	ldr	r4, [pc, #28]	; (4069f0 <_sbrk_r+0x20>)
  4069d4:	2300      	movs	r3, #0
  4069d6:	4605      	mov	r5, r0
  4069d8:	4608      	mov	r0, r1
  4069da:	6023      	str	r3, [r4, #0]
  4069dc:	f7fa fca6 	bl	40132c <_sbrk>
  4069e0:	1c43      	adds	r3, r0, #1
  4069e2:	d000      	beq.n	4069e6 <_sbrk_r+0x16>
  4069e4:	bd38      	pop	{r3, r4, r5, pc}
  4069e6:	6823      	ldr	r3, [r4, #0]
  4069e8:	2b00      	cmp	r3, #0
  4069ea:	d0fb      	beq.n	4069e4 <_sbrk_r+0x14>
  4069ec:	602b      	str	r3, [r5, #0]
  4069ee:	bd38      	pop	{r3, r4, r5, pc}
  4069f0:	20400a88 	.word	0x20400a88

004069f4 <__sread>:
  4069f4:	b510      	push	{r4, lr}
  4069f6:	460c      	mov	r4, r1
  4069f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4069fc:	f000 fa74 	bl	406ee8 <_read_r>
  406a00:	2800      	cmp	r0, #0
  406a02:	db03      	blt.n	406a0c <__sread+0x18>
  406a04:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406a06:	4403      	add	r3, r0
  406a08:	6523      	str	r3, [r4, #80]	; 0x50
  406a0a:	bd10      	pop	{r4, pc}
  406a0c:	89a3      	ldrh	r3, [r4, #12]
  406a0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406a12:	81a3      	strh	r3, [r4, #12]
  406a14:	bd10      	pop	{r4, pc}
  406a16:	bf00      	nop

00406a18 <__swrite>:
  406a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a1c:	4616      	mov	r6, r2
  406a1e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406a22:	461f      	mov	r7, r3
  406a24:	05d3      	lsls	r3, r2, #23
  406a26:	460c      	mov	r4, r1
  406a28:	4605      	mov	r5, r0
  406a2a:	d507      	bpl.n	406a3c <__swrite+0x24>
  406a2c:	2200      	movs	r2, #0
  406a2e:	2302      	movs	r3, #2
  406a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a34:	f000 fa42 	bl	406ebc <_lseek_r>
  406a38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406a3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406a40:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406a44:	81a2      	strh	r2, [r4, #12]
  406a46:	463b      	mov	r3, r7
  406a48:	4632      	mov	r2, r6
  406a4a:	4628      	mov	r0, r5
  406a4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406a50:	f000 b922 	b.w	406c98 <_write_r>

00406a54 <__sseek>:
  406a54:	b510      	push	{r4, lr}
  406a56:	460c      	mov	r4, r1
  406a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a5c:	f000 fa2e 	bl	406ebc <_lseek_r>
  406a60:	89a3      	ldrh	r3, [r4, #12]
  406a62:	1c42      	adds	r2, r0, #1
  406a64:	bf0e      	itee	eq
  406a66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406a6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406a6e:	6520      	strne	r0, [r4, #80]	; 0x50
  406a70:	81a3      	strh	r3, [r4, #12]
  406a72:	bd10      	pop	{r4, pc}

00406a74 <__sclose>:
  406a74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a78:	f000 b9a6 	b.w	406dc8 <_close_r>

00406a7c <__ssprint_r>:
  406a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a80:	6893      	ldr	r3, [r2, #8]
  406a82:	b083      	sub	sp, #12
  406a84:	4690      	mov	r8, r2
  406a86:	2b00      	cmp	r3, #0
  406a88:	d072      	beq.n	406b70 <__ssprint_r+0xf4>
  406a8a:	4683      	mov	fp, r0
  406a8c:	f04f 0900 	mov.w	r9, #0
  406a90:	6816      	ldr	r6, [r2, #0]
  406a92:	6808      	ldr	r0, [r1, #0]
  406a94:	688b      	ldr	r3, [r1, #8]
  406a96:	460d      	mov	r5, r1
  406a98:	464c      	mov	r4, r9
  406a9a:	2c00      	cmp	r4, #0
  406a9c:	d045      	beq.n	406b2a <__ssprint_r+0xae>
  406a9e:	429c      	cmp	r4, r3
  406aa0:	461f      	mov	r7, r3
  406aa2:	469a      	mov	sl, r3
  406aa4:	d346      	bcc.n	406b34 <__ssprint_r+0xb8>
  406aa6:	89ab      	ldrh	r3, [r5, #12]
  406aa8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406aac:	d02d      	beq.n	406b0a <__ssprint_r+0x8e>
  406aae:	696f      	ldr	r7, [r5, #20]
  406ab0:	6929      	ldr	r1, [r5, #16]
  406ab2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  406ab6:	ebc1 0a00 	rsb	sl, r1, r0
  406aba:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  406abe:	1c60      	adds	r0, r4, #1
  406ac0:	107f      	asrs	r7, r7, #1
  406ac2:	4450      	add	r0, sl
  406ac4:	42b8      	cmp	r0, r7
  406ac6:	463a      	mov	r2, r7
  406ac8:	bf84      	itt	hi
  406aca:	4607      	movhi	r7, r0
  406acc:	463a      	movhi	r2, r7
  406ace:	055b      	lsls	r3, r3, #21
  406ad0:	d533      	bpl.n	406b3a <__ssprint_r+0xbe>
  406ad2:	4611      	mov	r1, r2
  406ad4:	4658      	mov	r0, fp
  406ad6:	f7fe fe73 	bl	4057c0 <_malloc_r>
  406ada:	2800      	cmp	r0, #0
  406adc:	d037      	beq.n	406b4e <__ssprint_r+0xd2>
  406ade:	4652      	mov	r2, sl
  406ae0:	6929      	ldr	r1, [r5, #16]
  406ae2:	9001      	str	r0, [sp, #4]
  406ae4:	f7ff f974 	bl	405dd0 <memcpy>
  406ae8:	89aa      	ldrh	r2, [r5, #12]
  406aea:	9b01      	ldr	r3, [sp, #4]
  406aec:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406af0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406af4:	81aa      	strh	r2, [r5, #12]
  406af6:	ebca 0207 	rsb	r2, sl, r7
  406afa:	eb03 000a 	add.w	r0, r3, sl
  406afe:	616f      	str	r7, [r5, #20]
  406b00:	612b      	str	r3, [r5, #16]
  406b02:	6028      	str	r0, [r5, #0]
  406b04:	60aa      	str	r2, [r5, #8]
  406b06:	4627      	mov	r7, r4
  406b08:	46a2      	mov	sl, r4
  406b0a:	4652      	mov	r2, sl
  406b0c:	4649      	mov	r1, r9
  406b0e:	f7ff f9f9 	bl	405f04 <memmove>
  406b12:	f8d8 2008 	ldr.w	r2, [r8, #8]
  406b16:	68ab      	ldr	r3, [r5, #8]
  406b18:	6828      	ldr	r0, [r5, #0]
  406b1a:	1bdb      	subs	r3, r3, r7
  406b1c:	4450      	add	r0, sl
  406b1e:	1b14      	subs	r4, r2, r4
  406b20:	60ab      	str	r3, [r5, #8]
  406b22:	6028      	str	r0, [r5, #0]
  406b24:	f8c8 4008 	str.w	r4, [r8, #8]
  406b28:	b314      	cbz	r4, 406b70 <__ssprint_r+0xf4>
  406b2a:	f8d6 9000 	ldr.w	r9, [r6]
  406b2e:	6874      	ldr	r4, [r6, #4]
  406b30:	3608      	adds	r6, #8
  406b32:	e7b2      	b.n	406a9a <__ssprint_r+0x1e>
  406b34:	4627      	mov	r7, r4
  406b36:	46a2      	mov	sl, r4
  406b38:	e7e7      	b.n	406b0a <__ssprint_r+0x8e>
  406b3a:	4658      	mov	r0, fp
  406b3c:	f7ff fd58 	bl	4065f0 <_realloc_r>
  406b40:	4603      	mov	r3, r0
  406b42:	2800      	cmp	r0, #0
  406b44:	d1d7      	bne.n	406af6 <__ssprint_r+0x7a>
  406b46:	6929      	ldr	r1, [r5, #16]
  406b48:	4658      	mov	r0, fp
  406b4a:	f7fe fb1b 	bl	405184 <_free_r>
  406b4e:	230c      	movs	r3, #12
  406b50:	f8cb 3000 	str.w	r3, [fp]
  406b54:	89ab      	ldrh	r3, [r5, #12]
  406b56:	2200      	movs	r2, #0
  406b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406b5c:	f04f 30ff 	mov.w	r0, #4294967295
  406b60:	81ab      	strh	r3, [r5, #12]
  406b62:	f8c8 2008 	str.w	r2, [r8, #8]
  406b66:	f8c8 2004 	str.w	r2, [r8, #4]
  406b6a:	b003      	add	sp, #12
  406b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b70:	2000      	movs	r0, #0
  406b72:	f8c8 0004 	str.w	r0, [r8, #4]
  406b76:	b003      	add	sp, #12
  406b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406b7c <__swbuf_r>:
  406b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b7e:	460e      	mov	r6, r1
  406b80:	4614      	mov	r4, r2
  406b82:	4607      	mov	r7, r0
  406b84:	b110      	cbz	r0, 406b8c <__swbuf_r+0x10>
  406b86:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406b88:	2b00      	cmp	r3, #0
  406b8a:	d04a      	beq.n	406c22 <__swbuf_r+0xa6>
  406b8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406b90:	69a3      	ldr	r3, [r4, #24]
  406b92:	60a3      	str	r3, [r4, #8]
  406b94:	b291      	uxth	r1, r2
  406b96:	0708      	lsls	r0, r1, #28
  406b98:	d538      	bpl.n	406c0c <__swbuf_r+0x90>
  406b9a:	6923      	ldr	r3, [r4, #16]
  406b9c:	2b00      	cmp	r3, #0
  406b9e:	d035      	beq.n	406c0c <__swbuf_r+0x90>
  406ba0:	0489      	lsls	r1, r1, #18
  406ba2:	b2f5      	uxtb	r5, r6
  406ba4:	d515      	bpl.n	406bd2 <__swbuf_r+0x56>
  406ba6:	6822      	ldr	r2, [r4, #0]
  406ba8:	6961      	ldr	r1, [r4, #20]
  406baa:	1ad3      	subs	r3, r2, r3
  406bac:	428b      	cmp	r3, r1
  406bae:	da1c      	bge.n	406bea <__swbuf_r+0x6e>
  406bb0:	3301      	adds	r3, #1
  406bb2:	68a1      	ldr	r1, [r4, #8]
  406bb4:	1c50      	adds	r0, r2, #1
  406bb6:	3901      	subs	r1, #1
  406bb8:	60a1      	str	r1, [r4, #8]
  406bba:	6020      	str	r0, [r4, #0]
  406bbc:	7016      	strb	r6, [r2, #0]
  406bbe:	6962      	ldr	r2, [r4, #20]
  406bc0:	429a      	cmp	r2, r3
  406bc2:	d01a      	beq.n	406bfa <__swbuf_r+0x7e>
  406bc4:	89a3      	ldrh	r3, [r4, #12]
  406bc6:	07db      	lsls	r3, r3, #31
  406bc8:	d501      	bpl.n	406bce <__swbuf_r+0x52>
  406bca:	2d0a      	cmp	r5, #10
  406bcc:	d015      	beq.n	406bfa <__swbuf_r+0x7e>
  406bce:	4628      	mov	r0, r5
  406bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406bd2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406bd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406bd8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406bdc:	81a2      	strh	r2, [r4, #12]
  406bde:	6822      	ldr	r2, [r4, #0]
  406be0:	6661      	str	r1, [r4, #100]	; 0x64
  406be2:	6961      	ldr	r1, [r4, #20]
  406be4:	1ad3      	subs	r3, r2, r3
  406be6:	428b      	cmp	r3, r1
  406be8:	dbe2      	blt.n	406bb0 <__swbuf_r+0x34>
  406bea:	4621      	mov	r1, r4
  406bec:	4638      	mov	r0, r7
  406bee:	f7fe f96b 	bl	404ec8 <_fflush_r>
  406bf2:	b940      	cbnz	r0, 406c06 <__swbuf_r+0x8a>
  406bf4:	6822      	ldr	r2, [r4, #0]
  406bf6:	2301      	movs	r3, #1
  406bf8:	e7db      	b.n	406bb2 <__swbuf_r+0x36>
  406bfa:	4621      	mov	r1, r4
  406bfc:	4638      	mov	r0, r7
  406bfe:	f7fe f963 	bl	404ec8 <_fflush_r>
  406c02:	2800      	cmp	r0, #0
  406c04:	d0e3      	beq.n	406bce <__swbuf_r+0x52>
  406c06:	f04f 30ff 	mov.w	r0, #4294967295
  406c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c0c:	4621      	mov	r1, r4
  406c0e:	4638      	mov	r0, r7
  406c10:	f7fd f882 	bl	403d18 <__swsetup_r>
  406c14:	2800      	cmp	r0, #0
  406c16:	d1f6      	bne.n	406c06 <__swbuf_r+0x8a>
  406c18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406c1c:	6923      	ldr	r3, [r4, #16]
  406c1e:	b291      	uxth	r1, r2
  406c20:	e7be      	b.n	406ba0 <__swbuf_r+0x24>
  406c22:	f7fe f9e5 	bl	404ff0 <__sinit>
  406c26:	e7b1      	b.n	406b8c <__swbuf_r+0x10>

00406c28 <_wcrtomb_r>:
  406c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c2c:	4605      	mov	r5, r0
  406c2e:	b086      	sub	sp, #24
  406c30:	461e      	mov	r6, r3
  406c32:	460c      	mov	r4, r1
  406c34:	b1a1      	cbz	r1, 406c60 <_wcrtomb_r+0x38>
  406c36:	4b10      	ldr	r3, [pc, #64]	; (406c78 <_wcrtomb_r+0x50>)
  406c38:	4617      	mov	r7, r2
  406c3a:	f8d3 8000 	ldr.w	r8, [r3]
  406c3e:	f7fe fd35 	bl	4056ac <__locale_charset>
  406c42:	9600      	str	r6, [sp, #0]
  406c44:	4603      	mov	r3, r0
  406c46:	463a      	mov	r2, r7
  406c48:	4621      	mov	r1, r4
  406c4a:	4628      	mov	r0, r5
  406c4c:	47c0      	blx	r8
  406c4e:	1c43      	adds	r3, r0, #1
  406c50:	d103      	bne.n	406c5a <_wcrtomb_r+0x32>
  406c52:	2200      	movs	r2, #0
  406c54:	238a      	movs	r3, #138	; 0x8a
  406c56:	6032      	str	r2, [r6, #0]
  406c58:	602b      	str	r3, [r5, #0]
  406c5a:	b006      	add	sp, #24
  406c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406c60:	4b05      	ldr	r3, [pc, #20]	; (406c78 <_wcrtomb_r+0x50>)
  406c62:	681f      	ldr	r7, [r3, #0]
  406c64:	f7fe fd22 	bl	4056ac <__locale_charset>
  406c68:	9600      	str	r6, [sp, #0]
  406c6a:	4603      	mov	r3, r0
  406c6c:	4622      	mov	r2, r4
  406c6e:	a903      	add	r1, sp, #12
  406c70:	4628      	mov	r0, r5
  406c72:	47b8      	blx	r7
  406c74:	e7eb      	b.n	406c4e <_wcrtomb_r+0x26>
  406c76:	bf00      	nop
  406c78:	204008b0 	.word	0x204008b0

00406c7c <__ascii_wctomb>:
  406c7c:	b121      	cbz	r1, 406c88 <__ascii_wctomb+0xc>
  406c7e:	2aff      	cmp	r2, #255	; 0xff
  406c80:	d804      	bhi.n	406c8c <__ascii_wctomb+0x10>
  406c82:	700a      	strb	r2, [r1, #0]
  406c84:	2001      	movs	r0, #1
  406c86:	4770      	bx	lr
  406c88:	4608      	mov	r0, r1
  406c8a:	4770      	bx	lr
  406c8c:	238a      	movs	r3, #138	; 0x8a
  406c8e:	6003      	str	r3, [r0, #0]
  406c90:	f04f 30ff 	mov.w	r0, #4294967295
  406c94:	4770      	bx	lr
  406c96:	bf00      	nop

00406c98 <_write_r>:
  406c98:	b570      	push	{r4, r5, r6, lr}
  406c9a:	460d      	mov	r5, r1
  406c9c:	4c08      	ldr	r4, [pc, #32]	; (406cc0 <_write_r+0x28>)
  406c9e:	4611      	mov	r1, r2
  406ca0:	4606      	mov	r6, r0
  406ca2:	461a      	mov	r2, r3
  406ca4:	4628      	mov	r0, r5
  406ca6:	2300      	movs	r3, #0
  406ca8:	6023      	str	r3, [r4, #0]
  406caa:	f7f9 fddd 	bl	400868 <_write>
  406cae:	1c43      	adds	r3, r0, #1
  406cb0:	d000      	beq.n	406cb4 <_write_r+0x1c>
  406cb2:	bd70      	pop	{r4, r5, r6, pc}
  406cb4:	6823      	ldr	r3, [r4, #0]
  406cb6:	2b00      	cmp	r3, #0
  406cb8:	d0fb      	beq.n	406cb2 <_write_r+0x1a>
  406cba:	6033      	str	r3, [r6, #0]
  406cbc:	bd70      	pop	{r4, r5, r6, pc}
  406cbe:	bf00      	nop
  406cc0:	20400a88 	.word	0x20400a88

00406cc4 <__register_exitproc>:
  406cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406cc8:	4c25      	ldr	r4, [pc, #148]	; (406d60 <__register_exitproc+0x9c>)
  406cca:	6825      	ldr	r5, [r4, #0]
  406ccc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  406cd0:	4606      	mov	r6, r0
  406cd2:	4688      	mov	r8, r1
  406cd4:	4692      	mov	sl, r2
  406cd6:	4699      	mov	r9, r3
  406cd8:	b3c4      	cbz	r4, 406d4c <__register_exitproc+0x88>
  406cda:	6860      	ldr	r0, [r4, #4]
  406cdc:	281f      	cmp	r0, #31
  406cde:	dc17      	bgt.n	406d10 <__register_exitproc+0x4c>
  406ce0:	1c43      	adds	r3, r0, #1
  406ce2:	b176      	cbz	r6, 406d02 <__register_exitproc+0x3e>
  406ce4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  406ce8:	2201      	movs	r2, #1
  406cea:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  406cee:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  406cf2:	4082      	lsls	r2, r0
  406cf4:	4311      	orrs	r1, r2
  406cf6:	2e02      	cmp	r6, #2
  406cf8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  406cfc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  406d00:	d01e      	beq.n	406d40 <__register_exitproc+0x7c>
  406d02:	3002      	adds	r0, #2
  406d04:	6063      	str	r3, [r4, #4]
  406d06:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  406d0a:	2000      	movs	r0, #0
  406d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d10:	4b14      	ldr	r3, [pc, #80]	; (406d64 <__register_exitproc+0xa0>)
  406d12:	b303      	cbz	r3, 406d56 <__register_exitproc+0x92>
  406d14:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406d18:	f7fe fd4a 	bl	4057b0 <malloc>
  406d1c:	4604      	mov	r4, r0
  406d1e:	b1d0      	cbz	r0, 406d56 <__register_exitproc+0x92>
  406d20:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  406d24:	2700      	movs	r7, #0
  406d26:	e880 0088 	stmia.w	r0, {r3, r7}
  406d2a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406d2e:	4638      	mov	r0, r7
  406d30:	2301      	movs	r3, #1
  406d32:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406d36:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406d3a:	2e00      	cmp	r6, #0
  406d3c:	d0e1      	beq.n	406d02 <__register_exitproc+0x3e>
  406d3e:	e7d1      	b.n	406ce4 <__register_exitproc+0x20>
  406d40:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  406d44:	430a      	orrs	r2, r1
  406d46:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406d4a:	e7da      	b.n	406d02 <__register_exitproc+0x3e>
  406d4c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  406d50:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406d54:	e7c1      	b.n	406cda <__register_exitproc+0x16>
  406d56:	f04f 30ff 	mov.w	r0, #4294967295
  406d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d5e:	bf00      	nop
  406d60:	00407bd8 	.word	0x00407bd8
  406d64:	004057b1 	.word	0x004057b1

00406d68 <_calloc_r>:
  406d68:	b510      	push	{r4, lr}
  406d6a:	fb02 f101 	mul.w	r1, r2, r1
  406d6e:	f7fe fd27 	bl	4057c0 <_malloc_r>
  406d72:	4604      	mov	r4, r0
  406d74:	b1d8      	cbz	r0, 406dae <_calloc_r+0x46>
  406d76:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406d7a:	f022 0203 	bic.w	r2, r2, #3
  406d7e:	3a04      	subs	r2, #4
  406d80:	2a24      	cmp	r2, #36	; 0x24
  406d82:	d818      	bhi.n	406db6 <_calloc_r+0x4e>
  406d84:	2a13      	cmp	r2, #19
  406d86:	d914      	bls.n	406db2 <_calloc_r+0x4a>
  406d88:	2300      	movs	r3, #0
  406d8a:	2a1b      	cmp	r2, #27
  406d8c:	6003      	str	r3, [r0, #0]
  406d8e:	6043      	str	r3, [r0, #4]
  406d90:	d916      	bls.n	406dc0 <_calloc_r+0x58>
  406d92:	2a24      	cmp	r2, #36	; 0x24
  406d94:	6083      	str	r3, [r0, #8]
  406d96:	60c3      	str	r3, [r0, #12]
  406d98:	bf11      	iteee	ne
  406d9a:	f100 0210 	addne.w	r2, r0, #16
  406d9e:	6103      	streq	r3, [r0, #16]
  406da0:	6143      	streq	r3, [r0, #20]
  406da2:	f100 0218 	addeq.w	r2, r0, #24
  406da6:	2300      	movs	r3, #0
  406da8:	6013      	str	r3, [r2, #0]
  406daa:	6053      	str	r3, [r2, #4]
  406dac:	6093      	str	r3, [r2, #8]
  406dae:	4620      	mov	r0, r4
  406db0:	bd10      	pop	{r4, pc}
  406db2:	4602      	mov	r2, r0
  406db4:	e7f7      	b.n	406da6 <_calloc_r+0x3e>
  406db6:	2100      	movs	r1, #0
  406db8:	f7fa fb1c 	bl	4013f4 <memset>
  406dbc:	4620      	mov	r0, r4
  406dbe:	bd10      	pop	{r4, pc}
  406dc0:	f100 0208 	add.w	r2, r0, #8
  406dc4:	e7ef      	b.n	406da6 <_calloc_r+0x3e>
  406dc6:	bf00      	nop

00406dc8 <_close_r>:
  406dc8:	b538      	push	{r3, r4, r5, lr}
  406dca:	4c07      	ldr	r4, [pc, #28]	; (406de8 <_close_r+0x20>)
  406dcc:	2300      	movs	r3, #0
  406dce:	4605      	mov	r5, r0
  406dd0:	4608      	mov	r0, r1
  406dd2:	6023      	str	r3, [r4, #0]
  406dd4:	f7fa fac4 	bl	401360 <_close>
  406dd8:	1c43      	adds	r3, r0, #1
  406dda:	d000      	beq.n	406dde <_close_r+0x16>
  406ddc:	bd38      	pop	{r3, r4, r5, pc}
  406dde:	6823      	ldr	r3, [r4, #0]
  406de0:	2b00      	cmp	r3, #0
  406de2:	d0fb      	beq.n	406ddc <_close_r+0x14>
  406de4:	602b      	str	r3, [r5, #0]
  406de6:	bd38      	pop	{r3, r4, r5, pc}
  406de8:	20400a88 	.word	0x20400a88

00406dec <_fclose_r>:
  406dec:	2900      	cmp	r1, #0
  406dee:	d03d      	beq.n	406e6c <_fclose_r+0x80>
  406df0:	b570      	push	{r4, r5, r6, lr}
  406df2:	4605      	mov	r5, r0
  406df4:	460c      	mov	r4, r1
  406df6:	b108      	cbz	r0, 406dfc <_fclose_r+0x10>
  406df8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406dfa:	b37b      	cbz	r3, 406e5c <_fclose_r+0x70>
  406dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e00:	b90b      	cbnz	r3, 406e06 <_fclose_r+0x1a>
  406e02:	2000      	movs	r0, #0
  406e04:	bd70      	pop	{r4, r5, r6, pc}
  406e06:	4621      	mov	r1, r4
  406e08:	4628      	mov	r0, r5
  406e0a:	f7fd ffb9 	bl	404d80 <__sflush_r>
  406e0e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406e10:	4606      	mov	r6, r0
  406e12:	b133      	cbz	r3, 406e22 <_fclose_r+0x36>
  406e14:	69e1      	ldr	r1, [r4, #28]
  406e16:	4628      	mov	r0, r5
  406e18:	4798      	blx	r3
  406e1a:	2800      	cmp	r0, #0
  406e1c:	bfb8      	it	lt
  406e1e:	f04f 36ff 	movlt.w	r6, #4294967295
  406e22:	89a3      	ldrh	r3, [r4, #12]
  406e24:	061b      	lsls	r3, r3, #24
  406e26:	d41c      	bmi.n	406e62 <_fclose_r+0x76>
  406e28:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406e2a:	b141      	cbz	r1, 406e3e <_fclose_r+0x52>
  406e2c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406e30:	4299      	cmp	r1, r3
  406e32:	d002      	beq.n	406e3a <_fclose_r+0x4e>
  406e34:	4628      	mov	r0, r5
  406e36:	f7fe f9a5 	bl	405184 <_free_r>
  406e3a:	2300      	movs	r3, #0
  406e3c:	6323      	str	r3, [r4, #48]	; 0x30
  406e3e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406e40:	b121      	cbz	r1, 406e4c <_fclose_r+0x60>
  406e42:	4628      	mov	r0, r5
  406e44:	f7fe f99e 	bl	405184 <_free_r>
  406e48:	2300      	movs	r3, #0
  406e4a:	6463      	str	r3, [r4, #68]	; 0x44
  406e4c:	f7fe f8d6 	bl	404ffc <__sfp_lock_acquire>
  406e50:	2300      	movs	r3, #0
  406e52:	81a3      	strh	r3, [r4, #12]
  406e54:	f7fe f8d4 	bl	405000 <__sfp_lock_release>
  406e58:	4630      	mov	r0, r6
  406e5a:	bd70      	pop	{r4, r5, r6, pc}
  406e5c:	f7fe f8c8 	bl	404ff0 <__sinit>
  406e60:	e7cc      	b.n	406dfc <_fclose_r+0x10>
  406e62:	6921      	ldr	r1, [r4, #16]
  406e64:	4628      	mov	r0, r5
  406e66:	f7fe f98d 	bl	405184 <_free_r>
  406e6a:	e7dd      	b.n	406e28 <_fclose_r+0x3c>
  406e6c:	2000      	movs	r0, #0
  406e6e:	4770      	bx	lr

00406e70 <_fstat_r>:
  406e70:	b538      	push	{r3, r4, r5, lr}
  406e72:	460b      	mov	r3, r1
  406e74:	4c07      	ldr	r4, [pc, #28]	; (406e94 <_fstat_r+0x24>)
  406e76:	4605      	mov	r5, r0
  406e78:	4611      	mov	r1, r2
  406e7a:	4618      	mov	r0, r3
  406e7c:	2300      	movs	r3, #0
  406e7e:	6023      	str	r3, [r4, #0]
  406e80:	f7fa fa72 	bl	401368 <_fstat>
  406e84:	1c43      	adds	r3, r0, #1
  406e86:	d000      	beq.n	406e8a <_fstat_r+0x1a>
  406e88:	bd38      	pop	{r3, r4, r5, pc}
  406e8a:	6823      	ldr	r3, [r4, #0]
  406e8c:	2b00      	cmp	r3, #0
  406e8e:	d0fb      	beq.n	406e88 <_fstat_r+0x18>
  406e90:	602b      	str	r3, [r5, #0]
  406e92:	bd38      	pop	{r3, r4, r5, pc}
  406e94:	20400a88 	.word	0x20400a88

00406e98 <_isatty_r>:
  406e98:	b538      	push	{r3, r4, r5, lr}
  406e9a:	4c07      	ldr	r4, [pc, #28]	; (406eb8 <_isatty_r+0x20>)
  406e9c:	2300      	movs	r3, #0
  406e9e:	4605      	mov	r5, r0
  406ea0:	4608      	mov	r0, r1
  406ea2:	6023      	str	r3, [r4, #0]
  406ea4:	f7fa fa66 	bl	401374 <_isatty>
  406ea8:	1c43      	adds	r3, r0, #1
  406eaa:	d000      	beq.n	406eae <_isatty_r+0x16>
  406eac:	bd38      	pop	{r3, r4, r5, pc}
  406eae:	6823      	ldr	r3, [r4, #0]
  406eb0:	2b00      	cmp	r3, #0
  406eb2:	d0fb      	beq.n	406eac <_isatty_r+0x14>
  406eb4:	602b      	str	r3, [r5, #0]
  406eb6:	bd38      	pop	{r3, r4, r5, pc}
  406eb8:	20400a88 	.word	0x20400a88

00406ebc <_lseek_r>:
  406ebc:	b570      	push	{r4, r5, r6, lr}
  406ebe:	460d      	mov	r5, r1
  406ec0:	4c08      	ldr	r4, [pc, #32]	; (406ee4 <_lseek_r+0x28>)
  406ec2:	4611      	mov	r1, r2
  406ec4:	4606      	mov	r6, r0
  406ec6:	461a      	mov	r2, r3
  406ec8:	4628      	mov	r0, r5
  406eca:	2300      	movs	r3, #0
  406ecc:	6023      	str	r3, [r4, #0]
  406ece:	f7fa fa53 	bl	401378 <_lseek>
  406ed2:	1c43      	adds	r3, r0, #1
  406ed4:	d000      	beq.n	406ed8 <_lseek_r+0x1c>
  406ed6:	bd70      	pop	{r4, r5, r6, pc}
  406ed8:	6823      	ldr	r3, [r4, #0]
  406eda:	2b00      	cmp	r3, #0
  406edc:	d0fb      	beq.n	406ed6 <_lseek_r+0x1a>
  406ede:	6033      	str	r3, [r6, #0]
  406ee0:	bd70      	pop	{r4, r5, r6, pc}
  406ee2:	bf00      	nop
  406ee4:	20400a88 	.word	0x20400a88

00406ee8 <_read_r>:
  406ee8:	b570      	push	{r4, r5, r6, lr}
  406eea:	460d      	mov	r5, r1
  406eec:	4c08      	ldr	r4, [pc, #32]	; (406f10 <_read_r+0x28>)
  406eee:	4611      	mov	r1, r2
  406ef0:	4606      	mov	r6, r0
  406ef2:	461a      	mov	r2, r3
  406ef4:	4628      	mov	r0, r5
  406ef6:	2300      	movs	r3, #0
  406ef8:	6023      	str	r3, [r4, #0]
  406efa:	f7f9 fc97 	bl	40082c <_read>
  406efe:	1c43      	adds	r3, r0, #1
  406f00:	d000      	beq.n	406f04 <_read_r+0x1c>
  406f02:	bd70      	pop	{r4, r5, r6, pc}
  406f04:	6823      	ldr	r3, [r4, #0]
  406f06:	2b00      	cmp	r3, #0
  406f08:	d0fb      	beq.n	406f02 <_read_r+0x1a>
  406f0a:	6033      	str	r3, [r6, #0]
  406f0c:	bd70      	pop	{r4, r5, r6, pc}
  406f0e:	bf00      	nop
  406f10:	20400a88 	.word	0x20400a88

00406f14 <__aeabi_drsub>:
  406f14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406f18:	e002      	b.n	406f20 <__adddf3>
  406f1a:	bf00      	nop

00406f1c <__aeabi_dsub>:
  406f1c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406f20 <__adddf3>:
  406f20:	b530      	push	{r4, r5, lr}
  406f22:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406f26:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406f2a:	ea94 0f05 	teq	r4, r5
  406f2e:	bf08      	it	eq
  406f30:	ea90 0f02 	teqeq	r0, r2
  406f34:	bf1f      	itttt	ne
  406f36:	ea54 0c00 	orrsne.w	ip, r4, r0
  406f3a:	ea55 0c02 	orrsne.w	ip, r5, r2
  406f3e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406f42:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406f46:	f000 80e2 	beq.w	40710e <__adddf3+0x1ee>
  406f4a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406f4e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406f52:	bfb8      	it	lt
  406f54:	426d      	neglt	r5, r5
  406f56:	dd0c      	ble.n	406f72 <__adddf3+0x52>
  406f58:	442c      	add	r4, r5
  406f5a:	ea80 0202 	eor.w	r2, r0, r2
  406f5e:	ea81 0303 	eor.w	r3, r1, r3
  406f62:	ea82 0000 	eor.w	r0, r2, r0
  406f66:	ea83 0101 	eor.w	r1, r3, r1
  406f6a:	ea80 0202 	eor.w	r2, r0, r2
  406f6e:	ea81 0303 	eor.w	r3, r1, r3
  406f72:	2d36      	cmp	r5, #54	; 0x36
  406f74:	bf88      	it	hi
  406f76:	bd30      	pophi	{r4, r5, pc}
  406f78:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406f7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406f80:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406f84:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406f88:	d002      	beq.n	406f90 <__adddf3+0x70>
  406f8a:	4240      	negs	r0, r0
  406f8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406f90:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406f94:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406f98:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406f9c:	d002      	beq.n	406fa4 <__adddf3+0x84>
  406f9e:	4252      	negs	r2, r2
  406fa0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406fa4:	ea94 0f05 	teq	r4, r5
  406fa8:	f000 80a7 	beq.w	4070fa <__adddf3+0x1da>
  406fac:	f1a4 0401 	sub.w	r4, r4, #1
  406fb0:	f1d5 0e20 	rsbs	lr, r5, #32
  406fb4:	db0d      	blt.n	406fd2 <__adddf3+0xb2>
  406fb6:	fa02 fc0e 	lsl.w	ip, r2, lr
  406fba:	fa22 f205 	lsr.w	r2, r2, r5
  406fbe:	1880      	adds	r0, r0, r2
  406fc0:	f141 0100 	adc.w	r1, r1, #0
  406fc4:	fa03 f20e 	lsl.w	r2, r3, lr
  406fc8:	1880      	adds	r0, r0, r2
  406fca:	fa43 f305 	asr.w	r3, r3, r5
  406fce:	4159      	adcs	r1, r3
  406fd0:	e00e      	b.n	406ff0 <__adddf3+0xd0>
  406fd2:	f1a5 0520 	sub.w	r5, r5, #32
  406fd6:	f10e 0e20 	add.w	lr, lr, #32
  406fda:	2a01      	cmp	r2, #1
  406fdc:	fa03 fc0e 	lsl.w	ip, r3, lr
  406fe0:	bf28      	it	cs
  406fe2:	f04c 0c02 	orrcs.w	ip, ip, #2
  406fe6:	fa43 f305 	asr.w	r3, r3, r5
  406fea:	18c0      	adds	r0, r0, r3
  406fec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406ff0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406ff4:	d507      	bpl.n	407006 <__adddf3+0xe6>
  406ff6:	f04f 0e00 	mov.w	lr, #0
  406ffa:	f1dc 0c00 	rsbs	ip, ip, #0
  406ffe:	eb7e 0000 	sbcs.w	r0, lr, r0
  407002:	eb6e 0101 	sbc.w	r1, lr, r1
  407006:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40700a:	d31b      	bcc.n	407044 <__adddf3+0x124>
  40700c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407010:	d30c      	bcc.n	40702c <__adddf3+0x10c>
  407012:	0849      	lsrs	r1, r1, #1
  407014:	ea5f 0030 	movs.w	r0, r0, rrx
  407018:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40701c:	f104 0401 	add.w	r4, r4, #1
  407020:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407024:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407028:	f080 809a 	bcs.w	407160 <__adddf3+0x240>
  40702c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407030:	bf08      	it	eq
  407032:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407036:	f150 0000 	adcs.w	r0, r0, #0
  40703a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40703e:	ea41 0105 	orr.w	r1, r1, r5
  407042:	bd30      	pop	{r4, r5, pc}
  407044:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407048:	4140      	adcs	r0, r0
  40704a:	eb41 0101 	adc.w	r1, r1, r1
  40704e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407052:	f1a4 0401 	sub.w	r4, r4, #1
  407056:	d1e9      	bne.n	40702c <__adddf3+0x10c>
  407058:	f091 0f00 	teq	r1, #0
  40705c:	bf04      	itt	eq
  40705e:	4601      	moveq	r1, r0
  407060:	2000      	moveq	r0, #0
  407062:	fab1 f381 	clz	r3, r1
  407066:	bf08      	it	eq
  407068:	3320      	addeq	r3, #32
  40706a:	f1a3 030b 	sub.w	r3, r3, #11
  40706e:	f1b3 0220 	subs.w	r2, r3, #32
  407072:	da0c      	bge.n	40708e <__adddf3+0x16e>
  407074:	320c      	adds	r2, #12
  407076:	dd08      	ble.n	40708a <__adddf3+0x16a>
  407078:	f102 0c14 	add.w	ip, r2, #20
  40707c:	f1c2 020c 	rsb	r2, r2, #12
  407080:	fa01 f00c 	lsl.w	r0, r1, ip
  407084:	fa21 f102 	lsr.w	r1, r1, r2
  407088:	e00c      	b.n	4070a4 <__adddf3+0x184>
  40708a:	f102 0214 	add.w	r2, r2, #20
  40708e:	bfd8      	it	le
  407090:	f1c2 0c20 	rsble	ip, r2, #32
  407094:	fa01 f102 	lsl.w	r1, r1, r2
  407098:	fa20 fc0c 	lsr.w	ip, r0, ip
  40709c:	bfdc      	itt	le
  40709e:	ea41 010c 	orrle.w	r1, r1, ip
  4070a2:	4090      	lslle	r0, r2
  4070a4:	1ae4      	subs	r4, r4, r3
  4070a6:	bfa2      	ittt	ge
  4070a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4070ac:	4329      	orrge	r1, r5
  4070ae:	bd30      	popge	{r4, r5, pc}
  4070b0:	ea6f 0404 	mvn.w	r4, r4
  4070b4:	3c1f      	subs	r4, #31
  4070b6:	da1c      	bge.n	4070f2 <__adddf3+0x1d2>
  4070b8:	340c      	adds	r4, #12
  4070ba:	dc0e      	bgt.n	4070da <__adddf3+0x1ba>
  4070bc:	f104 0414 	add.w	r4, r4, #20
  4070c0:	f1c4 0220 	rsb	r2, r4, #32
  4070c4:	fa20 f004 	lsr.w	r0, r0, r4
  4070c8:	fa01 f302 	lsl.w	r3, r1, r2
  4070cc:	ea40 0003 	orr.w	r0, r0, r3
  4070d0:	fa21 f304 	lsr.w	r3, r1, r4
  4070d4:	ea45 0103 	orr.w	r1, r5, r3
  4070d8:	bd30      	pop	{r4, r5, pc}
  4070da:	f1c4 040c 	rsb	r4, r4, #12
  4070de:	f1c4 0220 	rsb	r2, r4, #32
  4070e2:	fa20 f002 	lsr.w	r0, r0, r2
  4070e6:	fa01 f304 	lsl.w	r3, r1, r4
  4070ea:	ea40 0003 	orr.w	r0, r0, r3
  4070ee:	4629      	mov	r1, r5
  4070f0:	bd30      	pop	{r4, r5, pc}
  4070f2:	fa21 f004 	lsr.w	r0, r1, r4
  4070f6:	4629      	mov	r1, r5
  4070f8:	bd30      	pop	{r4, r5, pc}
  4070fa:	f094 0f00 	teq	r4, #0
  4070fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407102:	bf06      	itte	eq
  407104:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407108:	3401      	addeq	r4, #1
  40710a:	3d01      	subne	r5, #1
  40710c:	e74e      	b.n	406fac <__adddf3+0x8c>
  40710e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407112:	bf18      	it	ne
  407114:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407118:	d029      	beq.n	40716e <__adddf3+0x24e>
  40711a:	ea94 0f05 	teq	r4, r5
  40711e:	bf08      	it	eq
  407120:	ea90 0f02 	teqeq	r0, r2
  407124:	d005      	beq.n	407132 <__adddf3+0x212>
  407126:	ea54 0c00 	orrs.w	ip, r4, r0
  40712a:	bf04      	itt	eq
  40712c:	4619      	moveq	r1, r3
  40712e:	4610      	moveq	r0, r2
  407130:	bd30      	pop	{r4, r5, pc}
  407132:	ea91 0f03 	teq	r1, r3
  407136:	bf1e      	ittt	ne
  407138:	2100      	movne	r1, #0
  40713a:	2000      	movne	r0, #0
  40713c:	bd30      	popne	{r4, r5, pc}
  40713e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407142:	d105      	bne.n	407150 <__adddf3+0x230>
  407144:	0040      	lsls	r0, r0, #1
  407146:	4149      	adcs	r1, r1
  407148:	bf28      	it	cs
  40714a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40714e:	bd30      	pop	{r4, r5, pc}
  407150:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407154:	bf3c      	itt	cc
  407156:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40715a:	bd30      	popcc	{r4, r5, pc}
  40715c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407160:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407164:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407168:	f04f 0000 	mov.w	r0, #0
  40716c:	bd30      	pop	{r4, r5, pc}
  40716e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407172:	bf1a      	itte	ne
  407174:	4619      	movne	r1, r3
  407176:	4610      	movne	r0, r2
  407178:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40717c:	bf1c      	itt	ne
  40717e:	460b      	movne	r3, r1
  407180:	4602      	movne	r2, r0
  407182:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407186:	bf06      	itte	eq
  407188:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40718c:	ea91 0f03 	teqeq	r1, r3
  407190:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407194:	bd30      	pop	{r4, r5, pc}
  407196:	bf00      	nop

00407198 <__aeabi_ui2d>:
  407198:	f090 0f00 	teq	r0, #0
  40719c:	bf04      	itt	eq
  40719e:	2100      	moveq	r1, #0
  4071a0:	4770      	bxeq	lr
  4071a2:	b530      	push	{r4, r5, lr}
  4071a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4071a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4071ac:	f04f 0500 	mov.w	r5, #0
  4071b0:	f04f 0100 	mov.w	r1, #0
  4071b4:	e750      	b.n	407058 <__adddf3+0x138>
  4071b6:	bf00      	nop

004071b8 <__aeabi_i2d>:
  4071b8:	f090 0f00 	teq	r0, #0
  4071bc:	bf04      	itt	eq
  4071be:	2100      	moveq	r1, #0
  4071c0:	4770      	bxeq	lr
  4071c2:	b530      	push	{r4, r5, lr}
  4071c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4071c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4071cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4071d0:	bf48      	it	mi
  4071d2:	4240      	negmi	r0, r0
  4071d4:	f04f 0100 	mov.w	r1, #0
  4071d8:	e73e      	b.n	407058 <__adddf3+0x138>
  4071da:	bf00      	nop

004071dc <__aeabi_f2d>:
  4071dc:	0042      	lsls	r2, r0, #1
  4071de:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4071e2:	ea4f 0131 	mov.w	r1, r1, rrx
  4071e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4071ea:	bf1f      	itttt	ne
  4071ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4071f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4071f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4071f8:	4770      	bxne	lr
  4071fa:	f092 0f00 	teq	r2, #0
  4071fe:	bf14      	ite	ne
  407200:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407204:	4770      	bxeq	lr
  407206:	b530      	push	{r4, r5, lr}
  407208:	f44f 7460 	mov.w	r4, #896	; 0x380
  40720c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407210:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407214:	e720      	b.n	407058 <__adddf3+0x138>
  407216:	bf00      	nop

00407218 <__aeabi_ul2d>:
  407218:	ea50 0201 	orrs.w	r2, r0, r1
  40721c:	bf08      	it	eq
  40721e:	4770      	bxeq	lr
  407220:	b530      	push	{r4, r5, lr}
  407222:	f04f 0500 	mov.w	r5, #0
  407226:	e00a      	b.n	40723e <__aeabi_l2d+0x16>

00407228 <__aeabi_l2d>:
  407228:	ea50 0201 	orrs.w	r2, r0, r1
  40722c:	bf08      	it	eq
  40722e:	4770      	bxeq	lr
  407230:	b530      	push	{r4, r5, lr}
  407232:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407236:	d502      	bpl.n	40723e <__aeabi_l2d+0x16>
  407238:	4240      	negs	r0, r0
  40723a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40723e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407242:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407246:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40724a:	f43f aedc 	beq.w	407006 <__adddf3+0xe6>
  40724e:	f04f 0203 	mov.w	r2, #3
  407252:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407256:	bf18      	it	ne
  407258:	3203      	addne	r2, #3
  40725a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40725e:	bf18      	it	ne
  407260:	3203      	addne	r2, #3
  407262:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407266:	f1c2 0320 	rsb	r3, r2, #32
  40726a:	fa00 fc03 	lsl.w	ip, r0, r3
  40726e:	fa20 f002 	lsr.w	r0, r0, r2
  407272:	fa01 fe03 	lsl.w	lr, r1, r3
  407276:	ea40 000e 	orr.w	r0, r0, lr
  40727a:	fa21 f102 	lsr.w	r1, r1, r2
  40727e:	4414      	add	r4, r2
  407280:	e6c1      	b.n	407006 <__adddf3+0xe6>
  407282:	bf00      	nop

00407284 <__aeabi_dmul>:
  407284:	b570      	push	{r4, r5, r6, lr}
  407286:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40728a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40728e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407292:	bf1d      	ittte	ne
  407294:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407298:	ea94 0f0c 	teqne	r4, ip
  40729c:	ea95 0f0c 	teqne	r5, ip
  4072a0:	f000 f8de 	bleq	407460 <__aeabi_dmul+0x1dc>
  4072a4:	442c      	add	r4, r5
  4072a6:	ea81 0603 	eor.w	r6, r1, r3
  4072aa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4072ae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4072b2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4072b6:	bf18      	it	ne
  4072b8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4072bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4072c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4072c4:	d038      	beq.n	407338 <__aeabi_dmul+0xb4>
  4072c6:	fba0 ce02 	umull	ip, lr, r0, r2
  4072ca:	f04f 0500 	mov.w	r5, #0
  4072ce:	fbe1 e502 	umlal	lr, r5, r1, r2
  4072d2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4072d6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4072da:	f04f 0600 	mov.w	r6, #0
  4072de:	fbe1 5603 	umlal	r5, r6, r1, r3
  4072e2:	f09c 0f00 	teq	ip, #0
  4072e6:	bf18      	it	ne
  4072e8:	f04e 0e01 	orrne.w	lr, lr, #1
  4072ec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4072f0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4072f4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4072f8:	d204      	bcs.n	407304 <__aeabi_dmul+0x80>
  4072fa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4072fe:	416d      	adcs	r5, r5
  407300:	eb46 0606 	adc.w	r6, r6, r6
  407304:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407308:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40730c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407310:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407314:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407318:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40731c:	bf88      	it	hi
  40731e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407322:	d81e      	bhi.n	407362 <__aeabi_dmul+0xde>
  407324:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407328:	bf08      	it	eq
  40732a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40732e:	f150 0000 	adcs.w	r0, r0, #0
  407332:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407336:	bd70      	pop	{r4, r5, r6, pc}
  407338:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40733c:	ea46 0101 	orr.w	r1, r6, r1
  407340:	ea40 0002 	orr.w	r0, r0, r2
  407344:	ea81 0103 	eor.w	r1, r1, r3
  407348:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40734c:	bfc2      	ittt	gt
  40734e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407352:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407356:	bd70      	popgt	{r4, r5, r6, pc}
  407358:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40735c:	f04f 0e00 	mov.w	lr, #0
  407360:	3c01      	subs	r4, #1
  407362:	f300 80ab 	bgt.w	4074bc <__aeabi_dmul+0x238>
  407366:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40736a:	bfde      	ittt	le
  40736c:	2000      	movle	r0, #0
  40736e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407372:	bd70      	pople	{r4, r5, r6, pc}
  407374:	f1c4 0400 	rsb	r4, r4, #0
  407378:	3c20      	subs	r4, #32
  40737a:	da35      	bge.n	4073e8 <__aeabi_dmul+0x164>
  40737c:	340c      	adds	r4, #12
  40737e:	dc1b      	bgt.n	4073b8 <__aeabi_dmul+0x134>
  407380:	f104 0414 	add.w	r4, r4, #20
  407384:	f1c4 0520 	rsb	r5, r4, #32
  407388:	fa00 f305 	lsl.w	r3, r0, r5
  40738c:	fa20 f004 	lsr.w	r0, r0, r4
  407390:	fa01 f205 	lsl.w	r2, r1, r5
  407394:	ea40 0002 	orr.w	r0, r0, r2
  407398:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40739c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4073a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4073a4:	fa21 f604 	lsr.w	r6, r1, r4
  4073a8:	eb42 0106 	adc.w	r1, r2, r6
  4073ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4073b0:	bf08      	it	eq
  4073b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4073b6:	bd70      	pop	{r4, r5, r6, pc}
  4073b8:	f1c4 040c 	rsb	r4, r4, #12
  4073bc:	f1c4 0520 	rsb	r5, r4, #32
  4073c0:	fa00 f304 	lsl.w	r3, r0, r4
  4073c4:	fa20 f005 	lsr.w	r0, r0, r5
  4073c8:	fa01 f204 	lsl.w	r2, r1, r4
  4073cc:	ea40 0002 	orr.w	r0, r0, r2
  4073d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4073d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4073d8:	f141 0100 	adc.w	r1, r1, #0
  4073dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4073e0:	bf08      	it	eq
  4073e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4073e6:	bd70      	pop	{r4, r5, r6, pc}
  4073e8:	f1c4 0520 	rsb	r5, r4, #32
  4073ec:	fa00 f205 	lsl.w	r2, r0, r5
  4073f0:	ea4e 0e02 	orr.w	lr, lr, r2
  4073f4:	fa20 f304 	lsr.w	r3, r0, r4
  4073f8:	fa01 f205 	lsl.w	r2, r1, r5
  4073fc:	ea43 0302 	orr.w	r3, r3, r2
  407400:	fa21 f004 	lsr.w	r0, r1, r4
  407404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407408:	fa21 f204 	lsr.w	r2, r1, r4
  40740c:	ea20 0002 	bic.w	r0, r0, r2
  407410:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407414:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407418:	bf08      	it	eq
  40741a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40741e:	bd70      	pop	{r4, r5, r6, pc}
  407420:	f094 0f00 	teq	r4, #0
  407424:	d10f      	bne.n	407446 <__aeabi_dmul+0x1c2>
  407426:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40742a:	0040      	lsls	r0, r0, #1
  40742c:	eb41 0101 	adc.w	r1, r1, r1
  407430:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407434:	bf08      	it	eq
  407436:	3c01      	subeq	r4, #1
  407438:	d0f7      	beq.n	40742a <__aeabi_dmul+0x1a6>
  40743a:	ea41 0106 	orr.w	r1, r1, r6
  40743e:	f095 0f00 	teq	r5, #0
  407442:	bf18      	it	ne
  407444:	4770      	bxne	lr
  407446:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40744a:	0052      	lsls	r2, r2, #1
  40744c:	eb43 0303 	adc.w	r3, r3, r3
  407450:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407454:	bf08      	it	eq
  407456:	3d01      	subeq	r5, #1
  407458:	d0f7      	beq.n	40744a <__aeabi_dmul+0x1c6>
  40745a:	ea43 0306 	orr.w	r3, r3, r6
  40745e:	4770      	bx	lr
  407460:	ea94 0f0c 	teq	r4, ip
  407464:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407468:	bf18      	it	ne
  40746a:	ea95 0f0c 	teqne	r5, ip
  40746e:	d00c      	beq.n	40748a <__aeabi_dmul+0x206>
  407470:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407474:	bf18      	it	ne
  407476:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40747a:	d1d1      	bne.n	407420 <__aeabi_dmul+0x19c>
  40747c:	ea81 0103 	eor.w	r1, r1, r3
  407480:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407484:	f04f 0000 	mov.w	r0, #0
  407488:	bd70      	pop	{r4, r5, r6, pc}
  40748a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40748e:	bf06      	itte	eq
  407490:	4610      	moveq	r0, r2
  407492:	4619      	moveq	r1, r3
  407494:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407498:	d019      	beq.n	4074ce <__aeabi_dmul+0x24a>
  40749a:	ea94 0f0c 	teq	r4, ip
  40749e:	d102      	bne.n	4074a6 <__aeabi_dmul+0x222>
  4074a0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4074a4:	d113      	bne.n	4074ce <__aeabi_dmul+0x24a>
  4074a6:	ea95 0f0c 	teq	r5, ip
  4074aa:	d105      	bne.n	4074b8 <__aeabi_dmul+0x234>
  4074ac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4074b0:	bf1c      	itt	ne
  4074b2:	4610      	movne	r0, r2
  4074b4:	4619      	movne	r1, r3
  4074b6:	d10a      	bne.n	4074ce <__aeabi_dmul+0x24a>
  4074b8:	ea81 0103 	eor.w	r1, r1, r3
  4074bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4074c0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4074c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4074c8:	f04f 0000 	mov.w	r0, #0
  4074cc:	bd70      	pop	{r4, r5, r6, pc}
  4074ce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4074d2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4074d6:	bd70      	pop	{r4, r5, r6, pc}

004074d8 <__aeabi_ddiv>:
  4074d8:	b570      	push	{r4, r5, r6, lr}
  4074da:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4074de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4074e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4074e6:	bf1d      	ittte	ne
  4074e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4074ec:	ea94 0f0c 	teqne	r4, ip
  4074f0:	ea95 0f0c 	teqne	r5, ip
  4074f4:	f000 f8a7 	bleq	407646 <__aeabi_ddiv+0x16e>
  4074f8:	eba4 0405 	sub.w	r4, r4, r5
  4074fc:	ea81 0e03 	eor.w	lr, r1, r3
  407500:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407504:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407508:	f000 8088 	beq.w	40761c <__aeabi_ddiv+0x144>
  40750c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407510:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407514:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407518:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40751c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407520:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407524:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407528:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40752c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407530:	429d      	cmp	r5, r3
  407532:	bf08      	it	eq
  407534:	4296      	cmpeq	r6, r2
  407536:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40753a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40753e:	d202      	bcs.n	407546 <__aeabi_ddiv+0x6e>
  407540:	085b      	lsrs	r3, r3, #1
  407542:	ea4f 0232 	mov.w	r2, r2, rrx
  407546:	1ab6      	subs	r6, r6, r2
  407548:	eb65 0503 	sbc.w	r5, r5, r3
  40754c:	085b      	lsrs	r3, r3, #1
  40754e:	ea4f 0232 	mov.w	r2, r2, rrx
  407552:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407556:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40755a:	ebb6 0e02 	subs.w	lr, r6, r2
  40755e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407562:	bf22      	ittt	cs
  407564:	1ab6      	subcs	r6, r6, r2
  407566:	4675      	movcs	r5, lr
  407568:	ea40 000c 	orrcs.w	r0, r0, ip
  40756c:	085b      	lsrs	r3, r3, #1
  40756e:	ea4f 0232 	mov.w	r2, r2, rrx
  407572:	ebb6 0e02 	subs.w	lr, r6, r2
  407576:	eb75 0e03 	sbcs.w	lr, r5, r3
  40757a:	bf22      	ittt	cs
  40757c:	1ab6      	subcs	r6, r6, r2
  40757e:	4675      	movcs	r5, lr
  407580:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407584:	085b      	lsrs	r3, r3, #1
  407586:	ea4f 0232 	mov.w	r2, r2, rrx
  40758a:	ebb6 0e02 	subs.w	lr, r6, r2
  40758e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407592:	bf22      	ittt	cs
  407594:	1ab6      	subcs	r6, r6, r2
  407596:	4675      	movcs	r5, lr
  407598:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40759c:	085b      	lsrs	r3, r3, #1
  40759e:	ea4f 0232 	mov.w	r2, r2, rrx
  4075a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4075a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4075aa:	bf22      	ittt	cs
  4075ac:	1ab6      	subcs	r6, r6, r2
  4075ae:	4675      	movcs	r5, lr
  4075b0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4075b4:	ea55 0e06 	orrs.w	lr, r5, r6
  4075b8:	d018      	beq.n	4075ec <__aeabi_ddiv+0x114>
  4075ba:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4075be:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4075c2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4075c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4075ca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4075ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4075d2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4075d6:	d1c0      	bne.n	40755a <__aeabi_ddiv+0x82>
  4075d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4075dc:	d10b      	bne.n	4075f6 <__aeabi_ddiv+0x11e>
  4075de:	ea41 0100 	orr.w	r1, r1, r0
  4075e2:	f04f 0000 	mov.w	r0, #0
  4075e6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4075ea:	e7b6      	b.n	40755a <__aeabi_ddiv+0x82>
  4075ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4075f0:	bf04      	itt	eq
  4075f2:	4301      	orreq	r1, r0
  4075f4:	2000      	moveq	r0, #0
  4075f6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4075fa:	bf88      	it	hi
  4075fc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407600:	f63f aeaf 	bhi.w	407362 <__aeabi_dmul+0xde>
  407604:	ebb5 0c03 	subs.w	ip, r5, r3
  407608:	bf04      	itt	eq
  40760a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40760e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407612:	f150 0000 	adcs.w	r0, r0, #0
  407616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40761a:	bd70      	pop	{r4, r5, r6, pc}
  40761c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407620:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407624:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407628:	bfc2      	ittt	gt
  40762a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40762e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407632:	bd70      	popgt	{r4, r5, r6, pc}
  407634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407638:	f04f 0e00 	mov.w	lr, #0
  40763c:	3c01      	subs	r4, #1
  40763e:	e690      	b.n	407362 <__aeabi_dmul+0xde>
  407640:	ea45 0e06 	orr.w	lr, r5, r6
  407644:	e68d      	b.n	407362 <__aeabi_dmul+0xde>
  407646:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40764a:	ea94 0f0c 	teq	r4, ip
  40764e:	bf08      	it	eq
  407650:	ea95 0f0c 	teqeq	r5, ip
  407654:	f43f af3b 	beq.w	4074ce <__aeabi_dmul+0x24a>
  407658:	ea94 0f0c 	teq	r4, ip
  40765c:	d10a      	bne.n	407674 <__aeabi_ddiv+0x19c>
  40765e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407662:	f47f af34 	bne.w	4074ce <__aeabi_dmul+0x24a>
  407666:	ea95 0f0c 	teq	r5, ip
  40766a:	f47f af25 	bne.w	4074b8 <__aeabi_dmul+0x234>
  40766e:	4610      	mov	r0, r2
  407670:	4619      	mov	r1, r3
  407672:	e72c      	b.n	4074ce <__aeabi_dmul+0x24a>
  407674:	ea95 0f0c 	teq	r5, ip
  407678:	d106      	bne.n	407688 <__aeabi_ddiv+0x1b0>
  40767a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40767e:	f43f aefd 	beq.w	40747c <__aeabi_dmul+0x1f8>
  407682:	4610      	mov	r0, r2
  407684:	4619      	mov	r1, r3
  407686:	e722      	b.n	4074ce <__aeabi_dmul+0x24a>
  407688:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40768c:	bf18      	it	ne
  40768e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407692:	f47f aec5 	bne.w	407420 <__aeabi_dmul+0x19c>
  407696:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40769a:	f47f af0d 	bne.w	4074b8 <__aeabi_dmul+0x234>
  40769e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4076a2:	f47f aeeb 	bne.w	40747c <__aeabi_dmul+0x1f8>
  4076a6:	e712      	b.n	4074ce <__aeabi_dmul+0x24a>

004076a8 <__gedf2>:
  4076a8:	f04f 3cff 	mov.w	ip, #4294967295
  4076ac:	e006      	b.n	4076bc <__cmpdf2+0x4>
  4076ae:	bf00      	nop

004076b0 <__ledf2>:
  4076b0:	f04f 0c01 	mov.w	ip, #1
  4076b4:	e002      	b.n	4076bc <__cmpdf2+0x4>
  4076b6:	bf00      	nop

004076b8 <__cmpdf2>:
  4076b8:	f04f 0c01 	mov.w	ip, #1
  4076bc:	f84d cd04 	str.w	ip, [sp, #-4]!
  4076c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4076c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4076c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4076cc:	bf18      	it	ne
  4076ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4076d2:	d01b      	beq.n	40770c <__cmpdf2+0x54>
  4076d4:	b001      	add	sp, #4
  4076d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4076da:	bf0c      	ite	eq
  4076dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4076e0:	ea91 0f03 	teqne	r1, r3
  4076e4:	bf02      	ittt	eq
  4076e6:	ea90 0f02 	teqeq	r0, r2
  4076ea:	2000      	moveq	r0, #0
  4076ec:	4770      	bxeq	lr
  4076ee:	f110 0f00 	cmn.w	r0, #0
  4076f2:	ea91 0f03 	teq	r1, r3
  4076f6:	bf58      	it	pl
  4076f8:	4299      	cmppl	r1, r3
  4076fa:	bf08      	it	eq
  4076fc:	4290      	cmpeq	r0, r2
  4076fe:	bf2c      	ite	cs
  407700:	17d8      	asrcs	r0, r3, #31
  407702:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407706:	f040 0001 	orr.w	r0, r0, #1
  40770a:	4770      	bx	lr
  40770c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407710:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407714:	d102      	bne.n	40771c <__cmpdf2+0x64>
  407716:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40771a:	d107      	bne.n	40772c <__cmpdf2+0x74>
  40771c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407720:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407724:	d1d6      	bne.n	4076d4 <__cmpdf2+0x1c>
  407726:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40772a:	d0d3      	beq.n	4076d4 <__cmpdf2+0x1c>
  40772c:	f85d 0b04 	ldr.w	r0, [sp], #4
  407730:	4770      	bx	lr
  407732:	bf00      	nop

00407734 <__aeabi_cdrcmple>:
  407734:	4684      	mov	ip, r0
  407736:	4610      	mov	r0, r2
  407738:	4662      	mov	r2, ip
  40773a:	468c      	mov	ip, r1
  40773c:	4619      	mov	r1, r3
  40773e:	4663      	mov	r3, ip
  407740:	e000      	b.n	407744 <__aeabi_cdcmpeq>
  407742:	bf00      	nop

00407744 <__aeabi_cdcmpeq>:
  407744:	b501      	push	{r0, lr}
  407746:	f7ff ffb7 	bl	4076b8 <__cmpdf2>
  40774a:	2800      	cmp	r0, #0
  40774c:	bf48      	it	mi
  40774e:	f110 0f00 	cmnmi.w	r0, #0
  407752:	bd01      	pop	{r0, pc}

00407754 <__aeabi_dcmpeq>:
  407754:	f84d ed08 	str.w	lr, [sp, #-8]!
  407758:	f7ff fff4 	bl	407744 <__aeabi_cdcmpeq>
  40775c:	bf0c      	ite	eq
  40775e:	2001      	moveq	r0, #1
  407760:	2000      	movne	r0, #0
  407762:	f85d fb08 	ldr.w	pc, [sp], #8
  407766:	bf00      	nop

00407768 <__aeabi_dcmplt>:
  407768:	f84d ed08 	str.w	lr, [sp, #-8]!
  40776c:	f7ff ffea 	bl	407744 <__aeabi_cdcmpeq>
  407770:	bf34      	ite	cc
  407772:	2001      	movcc	r0, #1
  407774:	2000      	movcs	r0, #0
  407776:	f85d fb08 	ldr.w	pc, [sp], #8
  40777a:	bf00      	nop

0040777c <__aeabi_dcmple>:
  40777c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407780:	f7ff ffe0 	bl	407744 <__aeabi_cdcmpeq>
  407784:	bf94      	ite	ls
  407786:	2001      	movls	r0, #1
  407788:	2000      	movhi	r0, #0
  40778a:	f85d fb08 	ldr.w	pc, [sp], #8
  40778e:	bf00      	nop

00407790 <__aeabi_dcmpge>:
  407790:	f84d ed08 	str.w	lr, [sp, #-8]!
  407794:	f7ff ffce 	bl	407734 <__aeabi_cdrcmple>
  407798:	bf94      	ite	ls
  40779a:	2001      	movls	r0, #1
  40779c:	2000      	movhi	r0, #0
  40779e:	f85d fb08 	ldr.w	pc, [sp], #8
  4077a2:	bf00      	nop

004077a4 <__aeabi_dcmpgt>:
  4077a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4077a8:	f7ff ffc4 	bl	407734 <__aeabi_cdrcmple>
  4077ac:	bf34      	ite	cc
  4077ae:	2001      	movcc	r0, #1
  4077b0:	2000      	movcs	r0, #0
  4077b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4077b6:	bf00      	nop

004077b8 <__aeabi_dcmpun>:
  4077b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4077bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4077c0:	d102      	bne.n	4077c8 <__aeabi_dcmpun+0x10>
  4077c2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4077c6:	d10a      	bne.n	4077de <__aeabi_dcmpun+0x26>
  4077c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4077cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4077d0:	d102      	bne.n	4077d8 <__aeabi_dcmpun+0x20>
  4077d2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4077d6:	d102      	bne.n	4077de <__aeabi_dcmpun+0x26>
  4077d8:	f04f 0000 	mov.w	r0, #0
  4077dc:	4770      	bx	lr
  4077de:	f04f 0001 	mov.w	r0, #1
  4077e2:	4770      	bx	lr

004077e4 <__aeabi_d2iz>:
  4077e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4077e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4077ec:	d215      	bcs.n	40781a <__aeabi_d2iz+0x36>
  4077ee:	d511      	bpl.n	407814 <__aeabi_d2iz+0x30>
  4077f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4077f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4077f8:	d912      	bls.n	407820 <__aeabi_d2iz+0x3c>
  4077fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4077fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407802:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407806:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40780a:	fa23 f002 	lsr.w	r0, r3, r2
  40780e:	bf18      	it	ne
  407810:	4240      	negne	r0, r0
  407812:	4770      	bx	lr
  407814:	f04f 0000 	mov.w	r0, #0
  407818:	4770      	bx	lr
  40781a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40781e:	d105      	bne.n	40782c <__aeabi_d2iz+0x48>
  407820:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407824:	bf08      	it	eq
  407826:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40782a:	4770      	bx	lr
  40782c:	f04f 0000 	mov.w	r0, #0
  407830:	4770      	bx	lr
  407832:	bf00      	nop

00407834 <__aeabi_uldivmod>:
  407834:	b953      	cbnz	r3, 40784c <__aeabi_uldivmod+0x18>
  407836:	b94a      	cbnz	r2, 40784c <__aeabi_uldivmod+0x18>
  407838:	2900      	cmp	r1, #0
  40783a:	bf08      	it	eq
  40783c:	2800      	cmpeq	r0, #0
  40783e:	bf1c      	itt	ne
  407840:	f04f 31ff 	movne.w	r1, #4294967295
  407844:	f04f 30ff 	movne.w	r0, #4294967295
  407848:	f000 b97e 	b.w	407b48 <__aeabi_idiv0>
  40784c:	f1ad 0c08 	sub.w	ip, sp, #8
  407850:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407854:	f000 f806 	bl	407864 <__udivmoddi4>
  407858:	f8dd e004 	ldr.w	lr, [sp, #4]
  40785c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407860:	b004      	add	sp, #16
  407862:	4770      	bx	lr

00407864 <__udivmoddi4>:
  407864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407868:	468c      	mov	ip, r1
  40786a:	460e      	mov	r6, r1
  40786c:	4604      	mov	r4, r0
  40786e:	9d08      	ldr	r5, [sp, #32]
  407870:	2b00      	cmp	r3, #0
  407872:	d150      	bne.n	407916 <__udivmoddi4+0xb2>
  407874:	428a      	cmp	r2, r1
  407876:	4617      	mov	r7, r2
  407878:	d96c      	bls.n	407954 <__udivmoddi4+0xf0>
  40787a:	fab2 fe82 	clz	lr, r2
  40787e:	f1be 0f00 	cmp.w	lr, #0
  407882:	d00b      	beq.n	40789c <__udivmoddi4+0x38>
  407884:	f1ce 0420 	rsb	r4, lr, #32
  407888:	fa20 f404 	lsr.w	r4, r0, r4
  40788c:	fa01 f60e 	lsl.w	r6, r1, lr
  407890:	ea44 0c06 	orr.w	ip, r4, r6
  407894:	fa02 f70e 	lsl.w	r7, r2, lr
  407898:	fa00 f40e 	lsl.w	r4, r0, lr
  40789c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4078a0:	0c22      	lsrs	r2, r4, #16
  4078a2:	fbbc f0f9 	udiv	r0, ip, r9
  4078a6:	fa1f f887 	uxth.w	r8, r7
  4078aa:	fb09 c610 	mls	r6, r9, r0, ip
  4078ae:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4078b2:	fb00 f308 	mul.w	r3, r0, r8
  4078b6:	42b3      	cmp	r3, r6
  4078b8:	d909      	bls.n	4078ce <__udivmoddi4+0x6a>
  4078ba:	19f6      	adds	r6, r6, r7
  4078bc:	f100 32ff 	add.w	r2, r0, #4294967295
  4078c0:	f080 8122 	bcs.w	407b08 <__udivmoddi4+0x2a4>
  4078c4:	42b3      	cmp	r3, r6
  4078c6:	f240 811f 	bls.w	407b08 <__udivmoddi4+0x2a4>
  4078ca:	3802      	subs	r0, #2
  4078cc:	443e      	add	r6, r7
  4078ce:	1af6      	subs	r6, r6, r3
  4078d0:	b2a2      	uxth	r2, r4
  4078d2:	fbb6 f3f9 	udiv	r3, r6, r9
  4078d6:	fb09 6613 	mls	r6, r9, r3, r6
  4078da:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4078de:	fb03 f808 	mul.w	r8, r3, r8
  4078e2:	45a0      	cmp	r8, r4
  4078e4:	d909      	bls.n	4078fa <__udivmoddi4+0x96>
  4078e6:	19e4      	adds	r4, r4, r7
  4078e8:	f103 32ff 	add.w	r2, r3, #4294967295
  4078ec:	f080 810a 	bcs.w	407b04 <__udivmoddi4+0x2a0>
  4078f0:	45a0      	cmp	r8, r4
  4078f2:	f240 8107 	bls.w	407b04 <__udivmoddi4+0x2a0>
  4078f6:	3b02      	subs	r3, #2
  4078f8:	443c      	add	r4, r7
  4078fa:	ebc8 0404 	rsb	r4, r8, r4
  4078fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407902:	2100      	movs	r1, #0
  407904:	2d00      	cmp	r5, #0
  407906:	d062      	beq.n	4079ce <__udivmoddi4+0x16a>
  407908:	fa24 f40e 	lsr.w	r4, r4, lr
  40790c:	2300      	movs	r3, #0
  40790e:	602c      	str	r4, [r5, #0]
  407910:	606b      	str	r3, [r5, #4]
  407912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407916:	428b      	cmp	r3, r1
  407918:	d907      	bls.n	40792a <__udivmoddi4+0xc6>
  40791a:	2d00      	cmp	r5, #0
  40791c:	d055      	beq.n	4079ca <__udivmoddi4+0x166>
  40791e:	2100      	movs	r1, #0
  407920:	e885 0041 	stmia.w	r5, {r0, r6}
  407924:	4608      	mov	r0, r1
  407926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40792a:	fab3 f183 	clz	r1, r3
  40792e:	2900      	cmp	r1, #0
  407930:	f040 8090 	bne.w	407a54 <__udivmoddi4+0x1f0>
  407934:	42b3      	cmp	r3, r6
  407936:	d302      	bcc.n	40793e <__udivmoddi4+0xda>
  407938:	4282      	cmp	r2, r0
  40793a:	f200 80f8 	bhi.w	407b2e <__udivmoddi4+0x2ca>
  40793e:	1a84      	subs	r4, r0, r2
  407940:	eb66 0603 	sbc.w	r6, r6, r3
  407944:	2001      	movs	r0, #1
  407946:	46b4      	mov	ip, r6
  407948:	2d00      	cmp	r5, #0
  40794a:	d040      	beq.n	4079ce <__udivmoddi4+0x16a>
  40794c:	e885 1010 	stmia.w	r5, {r4, ip}
  407950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407954:	b912      	cbnz	r2, 40795c <__udivmoddi4+0xf8>
  407956:	2701      	movs	r7, #1
  407958:	fbb7 f7f2 	udiv	r7, r7, r2
  40795c:	fab7 fe87 	clz	lr, r7
  407960:	f1be 0f00 	cmp.w	lr, #0
  407964:	d135      	bne.n	4079d2 <__udivmoddi4+0x16e>
  407966:	1bf3      	subs	r3, r6, r7
  407968:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40796c:	fa1f fc87 	uxth.w	ip, r7
  407970:	2101      	movs	r1, #1
  407972:	fbb3 f0f8 	udiv	r0, r3, r8
  407976:	0c22      	lsrs	r2, r4, #16
  407978:	fb08 3610 	mls	r6, r8, r0, r3
  40797c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  407980:	fb0c f300 	mul.w	r3, ip, r0
  407984:	42b3      	cmp	r3, r6
  407986:	d907      	bls.n	407998 <__udivmoddi4+0x134>
  407988:	19f6      	adds	r6, r6, r7
  40798a:	f100 32ff 	add.w	r2, r0, #4294967295
  40798e:	d202      	bcs.n	407996 <__udivmoddi4+0x132>
  407990:	42b3      	cmp	r3, r6
  407992:	f200 80ce 	bhi.w	407b32 <__udivmoddi4+0x2ce>
  407996:	4610      	mov	r0, r2
  407998:	1af6      	subs	r6, r6, r3
  40799a:	b2a2      	uxth	r2, r4
  40799c:	fbb6 f3f8 	udiv	r3, r6, r8
  4079a0:	fb08 6613 	mls	r6, r8, r3, r6
  4079a4:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4079a8:	fb0c fc03 	mul.w	ip, ip, r3
  4079ac:	45a4      	cmp	ip, r4
  4079ae:	d907      	bls.n	4079c0 <__udivmoddi4+0x15c>
  4079b0:	19e4      	adds	r4, r4, r7
  4079b2:	f103 32ff 	add.w	r2, r3, #4294967295
  4079b6:	d202      	bcs.n	4079be <__udivmoddi4+0x15a>
  4079b8:	45a4      	cmp	ip, r4
  4079ba:	f200 80b5 	bhi.w	407b28 <__udivmoddi4+0x2c4>
  4079be:	4613      	mov	r3, r2
  4079c0:	ebcc 0404 	rsb	r4, ip, r4
  4079c4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4079c8:	e79c      	b.n	407904 <__udivmoddi4+0xa0>
  4079ca:	4629      	mov	r1, r5
  4079cc:	4628      	mov	r0, r5
  4079ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4079d2:	f1ce 0120 	rsb	r1, lr, #32
  4079d6:	fa06 f30e 	lsl.w	r3, r6, lr
  4079da:	fa07 f70e 	lsl.w	r7, r7, lr
  4079de:	fa20 f901 	lsr.w	r9, r0, r1
  4079e2:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4079e6:	40ce      	lsrs	r6, r1
  4079e8:	ea49 0903 	orr.w	r9, r9, r3
  4079ec:	fbb6 faf8 	udiv	sl, r6, r8
  4079f0:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4079f4:	fb08 661a 	mls	r6, r8, sl, r6
  4079f8:	fa1f fc87 	uxth.w	ip, r7
  4079fc:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  407a00:	fb0a f20c 	mul.w	r2, sl, ip
  407a04:	429a      	cmp	r2, r3
  407a06:	fa00 f40e 	lsl.w	r4, r0, lr
  407a0a:	d90a      	bls.n	407a22 <__udivmoddi4+0x1be>
  407a0c:	19db      	adds	r3, r3, r7
  407a0e:	f10a 31ff 	add.w	r1, sl, #4294967295
  407a12:	f080 8087 	bcs.w	407b24 <__udivmoddi4+0x2c0>
  407a16:	429a      	cmp	r2, r3
  407a18:	f240 8084 	bls.w	407b24 <__udivmoddi4+0x2c0>
  407a1c:	f1aa 0a02 	sub.w	sl, sl, #2
  407a20:	443b      	add	r3, r7
  407a22:	1a9b      	subs	r3, r3, r2
  407a24:	fa1f f989 	uxth.w	r9, r9
  407a28:	fbb3 f1f8 	udiv	r1, r3, r8
  407a2c:	fb08 3311 	mls	r3, r8, r1, r3
  407a30:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  407a34:	fb01 f60c 	mul.w	r6, r1, ip
  407a38:	429e      	cmp	r6, r3
  407a3a:	d907      	bls.n	407a4c <__udivmoddi4+0x1e8>
  407a3c:	19db      	adds	r3, r3, r7
  407a3e:	f101 32ff 	add.w	r2, r1, #4294967295
  407a42:	d26b      	bcs.n	407b1c <__udivmoddi4+0x2b8>
  407a44:	429e      	cmp	r6, r3
  407a46:	d969      	bls.n	407b1c <__udivmoddi4+0x2b8>
  407a48:	3902      	subs	r1, #2
  407a4a:	443b      	add	r3, r7
  407a4c:	1b9b      	subs	r3, r3, r6
  407a4e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  407a52:	e78e      	b.n	407972 <__udivmoddi4+0x10e>
  407a54:	f1c1 0e20 	rsb	lr, r1, #32
  407a58:	fa22 f40e 	lsr.w	r4, r2, lr
  407a5c:	408b      	lsls	r3, r1
  407a5e:	4323      	orrs	r3, r4
  407a60:	fa20 f70e 	lsr.w	r7, r0, lr
  407a64:	fa06 f401 	lsl.w	r4, r6, r1
  407a68:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407a6c:	fa26 f60e 	lsr.w	r6, r6, lr
  407a70:	433c      	orrs	r4, r7
  407a72:	fbb6 f9fc 	udiv	r9, r6, ip
  407a76:	0c27      	lsrs	r7, r4, #16
  407a78:	fb0c 6619 	mls	r6, ip, r9, r6
  407a7c:	fa1f f883 	uxth.w	r8, r3
  407a80:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  407a84:	fb09 f708 	mul.w	r7, r9, r8
  407a88:	42b7      	cmp	r7, r6
  407a8a:	fa02 f201 	lsl.w	r2, r2, r1
  407a8e:	fa00 fa01 	lsl.w	sl, r0, r1
  407a92:	d908      	bls.n	407aa6 <__udivmoddi4+0x242>
  407a94:	18f6      	adds	r6, r6, r3
  407a96:	f109 30ff 	add.w	r0, r9, #4294967295
  407a9a:	d241      	bcs.n	407b20 <__udivmoddi4+0x2bc>
  407a9c:	42b7      	cmp	r7, r6
  407a9e:	d93f      	bls.n	407b20 <__udivmoddi4+0x2bc>
  407aa0:	f1a9 0902 	sub.w	r9, r9, #2
  407aa4:	441e      	add	r6, r3
  407aa6:	1bf6      	subs	r6, r6, r7
  407aa8:	b2a0      	uxth	r0, r4
  407aaa:	fbb6 f4fc 	udiv	r4, r6, ip
  407aae:	fb0c 6614 	mls	r6, ip, r4, r6
  407ab2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  407ab6:	fb04 f808 	mul.w	r8, r4, r8
  407aba:	45b8      	cmp	r8, r7
  407abc:	d907      	bls.n	407ace <__udivmoddi4+0x26a>
  407abe:	18ff      	adds	r7, r7, r3
  407ac0:	f104 30ff 	add.w	r0, r4, #4294967295
  407ac4:	d228      	bcs.n	407b18 <__udivmoddi4+0x2b4>
  407ac6:	45b8      	cmp	r8, r7
  407ac8:	d926      	bls.n	407b18 <__udivmoddi4+0x2b4>
  407aca:	3c02      	subs	r4, #2
  407acc:	441f      	add	r7, r3
  407ace:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  407ad2:	ebc8 0707 	rsb	r7, r8, r7
  407ad6:	fba0 8902 	umull	r8, r9, r0, r2
  407ada:	454f      	cmp	r7, r9
  407adc:	4644      	mov	r4, r8
  407ade:	464e      	mov	r6, r9
  407ae0:	d314      	bcc.n	407b0c <__udivmoddi4+0x2a8>
  407ae2:	d029      	beq.n	407b38 <__udivmoddi4+0x2d4>
  407ae4:	b365      	cbz	r5, 407b40 <__udivmoddi4+0x2dc>
  407ae6:	ebba 0304 	subs.w	r3, sl, r4
  407aea:	eb67 0706 	sbc.w	r7, r7, r6
  407aee:	fa07 fe0e 	lsl.w	lr, r7, lr
  407af2:	40cb      	lsrs	r3, r1
  407af4:	40cf      	lsrs	r7, r1
  407af6:	ea4e 0303 	orr.w	r3, lr, r3
  407afa:	e885 0088 	stmia.w	r5, {r3, r7}
  407afe:	2100      	movs	r1, #0
  407b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407b04:	4613      	mov	r3, r2
  407b06:	e6f8      	b.n	4078fa <__udivmoddi4+0x96>
  407b08:	4610      	mov	r0, r2
  407b0a:	e6e0      	b.n	4078ce <__udivmoddi4+0x6a>
  407b0c:	ebb8 0402 	subs.w	r4, r8, r2
  407b10:	eb69 0603 	sbc.w	r6, r9, r3
  407b14:	3801      	subs	r0, #1
  407b16:	e7e5      	b.n	407ae4 <__udivmoddi4+0x280>
  407b18:	4604      	mov	r4, r0
  407b1a:	e7d8      	b.n	407ace <__udivmoddi4+0x26a>
  407b1c:	4611      	mov	r1, r2
  407b1e:	e795      	b.n	407a4c <__udivmoddi4+0x1e8>
  407b20:	4681      	mov	r9, r0
  407b22:	e7c0      	b.n	407aa6 <__udivmoddi4+0x242>
  407b24:	468a      	mov	sl, r1
  407b26:	e77c      	b.n	407a22 <__udivmoddi4+0x1be>
  407b28:	3b02      	subs	r3, #2
  407b2a:	443c      	add	r4, r7
  407b2c:	e748      	b.n	4079c0 <__udivmoddi4+0x15c>
  407b2e:	4608      	mov	r0, r1
  407b30:	e70a      	b.n	407948 <__udivmoddi4+0xe4>
  407b32:	3802      	subs	r0, #2
  407b34:	443e      	add	r6, r7
  407b36:	e72f      	b.n	407998 <__udivmoddi4+0x134>
  407b38:	45c2      	cmp	sl, r8
  407b3a:	d3e7      	bcc.n	407b0c <__udivmoddi4+0x2a8>
  407b3c:	463e      	mov	r6, r7
  407b3e:	e7d1      	b.n	407ae4 <__udivmoddi4+0x280>
  407b40:	4629      	mov	r1, r5
  407b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407b46:	bf00      	nop

00407b48 <__aeabi_idiv0>:
  407b48:	4770      	bx	lr
  407b4a:	bf00      	nop
  407b4c:	41202d2d 	.word	0x41202d2d
  407b50:	20434546 	.word	0x20434546
  407b54:	706d6554 	.word	0x706d6554
  407b58:	74617265 	.word	0x74617265
  407b5c:	20657275 	.word	0x20657275
  407b60:	736e6553 	.word	0x736e6553
  407b64:	4520726f 	.word	0x4520726f
  407b68:	706d6178 	.word	0x706d6178
  407b6c:	2d20656c 	.word	0x2d20656c
  407b70:	2d0a0d2d 	.word	0x2d0a0d2d
  407b74:	4153202d 	.word	0x4153202d
  407b78:	3037454d 	.word	0x3037454d
  407b7c:	4c50582d 	.word	0x4c50582d
  407b80:	2d2d2044 	.word	0x2d2d2044
  407b84:	2d2d0a0d 	.word	0x2d2d0a0d
  407b88:	6d6f4320 	.word	0x6d6f4320
  407b8c:	656c6970 	.word	0x656c6970
  407b90:	44203a64 	.word	0x44203a64
  407b94:	20206365 	.word	0x20206365
  407b98:	30322038 	.word	0x30322038
  407b9c:	31203731 	.word	0x31203731
  407ba0:	31313a36 	.word	0x31313a36
  407ba4:	2037343a 	.word	0x2037343a
  407ba8:	000d2d2d 	.word	0x000d2d2d
  407bac:	61726f48 	.word	0x61726f48
  407bb0:	75746120 	.word	0x75746120
  407bb4:	203a6c61 	.word	0x203a6c61
  407bb8:	253a6425 	.word	0x253a6425
  407bbc:	64253a64 	.word	0x64253a64
  407bc0:	00000a20 	.word	0x00000a20
  407bc4:	706d6554 	.word	0x706d6554
  407bc8:	25203a20 	.word	0x25203a20
  407bcc:	0a0d2064 	.word	0x0a0d2064
  407bd0:	00000000 	.word	0x00000000
  407bd4:	00000043 	.word	0x00000043

00407bd8 <_global_impure_ptr>:
  407bd8:	20400018 0000000a                       ..@ ....

00407be0 <zeroes.7035>:
  407be0:	30303030 30303030 30303030 30303030     0000000000000000
  407bf0:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  407c00:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  407c10:	00000000 33323130 37363534 62613938     ....0123456789ab
  407c20:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  407c30:	00000030                                0...

00407c34 <blanks.7034>:
  407c34:	20202020 20202020 20202020 20202020                     

00407c44 <zeroes.6993>:
  407c44:	30303030 30303030 30303030 30303030     0000000000000000

00407c54 <blanks.6992>:
  407c54:	20202020 20202020 20202020 20202020                     
  407c64:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407c74:	49534f50 00000058 0000002e              POSIX.......

00407c80 <__mprec_tens>:
  407c80:	00000000 3ff00000 00000000 40240000     .......?......$@
  407c90:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407ca0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407cb0:	00000000 412e8480 00000000 416312d0     .......A......cA
  407cc0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407cd0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407ce0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407cf0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407d00:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407d10:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407d20:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407d30:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407d40:	79d99db4 44ea7843                       ...yCx.D

00407d48 <__mprec_bigtens>:
  407d48:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407d58:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407d68:	7f73bf3c 75154fdd                       <.s..O.u

00407d70 <p05.5373>:
  407d70:	00000005 00000019 0000007d              ........}...

00407d7c <_init>:
  407d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407d7e:	bf00      	nop
  407d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407d82:	bc08      	pop	{r3}
  407d84:	469e      	mov	lr, r3
  407d86:	4770      	bx	lr

00407d88 <__init_array_start>:
  407d88:	00403de1 	.word	0x00403de1

00407d8c <__frame_dummy_init_array_entry>:
  407d8c:	00400165                                e.@.

00407d90 <_fini>:
  407d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407d92:	bf00      	nop
  407d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407d96:	bc08      	pop	{r3}
  407d98:	469e      	mov	lr, r3
  407d9a:	4770      	bx	lr

00407d9c <__fini_array_start>:
  407d9c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	7bd4 0040 0000 0000 0000 0000 0000 0000     .{@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lconv>:
20400444:	7c7c 0040 7bd0 0040 7bd0 0040 7bd0 0040     ||@..{@..{@..{@.
20400454:	7bd0 0040 7bd0 0040 7bd0 0040 7bd0 0040     .{@..{@..{@..{@.
20400464:	7bd0 0040 7bd0 0040 ffff ffff ffff ffff     .{@..{@.........
20400474:	ffff ffff ffff 0000                         ........

2040047c <lc_ctype_charset>:
2040047c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2040049c <__mb_cur_max>:
2040049c:	0001 0000                                   ....

204004a0 <__malloc_av_>:
	...
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 

204008a8 <__malloc_trim_threshold>:
204008a8:	0000 0002                                   ....

204008ac <__malloc_sbrk_base>:
204008ac:	ffff ffff                                   ....

204008b0 <__wctomb>:
204008b0:	6c7d 0040                                   }l@.
