|FlipFlopD_Demo
SW[0] => flipflopd:ff_d.d
SW[1] => flipflopd:ff_d.set
SW[2] => flipflopd:ff_d.rst
KEY[0] => flipflopd:ff_d.clk
LEDR[0] << flipflopd:ff_d.q


|FlipFlopD_Demo|FlipFlopD:ff_d
clk => q~reg0.CLK
d => q~reg0.DATAIN
set => q~reg0.ENA
rst => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


