

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Apr 27 13:46:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.691|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2020202|  2020202|  2020202|  2020202|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2020200|  2020200|     20202|          -|          -|   100|    no    |
        | + Loop 1.1      |    20200|    20200|       202|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      200|      200|         2|          -|          -|   100|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       69|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       89|    -|
|Register             |        -|      -|       71|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       71|      158|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------+------------------------------------+--------------+
    |                Instance               |               Module               |  Expression  |
    +---------------------------------------+------------------------------------+--------------+
    |fir_mac_muladd_16s_16s_16ns_16_1_1_U1  |fir_mac_muladd_16s_16s_16ns_16_1_1  | i0 * i1 + i2 |
    +---------------------------------------+------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln15_fu_167_p2   |     +    |      0|  0|   8|           8|           8|
    |i_fu_129_p2          |     +    |      0|  0|   7|           7|           1|
    |j_fu_145_p2          |     +    |      0|  0|   7|           7|           1|
    |k_fu_161_p2          |     +    |      0|  0|   7|           7|           1|
    |sub_ln15_fu_177_p2   |     -    |      0|  0|   7|           6|           7|
    |icmp_ln10_fu_123_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln12_fu_139_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln14_fu_155_p2  |   icmp   |      0|  0|  11|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  69|          56|          36|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |data_out_address0  |  15|          3|    8|         24|
    |fir_0_reg_100      |   9|          2|   16|         32|
    |i_0_reg_77         |   9|          2|    7|         14|
    |j_0_reg_88         |   9|          2|    7|         14|
    |k_0_reg_112        |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  89|         18|   46|        105|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   6|   0|    6|          0|
    |fir_0_reg_100      |  16|   0|   16|          0|
    |i_0_reg_77         |   7|   0|    7|          0|
    |i_reg_214          |   7|   0|    7|          0|
    |j_0_reg_88         |   7|   0|    7|          0|
    |j_reg_227          |   7|   0|    7|          0|
    |k_0_reg_112        |   7|   0|    7|          0|
    |k_reg_235          |   7|   0|    7|          0|
    |zext_ln12_reg_219  |   7|   0|    8|          1|
    +-------------------+----+----+-----+-----------+
    |Total              |  71|   0|   72|          1|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_return          | out |   32| ap_ctrl_hs |      fir     | return value |
|coef_address0      | out |    7|  ap_memory |     coef     |     array    |
|coef_ce0           | out |    1|  ap_memory |     coef     |     array    |
|coef_q0            |  in |   16|  ap_memory |     coef     |     array    |
|data_in_address0   | out |    8|  ap_memory |    data_in   |     array    |
|data_in_ce0        | out |    1|  ap_memory |    data_in   |     array    |
|data_in_q0         |  in |   16|  ap_memory |    data_in   |     array    |
|data_out_address0  | out |    8|  ap_memory |   data_out   |     array    |
|data_out_ce0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_we0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_d0        | out |   32|  ap_memory |   data_out   |     array    |
|data_out_q0        |  in |   32|  ap_memory |   data_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %coef) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([200 x i16]* %data_in) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([200 x i32]* %data_out) nounwind, !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [200 x i32]* %data_out, i64 0, i64 0" [fir.cpp:3]   --->   Operation 10 'getelementptr' 'data_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %.loopexit" [fir.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %i_0, -28" [fir.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [fir.cpp:10]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %.preheader1.preheader" [fir.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader1" [fir.cpp:12]   --->   Operation 19 'br' <Predicate = (!icmp_ln10)> <Delay = 0.60>
ST_2 : Operation 20 [2/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [fir.cpp:26]   --->   Operation 20 'load' 'v' <Predicate = (icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %j_0 to i8" [fir.cpp:12]   --->   Operation 22 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp eq i7 %j_0, -28" [fir.cpp:12]   --->   Operation 23 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 24 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.40ns)   --->   "%j = add i7 %j_0, 1" [fir.cpp:12]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %.preheader.preheader" [fir.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.60ns)   --->   "br label %.preheader" [fir.cpp:14]   --->   Operation 27 'br' <Predicate = (!icmp_ln12)> <Delay = 0.60>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%fir_0 = phi i16 [ %fir_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 29 'phi' 'fir_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %k_0 to i8" [fir.cpp:14]   --->   Operation 31 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.59ns)   --->   "%icmp_ln14 = icmp eq i7 %k_0, -28" [fir.cpp:14]   --->   Operation 32 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [fir.cpp:14]   --->   Operation 34 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %2, label %1" [fir.cpp:14]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.40ns)   --->   "%add_ln15 = add i8 %zext_ln12, %zext_ln14" [fir.cpp:15]   --->   Operation 36 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %add_ln15 to i64" [fir.cpp:15]   --->   Operation 37 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [200 x i16]* %data_in, i64 0, i64 %zext_ln15" [fir.cpp:15]   --->   Operation 38 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [fir.cpp:15]   --->   Operation 39 'load' 'data_in_load' <Predicate = (!icmp_ln14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 40 [1/1] (0.40ns)   --->   "%sub_ln15 = sub i7 -29, %k_0" [fir.cpp:15]   --->   Operation 40 'sub' 'sub_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i7 %sub_ln15 to i64" [fir.cpp:15]   --->   Operation 41 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%coef_addr = getelementptr [100 x i16]* %coef, i64 0, i64 %zext_ln15_1" [fir.cpp:15]   --->   Operation 42 'getelementptr' 'coef_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (1.15ns)   --->   "%coef_load = load i16* %coef_addr, align 2" [fir.cpp:15]   --->   Operation 43 'load' 'coef_load' <Predicate = (!icmp_ln14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %fir_0 to i32" [fir.cpp:17]   --->   Operation 44 'zext' 'zext_ln17' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %j_0 to i64" [fir.cpp:17]   --->   Operation 45 'zext' 'zext_ln17_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr [200 x i32]* %data_out, i64 0, i64 %zext_ln17_1" [fir.cpp:17]   --->   Operation 46 'getelementptr' 'data_out_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.15ns)   --->   "store i32 %zext_ln17, i32* %data_out_addr_1, align 4" [fir.cpp:17]   --->   Operation 47 'store' <Predicate = (icmp_ln14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader1" [fir.cpp:12]   --->   Operation 48 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 49 [1/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [fir.cpp:15]   --->   Operation 49 'load' 'data_in_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 50 [1/2] (1.15ns)   --->   "%coef_load = load i16* %coef_addr, align 2" [fir.cpp:15]   --->   Operation 50 'load' 'coef_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 51 [1/1] (0.49ns) (grouped into DSP with root node fir_1)   --->   "%mul_ln15 = mul i16 %data_in_load, %coef_load" [fir.cpp:15]   --->   Operation 51 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (2.03ns) (root node of the DSP)   --->   "%fir_1 = add i16 %mul_ln15, %fir_0" [fir.cpp:15]   --->   Operation 52 'add' 'fir_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader" [fir.cpp:14]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 54 [1/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [fir.cpp:26]   --->   Operation 54 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "ret i32 %v" [fir.cpp:31]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
data_out_addr     (getelementptr    ) [ 0011111]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln10           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln10         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln10           (br               ) [ 0000000]
br_ln12           (br               ) [ 0011110]
j_0               (phi              ) [ 0001110]
zext_ln12         (zext             ) [ 0000110]
icmp_ln12         (icmp             ) [ 0011110]
empty_2           (speclooptripcount) [ 0000000]
j                 (add              ) [ 0011110]
br_ln12           (br               ) [ 0000000]
br_ln14           (br               ) [ 0011110]
br_ln0            (br               ) [ 0111110]
fir_0             (phi              ) [ 0000110]
k_0               (phi              ) [ 0000100]
zext_ln14         (zext             ) [ 0000000]
icmp_ln14         (icmp             ) [ 0011110]
empty_3           (speclooptripcount) [ 0000000]
k                 (add              ) [ 0011110]
br_ln14           (br               ) [ 0000000]
add_ln15          (add              ) [ 0000000]
zext_ln15         (zext             ) [ 0000000]
data_in_addr      (getelementptr    ) [ 0000010]
sub_ln15          (sub              ) [ 0000000]
zext_ln15_1       (zext             ) [ 0000000]
coef_addr         (getelementptr    ) [ 0000010]
zext_ln17         (zext             ) [ 0000000]
zext_ln17_1       (zext             ) [ 0000000]
data_out_addr_1   (getelementptr    ) [ 0000000]
store_ln17        (store            ) [ 0000000]
br_ln12           (br               ) [ 0011110]
data_in_load      (load             ) [ 0000000]
coef_load         (load             ) [ 0000000]
mul_ln15          (mul              ) [ 0000000]
fir_1             (add              ) [ 0011110]
br_ln14           (br               ) [ 0011110]
v                 (load             ) [ 0000000]
ret_ln31          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coef">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="data_out_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln17/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="data_in_addr_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="16" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="8" slack="0"/>
<pin id="47" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/4 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="coef_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coef_load/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="data_out_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="7" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_1/4 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i_0_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="1"/>
<pin id="79" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_0_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="j_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="fir_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fir_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="fir_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fir_0/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="k_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="1"/>
<pin id="114" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="k_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln10_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln12_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln12_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln14_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln14_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="k_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln15_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln15_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sub_ln15_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln15_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln17_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln17_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/4 "/>
</bind>
</comp>

<comp id="198" class="1007" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="1"/>
<pin id="202" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15/5 fir_1/5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="data_out_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="zext_ln12_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="227" class="1005" name="j_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="235" class="1005" name="k_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="240" class="1005" name="data_in_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="coef_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="1"/>
<pin id="247" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="coef_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="fir_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fir_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="43" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="81" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="81" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="92" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="92" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="92" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="116" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="116" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="116" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="151" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="116" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="191"><net_src comp="104" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="196"><net_src comp="88" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="203"><net_src comp="50" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="63" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="100" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="30" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="217"><net_src comp="129" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="222"><net_src comp="135" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="230"><net_src comp="145" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="238"><net_src comp="161" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="243"><net_src comp="43" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="248"><net_src comp="56" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="253"><net_src comp="198" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {4 }
 - Input state : 
	Port: fir : coef | {4 5 }
	Port: fir : data_in | {4 5 }
	Port: fir : data_out | {2 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
	State 3
		zext_ln12 : 1
		icmp_ln12 : 1
		j : 1
		br_ln12 : 2
	State 4
		zext_ln14 : 1
		icmp_ln14 : 1
		k : 1
		br_ln14 : 2
		add_ln15 : 2
		zext_ln15 : 3
		data_in_addr : 4
		data_in_load : 5
		sub_ln15 : 1
		zext_ln15_1 : 2
		coef_addr : 3
		coef_load : 4
		zext_ln17 : 1
		data_out_addr_1 : 1
		store_ln17 : 2
	State 5
		mul_ln15 : 1
		fir_1 : 2
	State 6
		ret_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln10_fu_123  |    0    |    0    |    11   |
|   icmp   |  icmp_ln12_fu_139  |    0    |    0    |    11   |
|          |  icmp_ln14_fu_155  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_129      |    0    |    0    |    7    |
|    add   |      j_fu_145      |    0    |    0    |    7    |
|          |      k_fu_161      |    0    |    0    |    7    |
|          |   add_ln15_fu_167  |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln15_fu_177  |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_198     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln12_fu_135  |    0    |    0    |    0    |
|          |  zext_ln14_fu_151  |    0    |    0    |    0    |
|   zext   |  zext_ln15_fu_172  |    0    |    0    |    0    |
|          | zext_ln15_1_fu_183 |    0    |    0    |    0    |
|          |  zext_ln17_fu_188  |    0    |    0    |    0    |
|          | zext_ln17_1_fu_193 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |    68   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  coef_addr_reg_245  |    7   |
| data_in_addr_reg_240|    8   |
|data_out_addr_reg_206|    8   |
|    fir_0_reg_100    |   16   |
|    fir_1_reg_250    |   16   |
|      i_0_reg_77     |    7   |
|      i_reg_214      |    7   |
|      j_0_reg_88     |    7   |
|      j_reg_227      |    7   |
|     k_0_reg_112     |    7   |
|      k_reg_235      |    7   |
|  zext_ln12_reg_219  |    8   |
+---------------------+--------+
|        Total        |   105  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_38 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_50 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_63 |  p0  |   2  |   7  |   14   ||    9    |
|    j_0_reg_88    |  p0  |   2  |   7  |   14   ||    9    |
|   fir_0_reg_100  |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   92   ||  3.015  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   68   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   105  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   105  |   113  |
+-----------+--------+--------+--------+--------+
