#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 11 14:43:24 2024
# Process ID: 3188
# Current directory: C:/Users/230332/Documents/project_test/project_test.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/230332/Documents/project_test/project_test.runs/synth_1/top_level.vds
# Journal file: C:/Users/230332/Documents/project_test/project_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:44]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'CE2' of component 'clock_enable_2ms' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:106]
	Parameter PERIOD bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/clock_enable.vhd:36' bound to instance 'CE1' of component 'clock_enable' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:112]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/clock_enable.vhd:43]
	Parameter PERIOD bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/clock_enable.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'simple_counter' declared at 'C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/simple_counter.vhd:35' bound to instance 'SC4' of component 'simple_counter' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:118]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/simple_counter.vhd:44]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (2#1) [C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/simple_counter.vhd:44]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/debounce.vhd:36' bound to instance 'DB' of component 'debounce' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:126]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/debounce.vhd:47]
	Parameter PERIOD bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/debounce.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/230332/Documents/fsm/fsm.srcs/sources_1/new/debounce.vhd:47]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/bin2seg.vhd:34' bound to instance 'LE' of component 'bin2seg' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:136]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/bin2seg.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/bin2seg.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (4#1) [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/bin2seg.vhd:41]
INFO: [Synth 8-3491] module 'pausePlay' declared at 'C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/pausePlay.vhd:34' bound to instance 'PP' of component 'pausePlay' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pausePlay' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/pausePlay.vhd:39]
WARNING: [Synth 8-614] signal 'sig_enable' is read in the process but is not in the sensitivity list [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/pausePlay.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pausePlay' (5#1) [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/pausePlay.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top_level' (6#1) [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/top_level.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/230332/Documents/project_test/project_test.srcs/constrs_1/new/nexys.xdc]
Finished Parsing XDC File [C:/Users/230332/Documents/project_test/project_test.srcs/constrs_1/new/nexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/230332/Documents/project_test/project_test.srcs/constrs_1/new/nexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                               00 |                               00
             pre_pressed |                               01 |                               01
                 pressed |                               10 |                               10
            pre_released |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'sig_enable_reg' [C:/Users/230332/Documents/project_test/project_test.srcs/sources_1/new/pausePlay.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  18 Input   16 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clock_enable_2ms |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clock_enable_2ms_bbox |     1|
|2     |BUFG                  |     1|
|3     |LUT1                  |     1|
|4     |LUT2                  |     3|
|5     |LUT3                  |     2|
|6     |LUT4                  |     3|
|7     |LUT5                  |     4|
|8     |LUT6                  |     8|
|9     |FDRE                  |     4|
|10    |IBUF                  |     3|
|11    |OBUF                  |    16|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.113 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.113 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1013.023 ; gain = 11.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/230332/Documents/project_test/project_test.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 14:43:54 2024...
