---
Theme: Datapath Components and Organization
Date created: 2026-01-28 12:00
tags: [ArchitectureLayer, Microarchitecture, Datapath]
---

## ğŸ“š Idea/Concept

The datapath is the hardware that performs all the data processing operations in a processor, consisting of functional units, registers, buses, and multiplexers interconnected to execute instructions.

### Datapath Overview

Major components:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         DATAPATH                                 â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ PC â”‚â”€â”€â”€â–¶â”‚  Instr â”‚â”€â”€â”€â–¶â”‚Registerâ”‚â”€â”€â”€â–¶â”‚ ALU â”‚â”€â”€â”€â–¶â”‚  Data  â”‚  â”‚
â”‚  â”‚    â”‚    â”‚  Mem   â”‚    â”‚  File  â”‚    â”‚     â”‚    â”‚  Mem   â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚     â”‚                         â”‚            â”‚           â”‚       â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                        Interconnect (Buses, MUXes)             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Program Counter (PC)

Function:
- Holds address of current/next instruction
- Updated each cycle (PC + 4 for sequential)
- Modified by branches and jumps

Implementation:
```
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚    PC     â”‚
      â”‚  Register â”‚
      â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
            â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”
     â”‚    MUX      â”‚â—€â”€â”€ Branch target
     â”‚  (PC src)   â”‚â—€â”€â”€ Jump target
     â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜â—€â”€â”€ PC + 4
            â”‚
            â–¼
       Next PC
```

### Instruction Memory

Function:
- Stores program instructions
- Addressed by PC
- Read-only during execution

Interface:
- Input: Address (PC)
- Output: 32-bit instruction

### Register File

Function:
- Fast storage for operands
- Multiple read ports (typically 2)
- One write port
- Addressed by register numbers

Structure:
```
        Read Reg 1 â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        Read Reg 2 â”€â”€â–¶â”‚              â”‚â”€â”€â–¶ Read Data 1
        Write Reg â”€â”€â”€â–¶â”‚  32 Ã— 32-bit â”‚â”€â”€â–¶ Read Data 2
        Write Data â”€â”€â–¶â”‚   Registers  â”‚
        RegWrite â”€â”€â”€â”€â–¶â”‚              â”‚
                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

Implementation:
- Decoders for register selection
- Tri-state buffers or MUXes for read
- Write enable gating

### Arithmetic Logic Unit (ALU)

Function:
- Performs arithmetic (add, sub)
- Performs logical operations (and, or, xor)
- Generates status flags

Interface:
```
     A â”€â”€â”€â”€â”€â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
               â”‚   ALU   â”‚â”€â”€â”€â–¶ Result
     B â”€â”€â”€â”€â”€â”€â”€â–¶â”‚         â”‚â”€â”€â”€â–¶ Zero (flag)
               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â–²
                    â”‚
               ALU Control
```

### Data Memory

Function:
- Stores program data
- Read (load) and write (store)
- Addressed by ALU result

Interface:
```
     Address â”€â”€â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     Write Data â”€â–¶â”‚     Data     â”‚â”€â”€â–¶ Read Data
     MemRead â”€â”€â”€â”€â–¶â”‚    Memory    â”‚
     MemWrite â”€â”€â”€â–¶â”‚              â”‚
                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Multiplexers (MUX)

Function:
- Select between multiple inputs
- Controlled by control signals
- Critical for datapath flexibility

Common MUXes in MIPS:
| MUX | Selects Between | Control Signal |
|-----|-----------------|----------------|
| ALUSrc | Register / Immediate | ALUSrc |
| RegDst | rt / rd | RegDst |
| MemtoReg | ALU result / Memory data | MemtoReg |
| PCSrc | PC+4 / Branch target | PCSrc |

### Sign Extension Unit

Function:
- Extend 16-bit immediate to 32-bit
- Preserves sign for signed values

```
     16-bit â”€â”€â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”€â”€â”€â–¶ 32-bit
     immediate   â”‚Sign Extend  â”‚
                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 
     0x8000 â†’ 0xFFFF8000 (negative)
     0x0001 â†’ 0x00000001 (positive)
```

### Adders

Dedicated adders for:
- PC + 4 (next sequential instruction)
- Branch target calculation (PC + 4 + offsetÃ—4)

```
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   PC â”€â”€â–¶â”‚    +    â”‚â”€â”€â–¶ PC + 4
    4 â”€â”€â–¶â”‚         â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Shift Units

Types:
- Shift left 2 (branch offset)
- General shifter (in ALU or separate)

```
     offset â”€â”€â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”€â”€â”€â–¶ offset Ã— 4
                 â”‚ Shift Left 2 â”‚
                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Complete MIPS Datapath

```
                                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”
                              â”Œâ”€â”€â”€â”€â–¶â”‚ +4    â”‚â”€â”€â”€â”
                              â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”´â”€â”€â”              â”‚
        â”‚  PC  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚  MUX  â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
        â””â”€â”€â”¬â”€â”€â”€â”˜         â””â”€â”€â”€â”¬â”€â”€â”€â”˜              â”‚
           â”‚                 â”‚                  â”‚
           â–¼                 â”‚                  â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚                  â”‚
     â”‚  Instr   â”‚           â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
     â”‚  Memory  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â–¶â”‚Shift L 2â”‚â”€â”€â”¤
     â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜           â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
          â”‚                 â”‚          â–²       â”‚
          â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚       â”‚
          â”‚    â”‚                       â”‚       â”‚
          â–¼    â–¼                       â”‚       â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”   â”‚
     â”‚  Register   â”‚â”€â”€â”€â–¶â”‚       ALU        â”‚â”€â”€â”€â”¤
     â”‚    File     â”‚â—€â”€â”€â”€â”‚                  â”‚   â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
          â–²                      â”‚             â”‚
          â”‚                      â–¼             â”‚
          â”‚                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚   Data   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚  Memory  â”‚
                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Datapath Timing

Single-cycle timing:
- All operations complete in one clock period
- Clock period â‰¥ longest path delay

Critical paths:
1. Load: PC â†’ I-Mem â†’ Regs â†’ ALU â†’ D-Mem â†’ Regs
2. R-type: PC â†’ I-Mem â†’ Regs â†’ ALU â†’ Regs

### Bus Architecture

Single bus:
- One shared path
- Sequential transfers
- Simple but slow

Multiple buses:
- Parallel transfers
- Higher performance
- More hardware

### Datapath Width

Affects:
- Register size
- ALU width
- Bus width
- Memory interface

Common widths: 32-bit, 64-bit

## ğŸ“Œ Key Points (Optional)
- Datapath design determines what operations the processor can perform.
- Control signals configure the datapath for each instruction type.

## ğŸ–¼ï¸ Recommended Image
- Complete single-cycle MIPS datapath with all components labeled.

## ğŸ”— Connections
- [[045-ALU Architecture Operations Flags and Control Signals]]
- [[048-Control Unit Architecture]]
- [[065-Pipeline MIPS Five Stage Design]]
- [[051-Single Cycle vs Multi Cycle vs Pipelined Processor]]
- [[046-Register File Organization]]