{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 02:25:01 2021 " "Info: Processing started: Fri Apr 09 02:25:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FSM -c FSM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FSM -c FSM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } } { "z:/file/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/file/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register str_out\[0\]~reg0 str_out\[1\]~reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"str_out\[0\]~reg0\" and destination register \"str_out\[1\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns + Longest register register " "Info: + Longest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns str_out\[0\]~reg0 1 REG LCFF_X9_Y7_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N19; Fanout = 2; REG Node = 'str_out\[0\]~reg0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { str_out[0]~reg0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.309 ns) 0.528 ns str_out\[1\]~reg0 2 REG LCFF_X9_Y7_N23 2 " "Info: 2: + IC(0.219 ns) + CELL(0.309 ns) = 0.528 ns; Loc. = LCFF_X9_Y7_N23; Fanout = 2; REG Node = 'str_out\[1\]~reg0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { str_out[0]~reg0 str_out[1]~reg0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 58.52 % ) " "Info: Total cell delay = 0.309 ns ( 58.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.219 ns ( 41.48 % ) " "Info: Total interconnect delay = 0.219 ns ( 41.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { str_out[0]~reg0 str_out[1]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { str_out[0]~reg0 {} str_out[1]~reg0 {} } { 0.000ns 0.219ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns str_out\[1\]~reg0 3 REG LCFF_X9_Y7_N23 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X9_Y7_N23; Fanout = 2; REG Node = 'str_out\[1\]~reg0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl str_out[1]~reg0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[1]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns str_out\[0\]~reg0 3 REG LCFF_X9_Y7_N19 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X9_Y7_N19; Fanout = 2; REG Node = 'str_out\[0\]~reg0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl str_out[0]~reg0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[0]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[1]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[0]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { str_out[0]~reg0 str_out[1]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { str_out[0]~reg0 {} str_out[1]~reg0 {} } { 0.000ns 0.219ns } { 0.000ns 0.309ns } "" } } { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[1]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[0]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { str_out[1]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { str_out[1]~reg0 {} } {  } {  } "" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "current_state.state2 str_in clk 3.020 ns register " "Info: tsu for register \"current_state.state2\" (data pin = \"str_in\", clock pin = \"clk\") is 3.020 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.406 ns + Longest pin register " "Info: + Longest pin to register delay is 5.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns str_in 1 PIN PIN_U13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 5; PIN Node = 'str_in'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { str_in } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.152 ns) + CELL(0.272 ns) 5.251 ns Selector2~0 2 COMB LCCOMB_X9_Y7_N16 1 " "Info: 2: + IC(4.152 ns) + CELL(0.272 ns) = 5.251 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { str_in Selector2~0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.406 ns current_state.state2 3 REG LCFF_X9_Y7_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.406 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'current_state.state2'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector2~0 current_state.state2 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 23.20 % ) " "Info: Total cell delay = 1.254 ns ( 23.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.152 ns ( 76.80 % ) " "Info: Total interconnect delay = 4.152 ns ( 76.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { str_in Selector2~0 current_state.state2 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { str_in {} str_in~combout {} Selector2~0 {} current_state.state2 {} } { 0.000ns 0.000ns 4.152ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns current_state.state2 3 REG LCFF_X9_Y7_N17 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'current_state.state2'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl current_state.state2 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl current_state.state2 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.state2 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { str_in Selector2~0 current_state.state2 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { str_in {} str_in~combout {} Selector2~0 {} current_state.state2 {} } { 0.000ns 0.000ns 4.152ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } } { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl current_state.state2 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.state2 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk str_out\[0\] str_out\[0\]~reg0 6.936 ns register " "Info: tco from clock \"clk\" to destination pin \"str_out\[0\]\" through register \"str_out\[0\]~reg0\" is 6.936 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns str_out\[0\]~reg0 3 REG LCFF_X9_Y7_N19 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X9_Y7_N19; Fanout = 2; REG Node = 'str_out\[0\]~reg0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl str_out[0]~reg0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[0]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.366 ns + Longest register pin " "Info: + Longest register to pin delay is 4.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns str_out\[0\]~reg0 1 REG LCFF_X9_Y7_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N19; Fanout = 2; REG Node = 'str_out\[0\]~reg0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { str_out[0]~reg0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(2.144 ns) 4.366 ns str_out\[0\] 2 PIN PIN_P3 0 " "Info: 2: + IC(2.222 ns) + CELL(2.144 ns) = 4.366 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'str_out\[0\]'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { str_out[0]~reg0 str_out[0] } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 49.11 % ) " "Info: Total cell delay = 2.144 ns ( 49.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 50.89 % ) " "Info: Total interconnect delay = 2.222 ns ( 50.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { str_out[0]~reg0 str_out[0] } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.366 ns" { str_out[0]~reg0 {} str_out[0] {} } { 0.000ns 2.222ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl str_out[0]~reg0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} str_out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { str_out[0]~reg0 str_out[0] } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.366 ns" { str_out[0]~reg0 {} str_out[0] {} } { 0.000ns 2.222ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "str_in match 8.134 ns Longest " "Info: Longest tpd from source pin \"str_in\" to destination pin \"match\" is 8.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns str_in 1 PIN PIN_U13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 5; PIN Node = 'str_in'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { str_in } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.114 ns) + CELL(0.154 ns) 5.095 ns match~0 2 COMB LCCOMB_X9_Y7_N20 1 " "Info: 2: + IC(4.114 ns) + CELL(0.154 ns) = 5.095 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 1; COMB Node = 'match~0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { str_in match~0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(1.962 ns) 8.134 ns match 3 PIN PIN_Y14 0 " "Info: 3: + IC(1.077 ns) + CELL(1.962 ns) = 8.134 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'match'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { match~0 match } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.943 ns ( 36.18 % ) " "Info: Total cell delay = 2.943 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.191 ns ( 63.82 % ) " "Info: Total interconnect delay = 5.191 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.134 ns" { str_in match~0 match } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.134 ns" { str_in {} str_in~combout {} match~0 {} match {} } { 0.000ns 0.000ns 4.114ns 1.077ns } { 0.000ns 0.827ns 0.154ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "current_state.state0 str_in clk -2.619 ns register " "Info: th for register \"current_state.state0\" (data pin = \"str_in\", clock pin = \"clk\") is -2.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns current_state.state0 3 REG LCFF_X9_Y7_N13 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X9_Y7_N13; Fanout = 1; REG Node = 'current_state.state0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl current_state.state0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl current_state.state0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.state0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.244 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns str_in 1 PIN PIN_U13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 5; PIN Node = 'str_in'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { str_in } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.108 ns) + CELL(0.154 ns) 5.089 ns Selector0~0 2 COMB LCCOMB_X9_Y7_N12 1 " "Info: 2: + IC(4.108 ns) + CELL(0.154 ns) = 5.089 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { str_in Selector0~0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.244 ns current_state.state0 3 REG LCFF_X9_Y7_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.244 ns; Loc. = LCFF_X9_Y7_N13; Fanout = 1; REG Node = 'current_state.state0'" {  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~0 current_state.state0 } "NODE_NAME" } } { "FSM.v" "" { Text "Z:/project/loic/FSM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 21.66 % ) " "Info: Total cell delay = 1.136 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 78.34 % ) " "Info: Total interconnect delay = 4.108 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { str_in Selector0~0 current_state.state0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { str_in {} str_in~combout {} Selector0~0 {} current_state.state0 {} } { 0.000ns 0.000ns 4.108ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl current_state.state0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.state0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/file/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { str_in Selector0~0 current_state.state0 } "NODE_NAME" } } { "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/file/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { str_in {} str_in~combout {} Selector0~0 {} current_state.state0 {} } { 0.000ns 0.000ns 4.108ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 02:25:02 2021 " "Info: Processing ended: Fri Apr 09 02:25:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
