{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535746212210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535746212217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 31 16:10:12 2018 " "Processing started: Fri Aug 31 16:10:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535746212217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746212217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746212217 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746212555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535746212600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535746212600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P " "Found design unit 1: P" {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225109 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mult-ml " "Found design unit 2: mult-ml" {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225109 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wise_mult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wise_mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wise_mult-wise " "Found design unit 1: wise_mult-wise" {  } { { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225111 ""} { "Info" "ISGN_ENTITY_NAME" "1 wise_mult " "Found entity 1: wise_mult" {  } { { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "th_checker.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file th_checker.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 th_checker-th_chck " "Found design unit 1: th_checker-th_chck" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225113 ""} { "Info" "ISGN_ENTITY_NAME" "1 th_checker " "Found entity 1: th_checker" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file noise_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noise_adder-nse_add " "Found design unit 1: noise_adder-nse_add" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225114 ""} { "Info" "ISGN_ENTITY_NAME" "1 noise_adder " "Found entity 1: noise_adder" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_4-layer_4 " "Found design unit 1: layer_sum_4-layer_4" {  } { { "layer_sum_4.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_4.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225117 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_4 " "Found entity 1: layer_sum_4" {  } { { "layer_sum_4.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_3-layer_3 " "Found design unit 1: layer_sum_3-layer_3" {  } { { "layer_sum_3.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_3.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225119 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_3 " "Found entity 1: layer_sum_3" {  } { { "layer_sum_3.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_3.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_2-layer_2 " "Found design unit 1: layer_sum_2-layer_2" {  } { { "layer_sum_2.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_2.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225120 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_2 " "Found entity 1: layer_sum_2" {  } { { "layer_sum_2.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_1-layer_1 " "Found design unit 1: layer_sum_1-layer_1" {  } { { "layer_sum_1.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225122 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_1 " "Found entity 1: layer_sum_1" {  } { { "layer_sum_1.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_mult_par.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dot_mult_par.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dot_mult_par-parallel " "Found design unit 1: dot_mult_par-parallel" {  } { { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225122 ""} { "Info" "ISGN_ENTITY_NAME" "1 dot_mult_par " "Found entity 1: dot_mult_par" {  } { { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tst " "Found design unit 1: test-tst" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225122 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746225122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test " "Elaborating entity \"Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535746225169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:m " "Elaborating entity \"mult\" for hierarchy \"mult:m\"" {  } { { "Test.vhdl" "m" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225173 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "blip_m mult.vhdl(27) " "VHDL Signal Declaration warning at mult.vhdl(27): used implicit default value for signal \"blip_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535746225177 "|Test|mult:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_mult_par mult:m\|dot_mult_par:d0 " "Elaborating entity \"dot_mult_par\" for hierarchy \"mult:m\|dot_mult_par:d0\"" {  } { { "mult.vhdl" "d0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wise_mult mult:m\|dot_mult_par:d0\|wise_mult:w_mult " "Elaborating entity \"wise_mult\" for hierarchy \"mult:m\|dot_mult_par:d0\|wise_mult:w_mult\"" {  } { { "dot_mult_par.vhdl" "w_mult" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_1 mult:m\|dot_mult_par:d0\|layer_sum_1:ls_1 " "Elaborating entity \"layer_sum_1\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_1:ls_1\"" {  } { { "dot_mult_par.vhdl" "ls_1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_2 mult:m\|dot_mult_par:d0\|layer_sum_2:ls_2 " "Elaborating entity \"layer_sum_2\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_2:ls_2\"" {  } { { "dot_mult_par.vhdl" "ls_2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_3 mult:m\|dot_mult_par:d0\|layer_sum_3:ls_3 " "Elaborating entity \"layer_sum_3\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_3:ls_3\"" {  } { { "dot_mult_par.vhdl" "ls_3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_4 mult:m\|dot_mult_par:d0\|layer_sum_4:ls_4 " "Elaborating entity \"layer_sum_4\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_4:ls_4\"" {  } { { "dot_mult_par.vhdl" "ls_4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_adder noise_adder:ns_add " "Elaborating entity \"noise_adder\" for hierarchy \"noise_adder:ns_add\"" {  } { { "Test.vhdl" "ns_add" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225199 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(24) " "VHDL Process Statement warning at noise_adder.vhdl(24): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(24) " "VHDL Process Statement warning at noise_adder.vhdl(24): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iter noise_adder.vhdl(21) " "VHDL Process Statement warning at noise_adder.vhdl(21): inferring latch(es) for signal or variable \"iter\", which holds its previous value in one or more paths through the process" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blip_n noise_adder.vhdl(21) " "VHDL Process Statement warning at noise_adder.vhdl(21): inferring latch(es) for signal or variable \"blip_n\", which holds its previous value in one or more paths through the process" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(35) " "VHDL Process Statement warning at noise_adder.vhdl(35): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(35) " "VHDL Process Statement warning at noise_adder.vhdl(35): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(44) " "VHDL Process Statement warning at noise_adder.vhdl(44): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(44) " "VHDL Process Statement warning at noise_adder.vhdl(44): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(53) " "VHDL Process Statement warning at noise_adder.vhdl(53): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(53) " "VHDL Process Statement warning at noise_adder.vhdl(53): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(62) " "VHDL Process Statement warning at noise_adder.vhdl(62): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(62) " "VHDL Process Statement warning at noise_adder.vhdl(62): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(71) " "VHDL Process Statement warning at noise_adder.vhdl(71): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(71) " "VHDL Process Statement warning at noise_adder.vhdl(71): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(80) " "VHDL Process Statement warning at noise_adder.vhdl(80): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(80) " "VHDL Process Statement warning at noise_adder.vhdl(80): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(89) " "VHDL Process Statement warning at noise_adder.vhdl(89): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(89) " "VHDL Process Statement warning at noise_adder.vhdl(89): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225203 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(98) " "VHDL Process Statement warning at noise_adder.vhdl(98): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225204 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(98) " "VHDL Process Statement warning at noise_adder.vhdl(98): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225204 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(107) " "VHDL Process Statement warning at noise_adder.vhdl(107): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225204 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(107) " "VHDL Process Statement warning at noise_adder.vhdl(107): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225204 "|Test|noise_adder:ns_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blip_n noise_adder.vhdl(21) " "Inferred latch for \"blip_n\" at noise_adder.vhdl(21)" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225204 "|Test|noise_adder:ns_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iter noise_adder.vhdl(23) " "Inferred latch for \"iter\" at noise_adder.vhdl(23)" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225204 "|Test|noise_adder:ns_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "th_checker th_checker:th_chck " "Elaborating entity \"th_checker\" for hierarchy \"th_checker:th_chck\"" {  } { { "Test.vhdl" "th_chck" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746225205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(22) " "VHDL Process Statement warning at th_checker.vhdl(22): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225206 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(22) " "VHDL Process Statement warning at th_checker.vhdl(22): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225206 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(19) " "VHDL Process Statement warning at th_checker.vhdl(19): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225207 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iter th_checker.vhdl(19) " "VHDL Process Statement warning at th_checker.vhdl(19): inferring latch(es) for signal or variable \"iter\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225207 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blip_t th_checker.vhdl(19) " "VHDL Process Statement warning at th_checker.vhdl(19): inferring latch(es) for signal or variable \"blip_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225207 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(35) " "VHDL Process Statement warning at th_checker.vhdl(35): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225207 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(35) " "VHDL Process Statement warning at th_checker.vhdl(35): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225207 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(32) " "VHDL Process Statement warning at th_checker.vhdl(32): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225207 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(46) " "VHDL Process Statement warning at th_checker.vhdl(46): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225207 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(46) " "VHDL Process Statement warning at th_checker.vhdl(46): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(43) " "VHDL Process Statement warning at th_checker.vhdl(43): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(57) " "VHDL Process Statement warning at th_checker.vhdl(57): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(57) " "VHDL Process Statement warning at th_checker.vhdl(57): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(54) " "VHDL Process Statement warning at th_checker.vhdl(54): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(68) " "VHDL Process Statement warning at th_checker.vhdl(68): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(68) " "VHDL Process Statement warning at th_checker.vhdl(68): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(65) " "VHDL Process Statement warning at th_checker.vhdl(65): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(79) " "VHDL Process Statement warning at th_checker.vhdl(79): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225208 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(79) " "VHDL Process Statement warning at th_checker.vhdl(79): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225209 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(76) " "VHDL Process Statement warning at th_checker.vhdl(76): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(90) " "VHDL Process Statement warning at th_checker.vhdl(90): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(90) " "VHDL Process Statement warning at th_checker.vhdl(90): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(87) " "VHDL Process Statement warning at th_checker.vhdl(87): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(101) " "VHDL Process Statement warning at th_checker.vhdl(101): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(101) " "VHDL Process Statement warning at th_checker.vhdl(101): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(98) " "VHDL Process Statement warning at th_checker.vhdl(98): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(112) " "VHDL Process Statement warning at th_checker.vhdl(112): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(112) " "VHDL Process Statement warning at th_checker.vhdl(112): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225210 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(109) " "VHDL Process Statement warning at th_checker.vhdl(109): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225211 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(123) " "VHDL Process Statement warning at th_checker.vhdl(123): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225211 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(123) " "VHDL Process Statement warning at th_checker.vhdl(123): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746225211 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(120) " "VHDL Process Statement warning at th_checker.vhdl(120): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746225211 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[9\]\[0\] th_checker.vhdl(120) " "Inferred latch for \"inter_out_t\[9\]\[0\]\" at th_checker.vhdl(120)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[9\]\[1\] th_checker.vhdl(120) " "Inferred latch for \"inter_out_t\[9\]\[1\]\" at th_checker.vhdl(120)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[8\]\[0\] th_checker.vhdl(109) " "Inferred latch for \"inter_out_t\[8\]\[0\]\" at th_checker.vhdl(109)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[8\]\[1\] th_checker.vhdl(109) " "Inferred latch for \"inter_out_t\[8\]\[1\]\" at th_checker.vhdl(109)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[7\]\[0\] th_checker.vhdl(98) " "Inferred latch for \"inter_out_t\[7\]\[0\]\" at th_checker.vhdl(98)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[7\]\[1\] th_checker.vhdl(98) " "Inferred latch for \"inter_out_t\[7\]\[1\]\" at th_checker.vhdl(98)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[6\]\[0\] th_checker.vhdl(87) " "Inferred latch for \"inter_out_t\[6\]\[0\]\" at th_checker.vhdl(87)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[6\]\[1\] th_checker.vhdl(87) " "Inferred latch for \"inter_out_t\[6\]\[1\]\" at th_checker.vhdl(87)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[5\]\[0\] th_checker.vhdl(76) " "Inferred latch for \"inter_out_t\[5\]\[0\]\" at th_checker.vhdl(76)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[5\]\[1\] th_checker.vhdl(76) " "Inferred latch for \"inter_out_t\[5\]\[1\]\" at th_checker.vhdl(76)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[4\]\[0\] th_checker.vhdl(65) " "Inferred latch for \"inter_out_t\[4\]\[0\]\" at th_checker.vhdl(65)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[4\]\[1\] th_checker.vhdl(65) " "Inferred latch for \"inter_out_t\[4\]\[1\]\" at th_checker.vhdl(65)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[3\]\[0\] th_checker.vhdl(54) " "Inferred latch for \"inter_out_t\[3\]\[0\]\" at th_checker.vhdl(54)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[3\]\[1\] th_checker.vhdl(54) " "Inferred latch for \"inter_out_t\[3\]\[1\]\" at th_checker.vhdl(54)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[2\]\[0\] th_checker.vhdl(43) " "Inferred latch for \"inter_out_t\[2\]\[0\]\" at th_checker.vhdl(43)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[2\]\[1\] th_checker.vhdl(43) " "Inferred latch for \"inter_out_t\[2\]\[1\]\" at th_checker.vhdl(43)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[1\]\[0\] th_checker.vhdl(32) " "Inferred latch for \"inter_out_t\[1\]\[0\]\" at th_checker.vhdl(32)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[1\]\[1\] th_checker.vhdl(32) " "Inferred latch for \"inter_out_t\[1\]\[1\]\" at th_checker.vhdl(32)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225212 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blip_t th_checker.vhdl(19) " "Inferred latch for \"blip_t\" at th_checker.vhdl(19)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225213 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[0\]\[0\] th_checker.vhdl(19) " "Inferred latch for \"inter_out_t\[0\]\[0\]\" at th_checker.vhdl(19)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225213 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out_t\[0\]\[1\] th_checker.vhdl(19) " "Inferred latch for \"inter_out_t\[0\]\[1\]\" at th_checker.vhdl(19)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225213 "|Test|th_checker:th_chck"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iter th_checker.vhdl(21) " "Inferred latch for \"iter\" at th_checker.vhdl(21)" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746225213 "|Test|th_checker:th_chck"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "noise_adder:ns_add\|iter " "LATCH primitive \"noise_adder:ns_add\|iter\" is permanently disabled" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[8\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[8\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[7\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[7\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[6\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[6\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 87 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[5\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[5\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[4\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[4\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[3\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[3\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[2\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[2\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[1\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[1\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "th_checker:th_chck\|inter_out_t\[9\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[9\]\[0\]\" is permanently enabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "th_checker:th_chck\|inter_out_t\[0\]\[0\] " "LATCH primitive \"th_checker:th_chck\|inter_out_t\[0\]\[0\]\" is permanently disabled" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1535746225926 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "90 " "Inferred 90 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult9\"" {  } { { "wise_mult.vhdl" "Mult9" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult8\"" {  } { { "wise_mult.vhdl" "Mult8" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult7\"" {  } { { "wise_mult.vhdl" "Mult7" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult6\"" {  } { { "wise_mult.vhdl" "Mult6" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult5\"" {  } { { "wise_mult.vhdl" "Mult5" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult4\"" {  } { { "wise_mult.vhdl" "Mult4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult3\"" {  } { { "wise_mult.vhdl" "Mult3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult2\"" {  } { { "wise_mult.vhdl" "Mult2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult1\"" {  } { { "wise_mult.vhdl" "Mult1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|Mult0\"" {  } { { "wise_mult.vhdl" "Mult0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226077 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1535746226077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult9\"" {  } { { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746226141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult9 " "Instantiated megafunction \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535746226143 ""}  } { { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535746226143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746226185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746226185 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 15 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult1\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 16 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult1|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult2\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 17 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult2|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult3\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 18 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult3|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult4\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 19 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult4|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult5\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 20 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult6\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 21 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult6|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult7\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 22 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult7|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d1\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 46 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d1|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d2\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 50 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d2|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d3\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 54 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d3|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d4\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 58 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d4|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d5\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 62 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d5|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d6\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 66 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d6|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d7\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 70 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d7|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d8\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 74 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d8|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult8\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 23 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult8|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"mult:m\|dot_mult_par:d9\|wise_mult:w_mult\|lpm_mult:Mult9\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 24 -1 0 } } { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } } { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 78 0 0 } } { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746226811 "|test|mult:m|dot_mult_par:d9|wise_mult:w_mult|lpm_mult:Mult9|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1535746226811 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1535746226811 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1535746227305 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4320 " "Ignored 4320 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "360 " "Ignored 360 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1535746227398 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "3960 " "Ignored 3960 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1535746227398 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1535746227398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\]\[1\] GND " "Pin \"result\[9\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[9][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\]\[1\] GND " "Pin \"result\[8\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[8][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\]\[1\] GND " "Pin \"result\[7\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[6\]\[1\] GND " "Pin \"result\[6\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\]\[1\] GND " "Pin \"result\[5\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\]\[1\] GND " "Pin \"result\[4\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\]\[1\] GND " "Pin \"result\[3\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\]\[1\] GND " "Pin \"result\[2\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\]\[1\] GND " "Pin \"result\[1\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\]\[0\] GND " "Pin \"result\[0\]\[0\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\]\[1\] GND " "Pin \"result\[0\]\[1\]\" is stuck at GND" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535746228511 "|test|result[0][1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1535746228511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1535746228674 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746230316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1535746231066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1535746231066 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Analysis & Synthesis" 0 -1 1535746231067 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Analysis & Synthesis" 0 -1 1535746231075 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746231102 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1535746231103 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1535746231105 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1535746231105 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Analysis & Synthesis" 0 -1 1535746231105 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Analysis & Synthesis" 0 -1 1535746231105 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746231186 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535746231592 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746231596 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1535746231807 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746231811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535746232329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746232329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "46 " "Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[9\]\[0\] " "No output dependent on input pin \"R0\[9\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[9][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[9\]\[1\] " "No output dependent on input pin \"R0\[9\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[9][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[9\]\[2\] " "No output dependent on input pin \"R0\[9\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[9][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[9\]\[3\] " "No output dependent on input pin \"R0\[9\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[9][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[8\]\[0\] " "No output dependent on input pin \"R0\[8\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[8][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[8\]\[1\] " "No output dependent on input pin \"R0\[8\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[8][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[8\]\[2\] " "No output dependent on input pin \"R0\[8\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[8][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[8\]\[3\] " "No output dependent on input pin \"R0\[8\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[8][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[7\]\[0\] " "No output dependent on input pin \"R0\[7\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[7][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[7\]\[1\] " "No output dependent on input pin \"R0\[7\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[7][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[7\]\[2\] " "No output dependent on input pin \"R0\[7\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[7][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[7\]\[3\] " "No output dependent on input pin \"R0\[7\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[7][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[6\]\[0\] " "No output dependent on input pin \"R0\[6\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[6\]\[1\] " "No output dependent on input pin \"R0\[6\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[6\]\[2\] " "No output dependent on input pin \"R0\[6\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[6][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[6\]\[3\] " "No output dependent on input pin \"R0\[6\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[6][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[5\]\[0\] " "No output dependent on input pin \"R0\[5\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[5\]\[1\] " "No output dependent on input pin \"R0\[5\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[5\]\[2\] " "No output dependent on input pin \"R0\[5\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[5][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[5\]\[3\] " "No output dependent on input pin \"R0\[5\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[5][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[4\]\[0\] " "No output dependent on input pin \"R0\[4\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[4\]\[1\] " "No output dependent on input pin \"R0\[4\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[4\]\[2\] " "No output dependent on input pin \"R0\[4\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[4][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[4\]\[3\] " "No output dependent on input pin \"R0\[4\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[4][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[3\]\[0\] " "No output dependent on input pin \"R0\[3\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[3\]\[1\] " "No output dependent on input pin \"R0\[3\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[3\]\[2\] " "No output dependent on input pin \"R0\[3\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[3\]\[3\] " "No output dependent on input pin \"R0\[3\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[2\]\[0\] " "No output dependent on input pin \"R0\[2\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[2\]\[1\] " "No output dependent on input pin \"R0\[2\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[2\]\[2\] " "No output dependent on input pin \"R0\[2\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[2\]\[3\] " "No output dependent on input pin \"R0\[2\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[1\]\[0\] " "No output dependent on input pin \"R0\[1\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[1\]\[1\] " "No output dependent on input pin \"R0\[1\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[1\]\[2\] " "No output dependent on input pin \"R0\[1\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[1\]\[3\] " "No output dependent on input pin \"R0\[1\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[0\]\[0\] " "No output dependent on input pin \"R0\[0\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[0\]\[1\] " "No output dependent on input pin \"R0\[0\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[0\]\[2\] " "No output dependent on input pin \"R0\[0\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0\[0\]\[3\] " "No output dependent on input pin \"R0\[0\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|R0[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th\[0\]\[0\] " "No output dependent on input pin \"th\[0\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|th[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th\[0\]\[1\] " "No output dependent on input pin \"th\[0\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|th[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th\[0\]\[2\] " "No output dependent on input pin \"th\[0\]\[2\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|th[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th\[0\]\[3\] " "No output dependent on input pin \"th\[0\]\[3\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|th[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "noise\[0\]\[0\] " "No output dependent on input pin \"noise\[0\]\[0\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|noise[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "noise\[0\]\[1\] " "No output dependent on input pin \"noise\[0\]\[1\]\"" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535746232641 "|test|noise[0][1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1535746232641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4076 " "Implemented 4076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "500 " "Implemented 500 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535746232644 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535746232644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3556 " "Implemented 3556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535746232644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535746232644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 222 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 222 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535746232806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 31 16:10:32 2018 " "Processing ended: Fri Aug 31 16:10:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535746232806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535746232806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535746232806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746232806 ""}
