<?xml version="1.0" ?>
<rvx>
  <dec_ip>
    <name>ext_mram_xmi</name>
    <hdl_name>ERVP_EXT_MRAM_XMI</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value>32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value>32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_LPI_BURDEN</name>
      <value>`REQUIRED_BW_OF_SLAVE_TID</value>
    </def_parameter>
    <def_parameter>
      <name>CAPACITY</name>
      <value>0x40000000</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_SIZE</name>
      <value>CAPACITY</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_WIDTH</name>
      <value>BW_DATA</value>
    </def_parameter>

    <imp_dependent/>

    <signal>
      <name>clk</name>
      <width>1</width>
      <port>input</port>
      <comm_type>clk_ext_mram</comm_type>
    </signal>

    <signal>
      <name>rstnn</name>
      <width>1</width>
      <port>input</port>
    </signal>

    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>

    <core>
      <sync>clk</sync>
      <init>rstnn</init>
    </core>

    <interface>
      <name>control</name>
      <library_name>mmiox1</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value>8</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value>1</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value>1</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value>1</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value>1</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value>1</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value>128</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value>0</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value>0</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value>0</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value>0</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>

    <interface>
      <name>no_name</name>
      <library_name>xmi</library_name>
      <hdl_prefix></hdl_prefix>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size>CAPACITY</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value>BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value>BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value>1</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value>BW_LPI_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>

    <signal>
      <name>EXTMR_E_N</name>
      <width>1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>

    <signal>
      <name>EXTMR_W_N</name>
      <width>1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>

    <signal>
      <name>EXTMR_G_N</name>
      <width>1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>

    <signal>
      <name>EXTMR_BE_N</name>
      <width>4</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>

    <signal>
      <name>EXTMR_A</name>
      <width>21</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>

    <tristate>
      <name>EXTMR_DQ</name>
      <library_name>tristate_od</library_name>
      <role>sender</role>
      <comm_type>external</comm_type>
      <parameter>
        <id>bw_data</id>
        <value>32</value>
      </parameter>
      <sync>None</sync>
      <init>None</init>
    </tristate>

    <signal>
      <name>EXTMR_LS_OE_P</name>
      <width>1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>

    <signal>
      <name>EXTMR_LS_CE_N</name>
      <width>1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>

  </dec_ip>
</rvx>
