`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: Ctrl_MEM
// Module Name: Control Signal Seg Reg
// Tool Versions: Vivado 2017.4.1
// Description: Control signal seg reg for EX\MEM
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    // EX\MEMçš„æ§åˆ¶ä¿¡å·æ®µå¯„å­˜ï¿???
// è¾“å…¥
    // clk                  æ—¶é’Ÿä¿¡å·
    // wb_select_EX         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¿??
    // load_type_EX         loadç±»å‹
    // reg_write_en_EX      é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½
    // cache_write_en_EX    æŒ‰å­—èŠ‚å†™å…¥data cache
    // bubbleM              EXé˜¶æ®µçš„bubbleä¿¡å·
    // flushM               EXé˜¶æ®µçš„flushä¿¡å·
// è¾“å‡º
    // wb_select_MEM        ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¿??
    // load_type_MEM        ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„loadç±»å‹
    // reg_write_en_MEM     ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½
    // cache_write_en_MEM   ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„æŒ‰å­—èŠ‚å†™å…¥data cache

// å®éªŒè¦æ±‚  
    // æ— éœ€ä¿®æ”¹



module Ctrl_MEM(
    input wire clk, bubbleM, flushM,
    input wire [1:0] wb_select_EX, //
    input wire [2:0] load_type_EX,
    input wire reg_write_en_EX,
    input wire csr_write_en_EX,
    input wire [3:0] cache_write_en_EX,
    input wire rd_req_EX,
    output reg [1:0] wb_select_MEM,  //
    output reg [2:0] load_type_MEM,
    output reg reg_write_en_MEM,
    output reg csr_write_en_MEM,
    output reg [3:0] cache_write_en_MEM,
    output reg rd_req_MEM
    );

    initial 
    begin
        wb_select_MEM = 0;
        load_type_MEM = 3'h0;
        reg_write_en_MEM = 0;
        csr_write_en_MEM = 0;  //csr
        cache_write_en_MEM = 4'h0;
        rd_req_MEM = 0;
    end
    
    always@(posedge clk)
        if (!bubbleM) 
        begin
            if (flushM)
            begin
                wb_select_MEM <= 0;
                load_type_MEM <= 3'h0;
                reg_write_en_MEM <= 0;
                csr_write_en_MEM <= 0;  //csr
                cache_write_en_MEM <= 4'h0;
                rd_req_MEM <= 0;
            end
            else
            begin
                wb_select_MEM <= wb_select_EX;
                load_type_MEM <= load_type_EX;
                reg_write_en_MEM <= reg_write_en_EX;
                csr_write_en_MEM <= csr_write_en_EX;  //csr
                cache_write_en_MEM <= cache_write_en_EX;
                rd_req_MEM <= rd_req_EX;
            end
        end
    
endmodule