#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  8 20:30:01 2021
# Process ID: 21051
# Current directory: /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/scripts
# Command line: vivado -mode batch -nojournal -log 21_06_08-202958.vivado.log -source create_dcp_from_cl.tcl -tclargs 21_06_08-202958 DEFAULT 1.4.19 0x04261818 0xF000 0x1D0F 0x1D51 0xFEDD A0 B0 C0 2 0
# Log file: /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/scripts/21_06_08-202958.vivado.log
# Journal file: 
#-----------------------------------------------------------
source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_hello_world
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.19
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               DEFAULT
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF000
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDD
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       0
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 21_06_08-202958
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-1008}      -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Opt 31-430}          -suppress
# set_msg_config -severity "CRITICAL WARNING" -string "WRAPPER_INST/SH" -suppress
# set_msg_config -severity "WARNING"          -string "WRAPPER_INST/SH" -suppress
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (20:30:09) Calling the encrypt.tcl.
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
DEFAULT strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
### if {[string match *2020.2* [version -short]]} {set_param project.replaceDontTouchWithKeepHierarchySoft false}
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  ""
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  ""
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 0
## set phys_options    ""
## set phys_directive  ""
## set phys_preHookTcl ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  ""
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  ""
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/cl_hello_world_defines.vh             $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh                      $TARGET_DIR
## file copy -force $CL_DIR/design/wrapper_top.sv                      	$TARGET_DIR 
## file copy -force $CL_DIR/design/counter.sv                        	  $TARGET_DIR 
## file copy -force $CL_DIR/design/comparator.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/fifo_async.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/fifo_in_out.sv                    	  $TARGET_DIR
## file copy -force $CL_DIR/design/fsm_64to256.sv                    	  $TARGET_DIR
## file copy -force $CL_DIR/design/fsm_matrix2hash.sv                    $TARGET_DIR
## file copy -force $CL_DIR/design/heavy_hash_blk.sv                    	$TARGET_DIR
## file copy -force $CL_DIR/design/heavy_hash.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/matrix_controller.sv             	    $TARGET_DIR 
## file copy -force $CL_DIR/design/matrix_data_path.sv              	    $TARGET_DIR
## file copy -force $CL_DIR/design/matrix_ram.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/matrix_top.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/nonce_gen.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/PE.sv                           	    $TARGET_DIR
## file copy -force $CL_DIR/design/top.sv                          	    $TARGET_DIR
## file copy -force $CL_DIR/design/countern.vhd                          $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_bytepad.vhd                    $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_cons.vhd                       $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_control.vhd                   	$TARGET_DIR 
## file copy -force $CL_DIR/design/keccak_datapath.vhd                	  $TARGET_DIR 
## file copy -force $CL_DIR/design/keccak_fsm1.vhd                 	    $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_fsm2.vhd                  	    $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_pkg.vhd                    	  $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_round.vhd                   	  $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_top.vhd                        $TARGET_DIR
## file copy -force $CL_DIR/design/piso.vhd                              $TARGET_DIR
## file copy -force $CL_DIR/design/regn.vhd                              $TARGET_DIR
## file copy -force $CL_DIR/design/sha3_fsm3.vhd                         $TARGET_DIR
## file copy -force $CL_DIR/design/sha3_pkg.vhd                          $TARGET_DIR
## file copy -force $CL_DIR/design/sipo.vhd                              $TARGET_DIR
## file copy -force $CL_DIR/design/sr_reg.vhd                            $TARGET_DIR
## file copy -force $CL_DIR/../common/design/cl_common_defines.vh        $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_apppf_irq_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_cl_sda_template.inc     $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_a_b_d_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_c_template.inc      $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_dma_pcis_template.inc   $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_pcim_template.inc       $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_bar1_template.inc    $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2020.2
## puts "vivado_version $vivado_version"
vivado_version 2020.2
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog  [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (20:30:09) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# }
AWS FPGA: (20:30:10) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (20:30:10) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
read_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2404.855 ; gain = 0.000 ; free physical = 106346 ; free virtual = 128291
AWS FPGA: Reading AWS constraints
AWS FPGA: (20:30:17) Start design synthesis.

Running synth_design for cl_hello_world /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/scripts [Tue Jun 08 20:30:20 2021]
Command: synth_design -top cl_hello_world -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21256
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2905.059 ; gain = 230.715 ; free physical = 105051 ; free virtual = 126995
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function get_keccak_capacity does not always return a value [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_pkg.vhd:51]
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
	Parameter DDR_A_PRESENT bound to: 0 - type: integer 
	Parameter DDR_B_PRESENT bound to: 0 - type: integer 
	Parameter DDR_D_PRESENT bound to: 0 - type: integer 
	Parameter DDR_A_IO bound to: 1 - type: integer 
	Parameter DDR_D_IO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (5#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36485]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (6#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36485]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36259]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (7#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36259]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (8#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6155] done synthesizing module 'sh_ddr' (9#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (10#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (10#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (10#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (10#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (12#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (13#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (14#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (16#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (17#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (18#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (19#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (19#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (19#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (19#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (20#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (21#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8192 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (22#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (22#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (22#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-638] synthesizing module 'keccak_top' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_top.vhd:30]
INFO: [Synth 8-638] synthesizing module 'keccak_control' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:53]
	Parameter hs bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'keccak_fsm1' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:44]
	Parameter mw bound to: 1088 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_final_segment' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sr_reg' (23#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'word_counter_gen' of component 'countern' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'countern' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'countern' (24#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_full_block' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:166]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_pos1' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'keccak_fsm1' (25#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'keccak_fsm2' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:40]
	Parameter hs bound to: 256 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'proc_counter_gen' of component 'countern' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:55]
	Parameter init bound to: 1'b1 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sf_gen' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'sr_reg__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
	Parameter init bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sr_reg__parameterized2' (25#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'keccak_fsm2' (26#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sha3_fsm3_beh' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_fsm3.vhd:34]
	Parameter h bound to: 256 - type: integer 
	Parameter w bound to: 64 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'kcount_gen' of component 'countern' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_fsm3.vhd:46]
INFO: [Synth 8-638] synthesizing module 'countern__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
	Parameter N bound to: 2 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'countern__parameterized2' (26#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sha3_fsm3_beh' (27#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_fsm3.vhd:34]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_blk_ready' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:105]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_msg_end' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:108]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_output_write' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:111]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_output_busy' of component 'sr_reg' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'keccak_control' (28#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:53]
INFO: [Synth 8-638] synthesizing module 'keccak_datapath' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:54]
	Parameter b bound to: 1088 - type: integer 
	Parameter hs bound to: 256 - type: integer 
	Parameter version bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'keccak_bytepad' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_bytepad.vhd:21]
	Parameter w bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'keccak_bytepad' (29#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_bytepad.vhd:21]
	Parameter N bound to: 1088 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sipo' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sipo.vhd:14' bound to instance 'in_buf' of component 'sipo' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:126]
INFO: [Synth 8-638] synthesizing module 'sipo' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sipo.vhd:27]
	Parameter N bound to: 1088 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sipo' (30#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sipo.vhd:27]
	Parameter N bound to: 1600 - type: integer 
	Parameter init bound to: 1600'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'regn' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/regn.vhd:12' bound to instance 'state' of component 'regn' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:136]
INFO: [Synth 8-638] synthesizing module 'regn' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/regn.vhd:26]
	Parameter N bound to: 1600 - type: integer 
	Parameter init bound to: 1600'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'regn' (31#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/regn.vhd:26]
INFO: [Synth 8-638] synthesizing module 'keccak_cons' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_cons.vhd:22]
	Parameter ur bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'keccak_cons' (32#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_cons.vhd:22]
INFO: [Synth 8-638] synthesizing module 'keccak_round_mrogawski_round' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_round.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'keccak_round_mrogawski_round' (33#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_round.vhd:232]
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'ctr' of component 'countern' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:146]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'piso' declared at '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/piso.vhd:14' bound to instance 'out_buf' of component 'piso' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:157]
INFO: [Synth 8-638] synthesizing module 'piso' [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/piso.vhd:28]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'piso' (34#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/piso.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'keccak_datapath' (35#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'keccak_top' (36#1) [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_top.vhd:30]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 32768 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 16 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 16 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 16 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 256 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized2' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 2 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 2 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized2' (37#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 32768 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 256 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 256 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 256 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 256 - type: integer 
	Parameter rstb_loop_iter bound to: 256 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (44#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (44#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (44#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized4' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 59 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 8 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 8 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 8 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 3 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 3 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 256 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (47#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (48#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (49#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (49#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (49#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (49#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (49#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (49#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized2' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized2' (49#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (50#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (50#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (50#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (50#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized12' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized12' (50#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized4' (50#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (51#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized0' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized5' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 2048 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 59 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 59 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized3' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized3' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized5' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized0' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized6' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized6' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized2' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized7' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized5' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized5' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized3' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized3' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized6' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized6' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized4' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized4' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized7' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized7' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized13' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized13' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized14' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized14' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized15' [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized15' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized7' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized2' (52#1) [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (61#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (62#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (72#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (74#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78123]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (76#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78123]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (81#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_5_ila' has 1033 connections declared, but only 1027 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:3219]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (99#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'cl_debug_bridge' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_a493' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_lut_buffer_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (100#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_lut_buffer_0' (102#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_xsdbm_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (102#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_xsdbm_0' (105#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493' (106#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cl_debug_bridge' (107#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (114#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'ila_vio_counter' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_5_ila' has 1033 connections declared, but only 1027 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
INFO: [Synth 8-6155] done synthesizing module 'ila_vio_counter' (115#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:02:04 . Memory (MB): peak = 3336.531 ; gain = 662.188 ; free physical = 104938 ; free virtual = 126888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 3336.531 ; gain = 662.188 ; free physical = 104983 ; free virtual = 126932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 3336.531 ; gain = 662.188 ; free physical = 104983 ; free virtual = 126932
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3391.812 ; gain = 9.000 ; free physical = 104563 ; free virtual = 126513
INFO: [Netlist 29-17] Analyzing 723 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_hello_world_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_hello_world_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_hello_world_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_hello_world_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_hello_world_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_hello_world_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4315.797 ; gain = 0.000 ; free physical = 103767 ; free virtual = 125716
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 612 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 304 instances
  CFGLUT5 => SRLC32E: 35 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4315.801 ; gain = 0.004 ; free physical = 103764 ; free virtual = 125714
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:40 ; elapsed = 00:03:53 . Memory (MB): peak = 4315.801 ; gain = 1641.457 ; free physical = 104642 ; free virtual = 126592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:40 ; elapsed = 00:03:53 . Memory (MB): peak = 4315.801 ; gain = 1641.457 ; free physical = 104641 ; free virtual = 126591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst/xsdbm. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst/lut_buffer. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for AXIL_OCL_REG_SLC. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_VIO_ILA. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_VIO_ILA/inst. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_VIO_0. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_ILA_0. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_ILA_0/inst. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_ILA_1. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for CL_ILA_1/inst. (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/block_header_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/heavyhash_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/block_header_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/block_header_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/heavyhash_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/matrix_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/heavyhash_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/matrix_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/matrix_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/heavyhash_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/block_header_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/matrix_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/target_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/target_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/target_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/target_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/heavyhash_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/block_header_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/matrix_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/target_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/heavyhash_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/block_header_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/matrix_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property DONT_TOUCH = true for top_ins/target_fifo/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:03:56 . Memory (MB): peak = 4315.801 ; gain = 1641.457 ; free physical = 104573 ; free virtual = 126523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_fsm1_reg' in module 'keccak_fsm1'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'keccak_fsm2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_64to256'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_matrix2hash'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'comparator'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                               01 | 00000000000000000000000000000001
            UPDATE_NONCE |                               10 | 00000000000000000000000000000010
            WRITE_HASHIN |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'nonce_gen'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              100 |                              000
        wait_for_header1 |                              001 |                              001
          wait_for_load1 |                              011 |                              011
              load_block |                              010 |                              010
          wait_for_load2 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_fsm1_reg' using encoding 'sequential' in module 'keccak_fsm1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           100000 |                              000
                    idle |                           001000 |                              001
      process_last_block |                           000010 |                              011
            finalization |                           010000 |                              100
             output_data |                           000001 |                              101
           process_block |                           000100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'keccak_fsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_64to256'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized2:/gen_wr_a.gen_word_wide.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-6904] The RAM "xilinx_single_port_ram_no_change:/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                              000
                 iSTATE3 |                            00010 |                              001
                  iSTATE |                            00100 |                              010
                 iSTATE0 |                            01000 |                              011
                 iSTATE1 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_matrix2hash'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DRAIN_FIFOS |                              000 | 00000000000000000000000000000000
             READ_TARGET |                              001 | 00000000000000000000000000000001
               COMPARE_0 |                              010 | 00000000000000000000000000000010
               COMPARE_1 |                              011 | 00000000000000000000000000000011
               COMPARE_2 |                              100 | 00000000000000000000000000000100
               COMPARE_3 |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'comparator'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized6'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized7:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 | 00000000000000000000000000000000
       WAIT_FOR_STOP_ACK |                              010 | 00000000000000000000000000000001
                 OPERATE |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:01 ; elapsed = 00:04:17 . Memory (MB): peak = 4315.801 ; gain = 1641.457 ; free physical = 102851 ; free virtual = 124810
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 24    
	   2 Input   16 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 12    
	   4 Input   11 Bit       Adders := 24    
	   4 Input   10 Bit       Adders := 29    
	   3 Input   10 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 11    
	   4 Input    9 Bit       Adders := 28    
	   3 Input    9 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 132   
	   2 Input    8 Bit       Adders := 1     
	   4 Input    7 Bit       Adders := 208   
	   2 Input    7 Bit       Adders := 56    
	   3 Input    7 Bit       Adders := 3     
	   4 Input    6 Bit       Adders := 5     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 85    
	   4 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 44    
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 49    
	   3 Input    2 Bit       Adders := 12    
	   4 Input    2 Bit       Adders := 88    
	   3 Input    1 Bit       Adders := 24    
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input   1600 Bit         XORs := 24    
	   5 Input     64 Bit         XORs := 120   
	   2 Input     64 Bit         XORs := 1308  
	   3 Input     64 Bit         XORs := 24    
	   2 Input     13 Bit         XORs := 71    
	   2 Input     10 Bit         XORs := 3     
	   2 Input      9 Bit         XORs := 3     
	   2 Input      7 Bit         XORs := 3     
	   2 Input      6 Bit         XORs := 3     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 134   
+---Registers : 
	             1600 Bit    Registers := 24    
	             1024 Bit    Registers := 6     
	              640 Bit    Registers := 24    
	              256 Bit    Registers := 60    
	              144 Bit    Registers := 2     
	              132 Bit    Registers := 26    
	              128 Bit    Registers := 4     
	               80 Bit    Registers := 1     
	               70 Bit    Registers := 13    
	               64 Bit    Registers := 609   
	               42 Bit    Registers := 9     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 325   
	               27 Bit    Registers := 9     
	               26 Bit    Registers := 5     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 1146  
	               12 Bit    Registers := 32    
	               11 Bit    Registers := 25    
	               10 Bit    Registers := 73    
	                9 Bit    Registers := 51    
	                8 Bit    Registers := 148   
	                7 Bit    Registers := 283   
	                6 Bit    Registers := 26    
	                5 Bit    Registers := 106   
	                4 Bit    Registers := 66    
	                3 Bit    Registers := 88    
	                2 Bit    Registers := 330   
	                1 Bit    Registers := 2002  
+---Multipliers : 
	               2x32  Multipliers := 2     
	               3x32  Multipliers := 6     
	               4x32  Multipliers := 7     
+---RAMs : 
	              32K Bit	(2048 X 16 bit)          RAMs := 12    
	              32K Bit	(128 X 256 bit)          RAMs := 12    
	              16K Bit	(1024 X 16 bit)          RAMs := 12    
	              16K Bit	(512 X 32 bit)          RAMs := 2     
	               8K Bit	(128 X 64 bit)          RAMs := 36    
	               4K Bit	(128 X 32 bit)          RAMs := 12    
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 768   
+---Muxes : 
	   2 Input 1600 Bit        Muxes := 48    
	   4 Input  640 Bit        Muxes := 24    
	   2 Input  640 Bit        Muxes := 22    
	   4 Input  256 Bit        Muxes := 24    
	   6 Input  256 Bit        Muxes := 12    
	   2 Input  132 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 156   
	   4 Input   64 Bit        Muxes := 48    
	   5 Input   64 Bit        Muxes := 12    
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 111   
	   4 Input   32 Bit        Muxes := 70    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 61    
	   4 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 29    
	   3 Input   15 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 24    
	   4 Input   12 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 171   
	   5 Input    8 Bit        Muxes := 24    
	   9 Input    8 Bit        Muxes := 48    
	   2 Input    7 Bit        Muxes := 54    
	   3 Input    7 Bit        Muxes := 3     
	   8 Input    7 Bit        Muxes := 6     
	   6 Input    6 Bit        Muxes := 24    
	   2 Input    6 Bit        Muxes := 276   
	   2 Input    5 Bit        Muxes := 216   
	   5 Input    5 Bit        Muxes := 12    
	   4 Input    5 Bit        Muxes := 23    
	   6 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 116   
	   6 Input    4 Bit        Muxes := 12    
	   5 Input    4 Bit        Muxes := 29    
	   7 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 496   
	   6 Input    3 Bit        Muxes := 12    
	  10 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2852  
	   4 Input    2 Bit        Muxes := 645   
	   3 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 1560  
	   4 Input    1 Bit        Muxes := 544   
	   5 Input    1 Bit        Muxes := 44    
	   6 Input    1 Bit        Muxes := 104   
	   3 Input    1 Bit        Muxes := 38    
	   9 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[47].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[46].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[45].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[44].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[43].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[42].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[41].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[40].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[39].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[38].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[37].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[35].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[34].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[33].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[32].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[31].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[30].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[29].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[28].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[27].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[26].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[25].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[24].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[23].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[22].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[21].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[20].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[19].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[18].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[17].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[16].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[15].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[14].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[13].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[12].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[11].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[10].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[9].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[8].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[6].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[5].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[4].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[3].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[2].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[1].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[0].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[63].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[62].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[61].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[60].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[59].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[58].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[57].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[55].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[54].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[53].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[52].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[51].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[50].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[49].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[48].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "top_insi_26/\block_header_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "top_insi_26/\target_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-5775' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[47].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[46].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[45].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[44].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[43].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[42].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[41].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[40].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[39].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[38].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[37].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[35].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[34].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[33].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[32].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[31].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[30].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[29].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[28].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[27].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[26].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[25].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[24].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[23].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[22].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[21].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[20].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[19].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[18].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[17].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("top_insi_26/\matrix_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:06 ; elapsed = 00:08:04 . Memory (MB): peak = 4315.801 ; gain = 1641.457 ; free physical = 99007 ; free virtual = 121048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                            | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|heavy_hash__GCM0:/\nonce_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|heavy_hash__GCM0:/\hashin_fifo_in/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\sha3_result_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1:                                                                                       | gen_wr_a.gen_word_wide.mem_reg   | 128 x 256(NO_CHANGE)   | W |   | 2 K x 16(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|xpm_memory_base__parameterized2:                                                                                       | gen_wr_a.gen_word_wide.mem_reg   | 512 x 32(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 1               | 
|heavy_hash__GCM0:/\Matrix_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\hashout_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 256(NO_CHANGE)   | W |   | 128 x 256(NO_CHANGE)   |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized4:                                                                                       | gen_wr_a.gen_word_wide.mem_reg   | 64 x 256(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|top_insi_26/\matrix_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                                                  | RTL Object                                            | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[47].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[46].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[45].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[44].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[43].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[42].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[41].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[40].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[39].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[38].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[37].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[36].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[35].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[34].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[33].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[32].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[31].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[30].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[29].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[28].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[27].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[26].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[25].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[24].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[23].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[22].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[21].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[20].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[19].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[18].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[17].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[16].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[15].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[14].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[13].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[12].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[11].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[10].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[9].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[8].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[7].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[6].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[5].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[4].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[3].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[2].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[1].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[0].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[63].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[62].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[61].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[60].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[59].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[58].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[57].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[56].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[55].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[54].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[53].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[52].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[51].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[50].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[49].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[48].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|top_insi_26/\block_header_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                      | Implied   | 64 x 32              | RAM64M8 x 5	   | 
|top_insi_26/\target_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                      | Implied   | 16 x 32              | RAM32M16 x 3	  | 
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:42 ; elapsed = 00:08:47 . Memory (MB): peak = 4315.801 ; gain = 1641.457 ; free physical = 98864 ; free virtual = 120905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:09:14 . Memory (MB): peak = 4315.801 ; gain = 1641.457 ; free physical = 98712 ; free virtual = 120754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                            | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|heavy_hash__GCM0:/\nonce_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|heavy_hash__GCM0:/\hashin_fifo_in/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\sha3_result_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1:                                                                                       | gen_wr_a.gen_word_wide.mem_reg   | 128 x 256(NO_CHANGE)   | W |   | 2 K x 16(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|xpm_memory_base__parameterized2:                                                                                       | gen_wr_a.gen_word_wide.mem_reg   | 512 x 32(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 1               | 
|heavy_hash__GCM0:/\Matrix_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\hashout_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 256(NO_CHANGE)   | W |   | 128 x 256(NO_CHANGE)   |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized4:                                                                                       | gen_wr_a.gen_word_wide.mem_reg   | 64 x 256(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|top_insi_26/\matrix_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                                                  | RTL Object                                            | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[47].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[46].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[45].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[44].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[43].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[42].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[41].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[40].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[39].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[38].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[37].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[36].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[35].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[34].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[33].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[32].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[31].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[30].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[29].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[28].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[27].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[26].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[25].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[24].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[23].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[22].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[21].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[20].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[19].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[18].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[17].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[16].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[15].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[14].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[13].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[12].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[11].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[10].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[9].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[8].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[7].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[6].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[5].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[4].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[3].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[2].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[1].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[0].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[63].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[62].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[61].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[60].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[59].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[58].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[57].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[56].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[55].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[54].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[53].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[52].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[51].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[50].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[49].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                                                | data_path_dut/genblk1[48].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|top_insi_26/\block_header_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                      | Implied   | 64 x 32              | RAM64M8 x 5	   | 
|top_insi_26/\target_fifo/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                      | Implied   | 16 x 32              | RAM32M16 x 3	  | 
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:58 ; elapsed = 00:11:08 . Memory (MB): peak = 4441.695 ; gain = 1767.352 ; free physical = 98180 ; free virtual = 120220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:41 ; elapsed = 00:11:52 . Memory (MB): peak = 4699.715 ; gain = 2025.371 ; free physical = 98163 ; free virtual = 120204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:42 ; elapsed = 00:11:53 . Memory (MB): peak = 4699.715 ; gain = 2025.371 ; free physical = 98162 ; free virtual = 120203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:49 ; elapsed = 00:13:00 . Memory (MB): peak = 4699.715 ; gain = 2025.371 ; free physical = 98016 ; free virtual = 120057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:51 ; elapsed = 00:13:02 . Memory (MB): peak = 4699.715 ; gain = 2025.371 ; free physical = 98016 ; free virtual = 120057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:13 ; elapsed = 00:13:26 . Memory (MB): peak = 4699.715 ; gain = 2025.371 ; free physical = 98031 ; free virtual = 120072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:15 ; elapsed = 00:13:27 . Memory (MB): peak = 4699.715 ; gain = 2025.371 ; free physical = 98028 ; free virtual = 120068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/shifted_data_in_reg[8][131]                                        | 9      | 334   | NO           | NO                 | YES               | 334    | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cl_hello_world | top_ins/pipe_stage4_result_reg[11]                                               | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|cl_hello_world | top_ins/pipe_stage4_nonce_reg[11][31]                                            | 5      | 384   | NO           | NO                 | YES               | 384    | 0       | 
|cl_hello_world | top_ins/pipe_stage4_start_heavy_hash_reg[11]                                     | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|cl_hello_world | top_ins/pipe_stage4_stop_blk_reg[11]                                             | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|cl_hello_world | top_ins/pipe_stage4_block_header_reg[0][31]                                      | 5      | 384   | NO           | NO                 | YES               | 384    | 0       | 
|cl_hello_world | top_ins/pipe_stage4_matrix_reg[0][31]                                            | 5      | 384   | NO           | NO                 | YES               | 384    | 0       | 
|cl_hello_world | top_ins/pipe_stage4_target_reg[0][31]                                            | 5      | 384   | NO           | NO                 | NO                | 384    | 0       | 
|cl_hello_world | top_ins/pipe_stage4_matrix_we_reg[11]                                            | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+-------+
|      |Cell     |Count  |
+------+---------+-------+
|1     |CARRY4   |    111|
|2     |CARRY8   |   5279|
|3     |CFGLUT5  |    339|
|4     |LUT1     |    455|
|5     |LUT2     |  32236|
|6     |LUT3     |  15381|
|7     |LUT4     |  59124|
|8     |LUT5     |  31114|
|9     |LUT6     |  82966|
|10    |MUXF7    |     64|
|11    |RAM16X1S |  12288|
|12    |RAM32M16 |      3|
|13    |RAM64M8  |      5|
|14    |RAMB18E2 |     25|
|17    |RAMB36E2 |    146|
|21    |SRL16E   |   1930|
|22    |SRLC16E  |      6|
|23    |SRLC32E  |     51|
|24    |FDCE     |      2|
|25    |FDPE     |      2|
|26    |FDRE     | 161497|
|27    |FDSE     |    878|
|28    |LD       |     24|
|29    |IBUFDS   |      3|
|30    |IOBUFDS  |     54|
|31    |IOBUFE3  |    216|
|32    |OBUF     |     84|
+------+---------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:16 ; elapsed = 00:13:28 . Memory (MB): peak = 4699.715 ; gain = 2025.371 ; free physical = 98031 ; free virtual = 120072
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:57 ; elapsed = 00:11:52 . Memory (MB): peak = 4703.621 ; gain = 1050.008 ; free physical = 103488 ; free virtual = 125529
Synthesis Optimization Complete : Time (s): cpu = 00:11:21 ; elapsed = 00:13:31 . Memory (MB): peak = 4703.621 ; gain = 2029.277 ; free physical = 103488 ; free virtual = 125528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4911.809 ; gain = 0.000 ; free physical = 103096 ; free virtual = 125137
INFO: [Netlist 29-17] Analyzing 18386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
get_clocks: Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 5732.832 ; gain = 574.988 ; free physical = 102448 ; free virtual = 124489
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 5746.836 ; gain = 0.000 ; free physical = 102806 ; free virtual = 124847
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12996 instances were transformed.
  (CARRY4) => CARRY8: 64 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 304 instances
  CFGLUT5 => SRLC32E: 35 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  LD => LDCE: 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 12288 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
597 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:51 ; elapsed = 00:15:47 . Memory (MB): peak = 5746.836 ; gain = 3277.953 ; free physical = 103562 ; free virtual = 125603
AWS FPGA: (20:46:07) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5786.852 ; gain = 0.000 ; free physical = 103261 ; free virtual = 125305
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:08 ; elapsed = 00:01:16 . Memory (MB): peak = 5786.855 ; gain = 40.020 ; free physical = 103192 ; free virtual = 125302
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
# 
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    set place_preHookTcl  ""
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #writing unencrypted dcp for analysis to checkpoints dir.
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
# 
#    #writing encrypted dcp which can be sent to AWS
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (20:47:27) - Combining Shell and CL design checkpoints

AWS FPGA: (20:47:27) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5786.855 ; gain = 0.000 ; free physical = 103302 ; free virtual = 125322
INFO: [Netlist 29-17] Analyzing 25389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.op
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5805.590 ; gain = 0.004 ; free physical = 102851 ; free virtual = 124870
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM2_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM0_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM1_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM3_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth/cl_hello_world_early.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth/cl_hello_world_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
resize_pblock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5805.590 ; gain = 0.000 ; free physical = 102730 ; free virtual = 124749
INFO: [Timing 38-35] Done setting XDC timing constraints. [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
INFO: [Timing 38-2] Deriving generated clocks [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:01:47 ; elapsed = 00:00:28 . Memory (MB): peak = 6413.648 ; gain = 608.059 ; free physical = 101880 ; free virtual = 123899
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth/cl_hello_world.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth/cl_hello_world.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 6439.652 ; gain = 0.000 ; free physical = 101844 ; free virtual = 123863
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[0]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[1]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[4]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 6923.047 ; gain = 0.000 ; free physical = 101496 ; free virtual = 123515
Restored from archive | CPU: 26.940000 secs | Memory: 376.443810 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 6923.047 ; gain = 0.000 ; free physical = 101498 ; free virtual = 123517
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth/cl_hello_world_late.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.CL.post_synth/cl_hello_world_late.xdc] for cell 'WRAPPER_INST/CL'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6923.047 ; gain = 0.000 ; free physical = 101351 ; free virtual = 123370
Restored from archive | CPU: 0.260000 secs | Memory: 0.187477 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 6923.047 ; gain = 0.000 ; free physical = 101350 ; free virtual = 123370
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_pnr_user.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 7049.953 ; gain = 0.000 ; free physical = 101971 ; free virtual = 123991
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14627 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 412 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 58 instances
  RAM16X1S => RAM32X1S (RAMS32): 12302 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1049 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 61 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 29 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

28 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:11:37 ; elapsed = 00:09:54 . Memory (MB): peak = 7105.980 ; gain = 1319.125 ; free physical = 101740 ; free virtual = 123759

AWS FPGA: (20:57:21) - PLATFORM.IMPL==2
AWS FPGA: (20:57:21) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }                              
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (20:57:21) - Writing post-link_design checkpoint 21_06_08-202958.post_link.dcp
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 7105.980 ; gain = 0.000 ; free physical = 101020 ; free virtual = 123627
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:50 ; elapsed = 00:02:37 . Memory (MB): peak = 7105.980 ; gain = 0.000 ; free physical = 101547 ; free virtual = 123764

AWS FPGA: (20:59:58) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Tue Jun 08 20:59:58 2021]
	COMMAND: opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 7113.988 ; gain = 8.008 ; free physical = 101476 ; free virtual = 123694

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1f0fadd8f

Time (s): cpu = 00:01:57 ; elapsed = 00:00:31 . Memory (MB): peak = 7302.035 ; gain = 177.980 ; free physical = 100760 ; free virtual = 122978

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
get_clocks: Time (s): cpu = 00:01:45 ; elapsed = 00:00:29 . Memory (MB): peak = 7468.629 ; gain = 25.996 ; free physical = 100609 ; free virtual = 122827
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7468.629 ; gain = 0.000 ; free physical = 100607 ; free virtual = 122825
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2480d6daf

Time (s): cpu = 00:04:21 ; elapsed = 00:05:13 . Memory (MB): peak = 7468.633 ; gain = 65.660 ; free physical = 100593 ; free virtual = 122811

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 414 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 182604396

Time (s): cpu = 00:07:56 ; elapsed = 00:07:13 . Memory (MB): peak = 7836.977 ; gain = 434.004 ; free physical = 101169 ; free virtual = 123387
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 41 cells
INFO: [Opt 31-1021] In phase Retarget, 12828 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 25dfe900f

Time (s): cpu = 00:08:14 ; elapsed = 00:07:31 . Memory (MB): peak = 7836.977 ; gain = 434.004 ; free physical = 101169 ; free virtual = 123387
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3013 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2284c9e3e

Time (s): cpu = 00:09:03 ; elapsed = 00:08:21 . Memory (MB): peak = 7836.977 ; gain = 434.004 ; free physical = 100862 ; free virtual = 123079
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 175 cells
INFO: [Opt 31-1021] In phase Sweep, 1534854 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: WRAPPER_INST/CL/rst_oBTC_sync_BUFG_inst, Net: WRAPPER_INST/CL/rst_oBTC_sync
Phase 5 BUFG optimization | Checksum: 1a1fbaf1d

Time (s): cpu = 00:09:29 ; elapsed = 00:08:47 . Memory (MB): peak = 7836.977 ; gain = 434.004 ; free physical = 101133 ; free virtual = 123351
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 340 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a1fbaf1d

Time (s): cpu = 00:09:41 ; elapsed = 00:08:59 . Memory (MB): peak = 7836.977 ; gain = 434.004 ; free physical = 101133 ; free virtual = 123351
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 23ffb25dd

Time (s): cpu = 00:09:56 ; elapsed = 00:09:14 . Memory (MB): peak = 7836.977 ; gain = 434.004 ; free physical = 101134 ; free virtual = 123352
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3177 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              41  |                                          12828  |
|  Constant propagation         |               0  |              54  |                                           3013  |
|  Sweep                        |               0  |             175  |                                        1534854  |
|  BUFG optimization            |               2  |               0  |                                            340  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           3177  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7836.977 ; gain = 0.000 ; free physical = 101136 ; free virtual = 123354
Ending Logic Optimization Task | Checksum: 24a500d4f

Time (s): cpu = 00:10:35 ; elapsed = 00:09:49 . Memory (MB): peak = 7836.977 ; gain = 434.004 ; free physical = 101137 ; free virtual = 123355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 348 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 24a500d4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8668.977 ; gain = 832.000 ; free physical = 101283 ; free virtual = 123501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24a500d4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8668.977 ; gain = 0.000 ; free physical = 101283 ; free virtual = 123501

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 8668.977 ; gain = 0.000 ; free physical = 101283 ; free virtual = 123501
Ending Netlist Obfuscation Task | Checksum: 24a500d4f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 8668.977 ; gain = 0.000 ; free physical = 101283 ; free virtual = 123501
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:15:08 ; elapsed = 00:12:34 . Memory (MB): peak = 8668.977 ; gain = 1562.996 ; free physical = 101285 ; free virtual = 123503
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
get_timing_paths: Time (s): cpu = 00:10:39 ; elapsed = 00:02:12 . Memory (MB): peak = 8731.004 ; gain = 62.027 ; free physical = 99266 ; free virtual = 121484
	Completed: opt_design (WNS=-0.099)
	################################
	Running post-opt_design script /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
AWS FPGA: Found debug_bridge instance WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm in CL. Processing debug constraints
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:21]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:42]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Setting false path to dbg register WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i_reg
Setting false path to dbg register WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i_reg
	Writing opt_design checkpoint: /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.post_opt_design.dcp [Tue Jun 08 21:14:50 2021]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:15 ; elapsed = 00:00:25 . Memory (MB): peak = 8739.008 ; gain = 0.004 ; free physical = 98975 ; free virtual = 121881
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:10 ; elapsed = 00:02:42 . Memory (MB): peak = 8739.008 ; gain = 8.004 ; free physical = 99570 ; free virtual = 122017
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:08:43 ; elapsed = 00:01:22 . Memory (MB): peak = 8996.004 ; gain = 256.996 ; free physical = 98904 ; free virtual = 121352
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 8997.004 ; gain = 1.000 ; free physical = 98903 ; free virtual = 121351

AWS FPGA: (21:19:09) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Tue Jun 08 21:19:09 2021]
	COMMAND: place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Critical Warnings, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 9996.543 ; gain = 0.000 ; free physical = 98514 ; free virtual = 120963
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10117c13f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9996.543 ; gain = 0.000 ; free physical = 98511 ; free virtual = 120959
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 9996.543 ; gain = 0.000 ; free physical = 98510 ; free virtual = 120958
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y600 CLEM_X73Y600 CLEL_R_X73Y600 CLEL_R_X74Y600 CLEM_X75Y600 CLEM_X76Y600 CLEL_R_X76Y600 CLEM_X78Y600 CLEL_R_X79Y600 CLEM_X80Y600 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1328ae514

Time (s): cpu = 00:05:19 ; elapsed = 00:04:09 . Memory (MB): peak = 10372.629 ; gain = 376.086 ; free physical = 98718 ; free virtual = 121166

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 205bded2a

Time (s): cpu = 00:15:57 ; elapsed = 00:07:43 . Memory (MB): peak = 12130.777 ; gain = 2134.234 ; free physical = 97437 ; free virtual = 119885

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 205bded2a

Time (s): cpu = 00:16:05 ; elapsed = 00:07:51 . Memory (MB): peak = 12130.777 ; gain = 2134.234 ; free physical = 97435 ; free virtual = 119883
Phase 1 Placer Initialization | Checksum: 205bded2a

Time (s): cpu = 00:16:16 ; elapsed = 00:08:01 . Memory (MB): peak = 12130.777 ; gain = 2134.234 ; free physical = 97360 ; free virtual = 119808

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1de3bba80

Time (s): cpu = 00:22:19 ; elapsed = 00:10:21 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96872 ; free virtual = 119320

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 164a6bd9f

Time (s): cpu = 00:24:21 ; elapsed = 00:12:25 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96703 ; free virtual = 119151

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 164a6bd9f

Time (s): cpu = 00:24:29 ; elapsed = 00:12:32 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96629 ; free virtual = 119077

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1980d706e

Time (s): cpu = 00:28:23 ; elapsed = 00:13:17 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96574 ; free virtual = 119023

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1980d706e

Time (s): cpu = 00:28:25 ; elapsed = 00:13:20 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96577 ; free virtual = 119025
Phase 2.1.1 Partition Driven Placement | Checksum: 1980d706e

Time (s): cpu = 00:28:28 ; elapsed = 00:13:22 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96833 ; free virtual = 119282
Phase 2.1 Floorplanning | Checksum: 1980d706e

Time (s): cpu = 00:28:31 ; elapsed = 00:13:25 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96834 ; free virtual = 119283

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e15f3afc

Time (s): cpu = 00:28:46 ; elapsed = 00:13:32 . Memory (MB): peak = 12210.812 ; gain = 2214.270 ; free physical = 96876 ; free virtual = 119325

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     1    65   326     8     1   360  1440  1440  1440   694  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0   396     2     0   494  1440  1440  1440   563  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     0   396     2     0   385  1440  1440  1440   672  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     2   394     2     0   479  1440  1440  1440   578  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     4   392     2     0   391  1440  1440  1440   666  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     2   394     2     0   487  1440  1440  1440   570  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     0     2   394     2     0   393  1440  1440  1440   664  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     2     0   394     2     0   493  1440  1440  1440   564  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     2     0   393     3     0   393  1440  1440  1440   664  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     2     0   393     3     0   494  1440  1440  1440   563  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [0-1]       0     0     2     0   393     3     1   406  1440  1440  1440   650  Total:  5775
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 4404 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 0, total 7, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1891 nets or cells. Created 7 new cells, deleted 1884 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 89 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 223 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 14 existing cells and moved 223 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.90 . Memory (MB): peak = 14207.598 ; gain = 0.000 ; free physical = 96530 ; free virtual = 118978
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.42 . Memory (MB): peak = 14207.598 ; gain = 0.000 ; free physical = 96530 ; free virtual = 118978
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 66 nets or cells. Created 127 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 14207.598 ; gain = 0.000 ; free physical = 96530 ; free virtual = 118978
INFO: [Physopt 32-527] Pass 1: Identified 13 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[5].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/nonce_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. 32 registers were pushed out.
INFO: [Physopt 32-666] Processed cell WRAPPER_INST/CL/top_ins/matrix_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 824 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 14207.598 ; gain = 0.000 ; free physical = 96527 ; free virtual = 118976
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 14207.598 ; gain = 0.000 ; free physical = 96552 ; free virtual = 119000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |           1884  |                  1891  |           0  |           1  |  00:00:07  |
|  Equivalent Driver Rewiring                       |            0  |             14  |                     4  |           5  |           1  |  00:00:12  |
|  Very High Fanout                                 |            8  |              0  |                     1  |           0  |           1  |  00:00:07  |
|  DSP Register                                     |            0  |              0  |                     0  |           3  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |          127  |              0  |                    66  |           0  |           1  |  00:00:04  |
|  BRAM Register                                    |          824  |              0  |                    12  |         177  |           1  |  00:01:12  |
|  URAM Register                                    |            0  |              0  |                     0  |          86  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          966  |           1898  |                  1974  |         271  |           9  |  00:01:45  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 2503667f1

Time (s): cpu = 00:53:18 ; elapsed = 00:24:06 . Memory (MB): peak = 14207.598 ; gain = 4211.055 ; free physical = 96541 ; free virtual = 118989
SLR(matching) [0-1]       0     0    32     2   472     2     1   438  1440  1440  1440   618  Total:  5885
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 2.3 Global Placement Core | Checksum: 15841d20e

Time (s): cpu = 00:57:33 ; elapsed = 00:26:44 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96312 ; free virtual = 118760
Phase 2 Global Placement | Checksum: 15841d20e

Time (s): cpu = 00:57:36 ; elapsed = 00:26:47 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96804 ; free virtual = 119252

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c7d39f3a

Time (s): cpu = 00:59:10 ; elapsed = 00:27:19 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96776 ; free virtual = 119224

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0    32     2   471     3     1   149  1440  1440  1440   907  Total:  5885
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 232e74d9a

Time (s): cpu = 01:00:59 ; elapsed = 00:28:00 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96730 ; free virtual = 119178

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fd2878e8

Time (s): cpu = 01:01:14 ; elapsed = 00:28:13 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96749 ; free virtual = 119197

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 19f7bf4d7

Time (s): cpu = 01:01:31 ; elapsed = 00:28:30 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96747 ; free virtual = 119195

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ab97100b

Time (s): cpu = 01:06:00 ; elapsed = 00:29:16 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96756 ; free virtual = 119204

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0    31     3   472     2     1   115  1440  1440  1440   941  Total:  5885
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.6.1 splitSLRCrossingNets | Checksum: 1d74783bd

Time (s): cpu = 01:06:17 ; elapsed = 00:29:30 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96773 ; free virtual = 119222

Phase 3.6.2 Place Remaining
Phase 3.6.2 Place Remaining | Checksum: 17aec1cdb

Time (s): cpu = 01:12:41 ; elapsed = 00:31:27 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96205 ; free virtual = 118653
Phase 3.6 Small Shape DP | Checksum: 17aec1cdb

Time (s): cpu = 01:12:53 ; elapsed = 00:31:37 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96204 ; free virtual = 118653

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17f20bb5d

Time (s): cpu = 01:13:23 ; elapsed = 00:32:06 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96252 ; free virtual = 118701

Phase 3.8 Fast Optimization
Phase 3.8 Fast Optimization | Checksum: 28384daba

Time (s): cpu = 01:23:45 ; elapsed = 00:33:48 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96277 ; free virtual = 118725
Phase 3 Detail Placement | Checksum: 28384daba

Time (s): cpu = 01:23:51 ; elapsed = 00:33:53 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96283 ; free virtual = 118731

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 256576d41

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.629 | TNS=-6419.710 |
Phase 1 Physical Synthesis Initialization | Checksum: 173e64203

Time (s): cpu = 00:01:50 ; elapsed = 00:00:21 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96356 ; free virtual = 118804
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[5].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-34] Processed net WRAPPER_INST/CL/top_ins/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0], inserted BUFG to drive 2944 loads.
INFO: [Place 46-34] Processed net WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[5].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[5].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-34] Processed net WRAPPER_INST/CL/top_ins/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[5].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[5].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-56] BUFG insertion identified 64 candidate nets. Inserted BUFG: 37, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 3, Skipped due to Illegal Netlist: 24.
Ending Physical Synthesis Task | Checksum: 1c02a5966

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96289 ; free virtual = 118738
Phase 4.1.1.1 BUFG Insertion | Checksum: 1491ddfff

Time (s): cpu = 01:42:03 ; elapsed = 00:40:07 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96338 ; free virtual = 118786

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-70] Processed net WRAPPER_INST/CL/rst_oBTC_sync_BUFG, BUFG replication was skipped in SLR 1 because FF driver could not be replicated.
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 1
Phase 4.1.1.2 BUFG Replication | Checksum: 1491ddfff

Time (s): cpu = 01:43:24 ; elapsed = 00:41:25 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96195 ; free virtual = 118643
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.200. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.200. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1332ac323

Time (s): cpu = 01:50:32 ; elapsed = 00:48:14 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96126 ; free virtual = 118574

Time (s): cpu = 01:50:32 ; elapsed = 00:48:14 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96134 ; free virtual = 118583
Phase 4.1 Post Commit Optimization | Checksum: 1332ac323

Time (s): cpu = 01:50:37 ; elapsed = 00:48:19 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96135 ; free virtual = 118583
Netlist sorting complete. Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.88 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96065 ; free virtual = 118513

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216b26910

Time (s): cpu = 01:53:11 ; elapsed = 00:49:57 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96152 ; free virtual = 118600

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                8x8|                2x2|
|___________|___________________|___________________|___________________|
|      South|                2x2|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 216b26910

Time (s): cpu = 01:53:25 ; elapsed = 00:50:10 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96161 ; free virtual = 118609
Phase 4.3 Placer Reporting | Checksum: 216b26910

Time (s): cpu = 01:53:37 ; elapsed = 00:50:22 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96160 ; free virtual = 118608

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96176 ; free virtual = 118624

Time (s): cpu = 01:53:37 ; elapsed = 00:50:23 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96176 ; free virtual = 118624
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0adc794

Time (s): cpu = 01:53:50 ; elapsed = 00:50:35 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96177 ; free virtual = 118625
Ending Placer Task | Checksum: 1b256153f

Time (s): cpu = 01:53:50 ; elapsed = 00:50:36 . Memory (MB): peak = 14365.461 ; gain = 4368.918 ; free physical = 96294 ; free virtual = 118742
INFO: [Common 17-83] Releasing license: Implementation
219 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:58:34 ; elapsed = 00:52:35 . Memory (MB): peak = 14365.461 ; gain = 5368.457 ; free physical = 97926 ; free virtual = 120375
get_timing_paths: Time (s): cpu = 00:10:21 ; elapsed = 00:01:39 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 97609 ; free virtual = 120057
	Completed: place_design (WNS=-0.198)
	################################

AWS FPGA: (22:13:23) - Routing design
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	route_design start time: [Tue Jun 08 22:13:23 2021]
	COMMAND: route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Critical Warnings, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 769be695 ConstDB: 0 ShapeSum: 583288bd RouteDB: e387a5ed

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 97407 ; free virtual = 119856
Phase 1 Build RT Design | Checksum: 14dd7f5e5

Time (s): cpu = 00:11:44 ; elapsed = 00:03:40 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 97689 ; free virtual = 120137
Post Restoration Checksum: NetGraph: 5572c4ad NumContArr: 6489ed83 Constraints: 180f51f8 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d20c0428

Time (s): cpu = 00:12:34 ; elapsed = 00:04:31 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 97267 ; free virtual = 119715

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d20c0428

Time (s): cpu = 00:12:49 ; elapsed = 00:04:46 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 97268 ; free virtual = 119716

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 122ed4da4

Time (s): cpu = 00:14:03 ; elapsed = 00:05:37 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 97229 ; free virtual = 119677

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f2e2901

Time (s): cpu = 00:22:38 ; elapsed = 00:08:18 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96612 ; free virtual = 119061
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=-1.318 | THS=-221.500|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 17bc9e8b7

Time (s): cpu = 00:41:26 ; elapsed = 00:12:20 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96562 ; free virtual = 119011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=-95.109| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 210bceb80

Time (s): cpu = 00:41:44 ; elapsed = 00:12:38 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96552 ; free virtual = 119000
Phase 2 Router Initialization | Checksum: 24eecbcb3

Time (s): cpu = 00:41:59 ; elapsed = 00:12:54 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96553 ; free virtual = 119001

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.003765 %
  Global Horizontal Routing Utilization  = 0.00419503 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 299427
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 204798
  Number of Partially Routed Nets     = 94629
  Number of Node Overlaps             = 1366


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 261994a3f

Time (s): cpu = 00:42:45 ; elapsed = 00:13:17 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96550 ; free virtual = 118998
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 17abdf67c

Time (s): cpu = 00:48:41 ; elapsed = 00:15:28 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96331 ; free virtual = 118780

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_3_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 60916
 Number of Nodes with overlaps = 3858
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 81
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_23_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_43_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.311 | TNS=-375.374| WHS=-0.101 | THS=-6.505 |

Phase 4.1 Global Iteration 0 | Checksum: 12ae75b4b

Time (s): cpu = 01:17:25 ; elapsed = 00:26:49 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96282 ; free virtual = 118730

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.301 | TNS=-368.275| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 206afa3fc

Time (s): cpu = 01:23:11 ; elapsed = 00:29:30 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96319 ; free virtual = 118768

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.308 | TNS=-362.484| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 25739dee0

Time (s): cpu = 01:24:36 ; elapsed = 00:30:31 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96323 ; free virtual = 118771
Phase 4 Rip-up And Reroute | Checksum: 25739dee0

Time (s): cpu = 01:24:51 ; elapsed = 00:30:46 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96324 ; free virtual = 118773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2161ab722

Time (s): cpu = 01:31:33 ; elapsed = 00:32:43 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96203 ; free virtual = 118651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.301 | TNS=-368.275| WHS=-0.001 | THS=-0.001 |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2456902b8

Time (s): cpu = 01:32:30 ; elapsed = 00:33:08 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96266 ; free virtual = 118715

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2456902b8

Time (s): cpu = 01:32:45 ; elapsed = 00:33:23 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96266 ; free virtual = 118715
Phase 5 Delay and Skew Optimization | Checksum: 2456902b8

Time (s): cpu = 01:33:00 ; elapsed = 00:33:38 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96266 ; free virtual = 118714

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24ddb3585

Time (s): cpu = 01:38:17 ; elapsed = 00:35:09 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96253 ; free virtual = 118701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.301 | TNS=-368.275| WHS=-0.001 | THS=-0.001 |

Phase 6.1 Hold Fix Iter | Checksum: 220c31fa3

Time (s): cpu = 01:39:10 ; elapsed = 00:36:00 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96250 ; free virtual = 118698
Phase 6 Post Hold Fix | Checksum: 2305e319f

Time (s): cpu = 01:39:26 ; elapsed = 00:36:16 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96249 ; free virtual = 118697

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 20eb020f4

Time (s): cpu = 01:46:12 ; elapsed = 00:38:17 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96154 ; free virtual = 118603

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.87879 %
  Global Horizontal Routing Utilization  = 4.66695 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.2817%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.8294%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.8846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.8846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 295130183

Time (s): cpu = 01:46:43 ; elapsed = 00:38:36 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96144 ; free virtual = 118592

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 295130183

Time (s): cpu = 01:46:59 ; elapsed = 00:38:52 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96136 ; free virtual = 118585

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 295130183

Time (s): cpu = 01:48:49 ; elapsed = 00:40:08 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96094 ; free virtual = 118543

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1ed6f76f5

Time (s): cpu = 01:54:11 ; elapsed = 00:41:41 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96049 ; free virtual = 118498
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.301 | TNS=-368.275| WHS=-0.001 | THS=-0.001 |

Phase 11 Post Router Timing | Checksum: 1ed6f76f5

Time (s): cpu = 01:54:26 ; elapsed = 00:41:56 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96050 ; free virtual = 118498
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 8.71392e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.301 | TNS=-359.828 | WHS=0.009 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1ed6f76f5

Time (s): cpu = 02:09:42 ; elapsed = 00:45:07 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95663 ; free virtual = 118112

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.301 | TNS=-359.828 | WHS=0.009 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[27].PE_inst/PE_reg_reg_n_0_[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.274. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/rst_oBTC_sync.
INFO: [Physopt 32-952] Improved path group WNS = -0.259. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[20].PE_inst/mul_reg_reg_n_0_[3][3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[19].PE_inst/mul_reg_reg_n_0_[2][7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/rst_oBTC_sync.
INFO: [Physopt 32-952] Improved path group WNS = -0.253. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.247. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[50].PE_inst/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.247. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/fsm2_gen/proc_counter_gen/pc[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.245. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.243. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[59].PE_inst/PE_reg_reg_n_0_[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.242. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[50].PE_inst/mul_reg_reg_n_0_[3][5].
INFO: [Physopt 32-952] Improved path group WNS = -0.234. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[21].PE_inst/mul_reg_reg_n_0_[0][1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[55].PE_inst/mul_reg_reg_n_0_[3][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.232. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.232. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[20].PE_inst/mul_reg_reg_n_0_[3][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.231. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[27].PE_inst/mul_reg_reg_n_0_[1][6].
INFO: [Physopt 32-952] Improved path group WNS = -0.225. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[34].PE_inst/mul_reg_reg_n_0_[3][6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[34].PE_inst/mul_reg_reg_n_0_[0][6].
INFO: [Physopt 32-952] Improved path group WNS = -0.225. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[47].PE_inst/mul_reg_reg_n_0_[2][5].
INFO: [Physopt 32-952] Improved path group WNS = -0.224. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[43].PE_inst/mul_reg_reg_n_0_[2][6].
INFO: [Physopt 32-952] Improved path group WNS = -0.224. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_extra_a3. Processed net: WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/SR[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.224 | TNS=-260.771 | WHS=0.004 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 25857f02b

Time (s): cpu = 02:17:55 ; elapsed = 00:48:20 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95571 ; free virtual = 118019
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95571 ; free virtual = 118019
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.224 | TNS=-260.771 | WHS=0.004 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 25857f02b

Time (s): cpu = 02:18:27 ; elapsed = 00:48:46 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95626 ; free virtual = 118074
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:28:24 ; elapsed = 00:57:45 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96347 ; free virtual = 118795
INFO: [Common 17-83] Releasing license: Implementation
266 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:34:01 ; elapsed = 01:00:05 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96347 ; free virtual = 118795
get_timing_paths: Time (s): cpu = 00:04:35 ; elapsed = 00:00:41 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 96399 ; free virtual = 118847
	Completed: route_design (WNS=-0.224)
	################################
	Writing route_design checkpoint: /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.post_route_design.dcp [Tue Jun 08 23:14:09 2021]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:20 ; elapsed = 00:00:51 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 94875 ; free virtual = 118523
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.post_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:30 ; elapsed = 00:02:51 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95949 ; free virtual = 118695
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:01:22 ; elapsed = 00:00:15 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95795 ; free virtual = 118541
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:02:07 ; elapsed = 00:00:22 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95792 ; free virtual = 118537
	Generating report files
report_utilization: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95771 ; free virtual = 118516
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
report_timing_summary: Time (s): cpu = 00:02:51 ; elapsed = 00:00:36 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95710 ; free virtual = 118456
	Generating route_status report
get_timing_paths: Time (s): cpu = 00:01:37 ; elapsed = 00:00:13 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95827 ; free virtual = 118573
report_timing_summary: Time (s): cpu = 00:02:37 ; elapsed = 00:00:37 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95717 ; free virtual = 118464
AWS FPGA: (23:19:48) - Writing final DCP to to_aws directory.
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:23 ; elapsed = 00:00:52 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 94275 ; free virtual = 118224
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_06_08-202958.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:34 ; elapsed = 00:02:55 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95338 ; free virtual = 118383
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:24 ; elapsed = 00:00:52 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 93958 ; free virtual = 118204
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/to_aws/21_06_08-202958.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:32 ; elapsed = 00:02:51 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 95029 ; free virtual = 118370
close_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 14365.461 ; gain = 0.000 ; free physical = 100839 ; free virtual = 124180
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Compress files for sending to AWS. "
AWS FPGA: (23:25:53) - Compress files for sending to AWS. 
# set manifest_file [open "$CL_DIR/build/checkpoints/to_aws/${timestamp}.manifest.txt" w]
# set hash [lindex [split [exec sha256sum $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp] ] 0]
# set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
# set vivado_version [string range [version -short] 0 5]
# puts "vivado_version is $vivado_version\n"
vivado_version is 2020.2

# puts $manifest_file "manifest_format_version=2\n"
# puts $manifest_file "pci_vendor_id=$vendor_id\n"
# puts $manifest_file "pci_device_id=$device_id\n"
# puts $manifest_file "pci_subsystem_id=$subsystem_id\n"
# puts $manifest_file "pci_subsystem_vendor_id=$subsystem_vendor_id\n"
# puts $manifest_file "dcp_hash=$hash\n"
# puts $manifest_file "shell_version=$shell_version\n"
# puts $manifest_file "dcp_file_name=${timestamp}.SH_CL_routed.dcp\n"
# puts $manifest_file "hdk_version=$hdk_version\n"
# puts $manifest_file "tool_version=v$vivado_version\n"
# puts $manifest_file "date=$timestamp\n"
# puts $manifest_file "clock_recipe_a=$clock_recipe_a\n"
# puts $manifest_file "clock_recipe_b=$clock_recipe_b\n"
# puts $manifest_file "clock_recipe_c=$clock_recipe_c\n"
# close $manifest_file
# if { [file exists $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar] } {
#         puts "Deleting old tar file with same name.";
#         file delete -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar
# }
# cd $CL_DIR/build/checkpoints
# tar::create to_aws/${timestamp}.Developer_CL.tar [glob to_aws/${timestamp}*]
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Finished creating final tar file in to_aws directory.";
AWS FPGA: (23:25:54) - Finished creating final tar file in to_aws directory.
# if {[string compare $notify_via_sns "1"] == 0} {
#   puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Calling notification script to send e-mail to $env(EMAIL)";
#   exec $env(AWS_FPGA_REPO_DIR)/shared/bin/scripts/notify_via_sns.py
# }
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Build complete.";
AWS FPGA: (23:25:54) - Build complete.
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 23:25:54 2021...
