
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.983131                       # Number of seconds simulated
sim_ticks                                3983130768500                       # Number of ticks simulated
final_tick                               3983130768500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28868                       # Simulator instruction rate (inst/s)
host_op_rate                                    55416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2299694646                       # Simulator tick rate (ticks/s)
host_mem_usage                                 850680                       # Number of bytes of host memory used
host_seconds                                  1732.03                       # Real time elapsed on the host
sim_insts                                    50000000                       # Number of instructions simulated
sim_ops                                      95981250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           36448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       414795136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          414831584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    413739112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       413739112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         51849392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            51853948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      51717389                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           51717389                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               9151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          104137966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104147116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          9151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       103872842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103872842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       103872842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              9151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         104137966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            208019958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    51853948                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   51717389                       # Number of write requests accepted
system.mem_ctrls.readBursts                  51853948                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 51717389                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             3318652672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               413816192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               414831584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            413739112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              45251489                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1009                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3240635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3240362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3240256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3239849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3240461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3240353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3238830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3239434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3239599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3240311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3241264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3242556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3242464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3242607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3242474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3242493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            404019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            404031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            404048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            404019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            403872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            403934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            403981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            404080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           404258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           404353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           404319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           404302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           404310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           404270                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3983130754500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              51853948                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3             51717389                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                51853942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 404111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 404113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 404113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 404113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 404113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 404113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 404113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 404112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4155686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    898.159362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   824.110741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.689063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46136      1.11%      1.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       141156      3.40%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75727      1.82%      6.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       288927      6.95%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       118475      2.85%     16.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       115958      2.79%     18.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        91111      2.19%     21.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        88362      2.13%     23.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3189834     76.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4155686                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       404112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.315682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    128.012736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.968504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       404105    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        404112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       404112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.020630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           404069     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        404112                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 228361977250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1200623502250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               259269740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4403.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23153.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       833.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 48153223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6010916                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38457.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              15706111680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8569803000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            202176959400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            20943392400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         260158445040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1358786191680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1197958202250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           3064299105450                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            769.320052                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1964114874250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  133005340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1886009901750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              15710844240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               8572385250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            202283390400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20955393360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         260158445040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1359542988090                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1197294345750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           3064517792130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            769.374956                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1963001092250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  133005340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1887121398000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  108                       # Number of system calls
system.cpu.numCycles                       7966261537                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000000                       # Number of instructions committed
system.cpu.committedOps                      95981250                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              95975785                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               51833393                       # Number of float alu accesses
system.cpu.num_func_calls                        7602                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      6532565                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     95975785                       # number of integer instructions
system.cpu.num_fp_insts                      51833393                       # number of float instructions
system.cpu.num_int_register_reads           219093278                       # number of times the integer registers were read
system.cpu.num_int_register_writes           37404612                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             51836929                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                4221                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             34496135                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29304313                       # number of times the CC registers were written
system.cpu.num_mem_refs                      53378424                       # number of memory refs
system.cpu.num_load_insts                     1350127                       # Number of load instructions
system.cpu.num_store_insts                   52028297                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 7966261537                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6543945                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1613      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  42596797     44.38%     44.38% # Class of executed instruction
system.cpu.op_class::IntMult                      725      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3670      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::MemRead                  1350127      1.41%     45.79% # Class of executed instruction
system.cpu.op_class::MemWrite                52028297     54.21%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   95981250                       # Class of executed instruction
system.cpu.dcache.tags.replacements          51833032                       # number of replacements
system.cpu.dcache.tags.tagsinuse         16368.820744                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1529437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          51849416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              0.029498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        9264118500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 16368.820744                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2        11739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         158607122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        158607122                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1349371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1349371                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       160743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         160743                       # number of WriteReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data        19323                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        19323                       # number of WriteLineReq hits
system.cpu.dcache.demand_hits::cpu.data       1510114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1510114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1510114                       # number of overall hits
system.cpu.dcache.overall_hits::total         1510114                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1128                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        18819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18819                       # number of WriteReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data     51829469                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total     51829469                       # number of WriteLineReq misses
system.cpu.dcache.demand_misses::cpu.data        19947                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19947                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        19947                       # number of overall misses
system.cpu.dcache.overall_misses::total         19947                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     88318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88318500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1449368000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1449368000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 3908954491000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 3908954491000                       # number of WriteLineReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1537686500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1537686500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1537686500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1537686500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1350499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1350499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       179562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       179562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data     51848792                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total     51848792                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1530061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1530061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1530061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1530061                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000835                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.104805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.104805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.999627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013037                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78296.542553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78296.542553                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77016.207025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77016.207025                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 75419.535766                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 75419.535766                       # average WriteLineReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77088.609816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77088.609816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77088.609816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77088.609816                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     51832099                       # number of writebacks
system.cpu.dcache.writebacks::total          51832099                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1128                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        18819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data     51829469                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total     51829469                       # number of WriteLineReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        19947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19947                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     87190500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     87190500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1430549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1430549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 3857125022000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 3857125022000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1517739500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1517739500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1517739500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1517739500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.104805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.104805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.999627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013037                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77296.542553                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77296.542553                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76016.207025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76016.207025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 74419.535766                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 74419.535766                       # average WriteLineReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76088.609816                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76088.609816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76088.609816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76088.609816                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               113                       # number of replacements
system.cpu.icache.tags.tagsinuse          2803.909879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70763946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15413.623611                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  2803.909879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.171137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.171137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         4478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         4478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.273315                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         141541665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        141541665                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     70763946                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70763946                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70763946                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70763946                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70763946                       # number of overall hits
system.cpu.icache.overall_hits::total        70763946                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4591                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4591                       # number of overall misses
system.cpu.icache.overall_misses::total          4591                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    345937500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    345937500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    345937500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    345937500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    345937500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    345937500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     70768537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     70768537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     70768537                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     70768537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     70768537                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     70768537                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75351.230669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75351.230669                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75351.230669                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75351.230669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75351.230669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75351.230669                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4591                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4591                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    341346500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    341346500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    341346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    341346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    341346500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    341346500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74351.230669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74351.230669                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74351.230669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74351.230669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74351.230669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74351.230669                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  51722953                       # number of replacements
system.l2.tags.tagsinuse                 114289.466815                       # Cycle average of tags in use
system.l2.tags.total_refs                        1051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  51837641                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.000020                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    114279.356357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.675623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          2.434835                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.871882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.871959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        114688                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3       101644                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 207373081                       # Number of tag accesses
system.l2.tags.data_accesses                207373081                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     51832099                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         51832099                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.InvalidateReq_hits::cpu.data             12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.demand_hits::cpu.inst                    35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       47                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   35                       # number of overall hits
system.l2.overall_hits::cpu.data                   12                       # number of overall hits
system.l2.overall_hits::total                      47                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            18816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18816                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4556                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1119                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::cpu.data     51829457                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total        51829457                       # number of InvalidateReq misses
system.l2.demand_misses::cpu.inst                4556                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               19935                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24491                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4556                       # number of overall misses
system.l2.overall_misses::cpu.data              19935                       # number of overall misses
system.l2.overall_misses::total                 24491                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1402289000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1402289000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    334092500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    334092500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     85401000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     85401000                       # number of ReadSharedReq miss cycles
system.l2.InvalidateReq_miss_latency::cpu.data 3779380692500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total 3779380692500                       # number of InvalidateReq miss cycles
system.l2.demand_miss_latency::cpu.inst     334092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1487690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1821782500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    334092500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1487690000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1821782500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     51832099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     51832099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          18819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::cpu.data     51829469                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total      51829469                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4591                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             19947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24538                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4591                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            19947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24538                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999841                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.992376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992376                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.992021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992021                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::cpu.data     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     1.000000                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::cpu.inst         0.992376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998085                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.992376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998085                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 74526.413690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74526.413690                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 73330.223881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73330.223881                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76319.034853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76319.034853                       # average ReadSharedReq miss latency
system.l2.InvalidateReq_avg_miss_latency::cpu.data 72919.550218                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 72919.550218                       # average InvalidateReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 73330.223881                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74627.037873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74385.794782                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 73330.223881                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74627.037873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74385.794782                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             51717389                       # number of writebacks
system.l2.writebacks::total                  51717389                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          172                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           172                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18816                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4556                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1119                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::cpu.data     51829457                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total     51829457                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          19935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         19935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24491                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1214129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1214129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    288532500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    288532500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     74211000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     74211000                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::cpu.data 3261086122500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 3261086122500                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    288532500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1288340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1576872500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    288532500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1288340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1576872500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.992376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.992021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992021                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::cpu.data     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.992376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.992376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998085                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 64526.413690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64526.413690                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63330.223881                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63330.223881                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66319.034853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66319.034853                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::cpu.data 62919.550218                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 62919.550218                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63330.223881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64627.037873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64385.794782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63330.223881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64627.037873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64385.794782                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               5675                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     51717389                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1009                       # Transaction distribution
system.membus.trans_dist::ReadExReq          51848273                       # Transaction distribution
system.membus.trans_dist::ReadExResp         51848273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    155426294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    155426294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              155426294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    828570696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    828570696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               828570696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         103572346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               103572346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           103572346                       # Request fanout histogram
system.membus.reqLayer2.occupancy        155289739000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       117516408750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    103687152                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     51833145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4727                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4727                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              5719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    103549488                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18819                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4591                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq     51829469                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp     51829469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    155531864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             155541159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    414816368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              414854000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51722953                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        103576960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006755                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103572233    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4727      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          103576960                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        77759682000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25934681500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
