{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 10:16:20 2019 " "Info: Processing started: Tue Jul 09 10:16:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Q\[1\]~reg0 register Q\[5\]~reg0 272.93 MHz 3.664 ns Internal " "Info: Clock \"clk\" has Internal fmax of 272.93 MHz between source register \"Q\[1\]~reg0\" and destination register \"Q\[5\]~reg0\" (period= 3.664 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.399 ns + Longest register register " "Info: + Longest register to register delay is 3.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[1\]~reg0 1 REG LCFF_X15_Y4_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 7; REG Node = 'Q\[1\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.370 ns) 0.844 ns Equal0~0 2 COMB LCCOMB_X15_Y4_N22 1 " "Info: 2: + IC(0.474 ns) + CELL(0.370 ns) = 0.844 ns; Loc. = LCCOMB_X15_Y4_N22; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { Q[1]~reg0 Equal0~0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 1.417 ns Equal0~1 3 COMB LCCOMB_X15_Y4_N4 6 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 1.417 ns; Loc. = LCCOMB_X15_Y4_N4; Fanout = 6; COMB Node = 'Equal0~1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Equal0~0 Equal0~1 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.206 ns) 2.309 ns Q~72 4 COMB LCCOMB_X14_Y4_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.206 ns) = 2.309 ns; Loc. = LCCOMB_X14_Y4_N4; Fanout = 1; COMB Node = 'Q~72'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Equal0~1 Q~72 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.624 ns) 3.291 ns Q~74 5 COMB LCCOMB_X14_Y4_N10 1 " "Info: 5: + IC(0.358 ns) + CELL(0.624 ns) = 3.291 ns; Loc. = LCCOMB_X14_Y4_N10; Fanout = 1; COMB Node = 'Q~74'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Q~72 Q~74 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.399 ns Q\[5\]~reg0 6 REG LCFF_X14_Y4_N11 9 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.399 ns; Loc. = LCFF_X14_Y4_N11; Fanout = 9; REG Node = 'Q\[5\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Q~74 Q[5]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.514 ns ( 44.54 % ) " "Info: Total cell delay = 1.514 ns ( 44.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 55.46 % ) " "Info: Total interconnect delay = 1.885 ns ( 55.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { Q[1]~reg0 Equal0~0 Equal0~1 Q~72 Q~74 Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.399 ns" { Q[1]~reg0 {} Equal0~0 {} Equal0~1 {} Q~72 {} Q~74 {} Q[5]~reg0 {} } { 0.000ns 0.474ns 0.367ns 0.686ns 0.358ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns Q\[5\]~reg0 3 REG LCFF_X14_Y4_N11 9 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N11; Fanout = 9; REG Node = 'Q\[5\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl Q[5]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} Q[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.737 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns Q\[1\]~reg0 3 REG LCFF_X15_Y4_N17 7 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 7; REG Node = 'Q\[1\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} Q[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { Q[1]~reg0 Equal0~0 Equal0~1 Q~72 Q~74 Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.399 ns" { Q[1]~reg0 {} Equal0~0 {} Equal0~1 {} Q~72 {} Q~74 {} Q[5]~reg0 {} } { 0.000ns 0.474ns 0.367ns 0.686ns 0.358ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} Q[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q\[5\]~reg0 EN clk 0.953 ns register " "Info: tsu for register \"Q\[5\]~reg0\" (data pin = \"EN\", clock pin = \"clk\") is 0.953 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.729 ns + Longest pin register " "Info: + Longest pin to register delay is 3.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns EN 1 PIN PIN_91 9 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 9; PIN Node = 'EN'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.855 ns) 3.729 ns Q\[5\]~reg0 2 REG LCFF_X14_Y4_N11 9 " "Info: 2: + IC(1.764 ns) + CELL(0.855 ns) = 3.729 ns; Loc. = LCFF_X14_Y4_N11; Fanout = 9; REG Node = 'Q\[5\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { EN Q[5]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 52.70 % ) " "Info: Total cell delay = 1.965 ns ( 52.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.764 ns ( 47.30 % ) " "Info: Total interconnect delay = 1.764 ns ( 47.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { EN Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.729 ns" { EN {} EN~combout {} Q[5]~reg0 {} } { 0.000ns 0.000ns 1.764ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns Q\[5\]~reg0 3 REG LCFF_X14_Y4_N11 9 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N11; Fanout = 9; REG Node = 'Q\[5\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl Q[5]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} Q[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { EN Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.729 ns" { EN {} EN~combout {} Q[5]~reg0 {} } { 0.000ns 0.000ns 1.764ns } { 0.000ns 1.110ns 0.855ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl Q[5]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} Q[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[1\] Q\[1\]~reg0 8.279 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[1\]\" through register \"Q\[1\]~reg0\" is 8.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.737 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns Q\[1\]~reg0 3 REG LCFF_X15_Y4_N17 7 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 7; REG Node = 'Q\[1\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns + Longest register pin " "Info: + Longest register to pin delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[1\]~reg0 1 REG LCFF_X15_Y4_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 7; REG Node = 'Q\[1\]~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1]~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.172 ns) + CELL(3.066 ns) 5.238 ns Q\[1\] 2 PIN PIN_28 0 " "Info: 2: + IC(2.172 ns) + CELL(3.066 ns) = 5.238 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { Q[1]~reg0 Q[1] } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 58.53 % ) " "Info: Total cell delay = 3.066 ns ( 58.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 41.47 % ) " "Info: Total interconnect delay = 2.172 ns ( 41.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { Q[1]~reg0 Q[1] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { Q[1]~reg0 {} Q[1] {} } { 0.000ns 2.172ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { Q[1]~reg0 Q[1] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { Q[1]~reg0 {} Q[1] {} } { 0.000ns 2.172ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Cout~reg0 EN clk -0.407 ns register " "Info: th for register \"Cout~reg0\" (data pin = \"EN\", clock pin = \"clk\") is -0.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.737 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns Cout~reg0 3 REG LCFF_X15_Y4_N1 2 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 2; REG Node = 'Cout~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk~clkctrl Cout~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl Cout~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} Cout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.450 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns EN 1 PIN PIN_91 9 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 9; PIN Node = 'EN'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.616 ns) 3.342 ns Cout~1 2 COMB LCCOMB_X15_Y4_N0 1 " "Info: 2: + IC(1.616 ns) + CELL(0.616 ns) = 3.342 ns; Loc. = LCCOMB_X15_Y4_N0; Fanout = 1; COMB Node = 'Cout~1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { EN Cout~1 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.450 ns Cout~reg0 3 REG LCFF_X15_Y4_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.450 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 2; REG Node = 'Cout~reg0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Cout~1 Cout~reg0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 53.16 % ) " "Info: Total cell delay = 1.834 ns ( 53.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.616 ns ( 46.84 % ) " "Info: Total interconnect delay = 1.616 ns ( 46.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.450 ns" { EN Cout~1 Cout~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.450 ns" { EN {} EN~combout {} Cout~1 {} Cout~reg0 {} } { 0.000ns 0.000ns 1.616ns 0.000ns } { 0.000ns 1.110ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl Cout~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} Cout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.450 ns" { EN Cout~1 Cout~reg0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.450 ns" { EN {} EN~combout {} Cout~1 {} Cout~reg0 {} } { 0.000ns 0.000ns 1.616ns 0.000ns } { 0.000ns 1.110ns 0.616ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 10:16:20 2019 " "Info: Processing ended: Tue Jul 09 10:16:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
