// Seed: 160941481
module module_0;
  id_1 :
  assert property (@(posedge id_1) -1 + id_1)
  else $unsigned(34);
  ;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output uwire id_2,
    input wire id_3,
    output wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    output uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    output uwire id_13,
    output supply0 id_14,
    input tri id_15,
    input tri id_16
);
  wire id_18;
  assign id_13 = id_3 ** id_12 - -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_19;
  ;
  logic id_20;
  logic [1 : 1] id_21;
endmodule
