--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    4.447(R)|      SLOW  |   -1.230(R)|      FAST  |CLK_50M           |   0.000|
RST_N       |    3.558(R)|      SLOW  |   -1.124(R)|      FAST  |CLK_50M           |   0.000|
SPI_MOSI    |    2.946(R)|      SLOW  |   -1.093(R)|      FAST  |CLK_50M           |   0.000|
SPI_SCK     |    2.815(R)|      SLOW  |   -1.030(R)|      FAST  |CLK_50M           |   0.000|
SPI_SS      |    2.697(R)|      SLOW  |   -0.939(R)|      FAST  |CLK_50M           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_EXT to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
TMDS1_CLOCK_N    |        10.701(R)|      SLOW  |         5.943(R)|      FAST  |clock_tmds        |   0.000|
TMDS1_CLOCK_P    |        10.659(R)|      SLOW  |         5.927(R)|      FAST  |clock_tmds        |   0.000|
TMDS1_NEGATIVE<0>|        10.752(R)|      SLOW  |         5.994(R)|      FAST  |clock_tmds        |   0.000|
TMDS1_NEGATIVE<1>|        10.701(R)|      SLOW  |         5.943(R)|      FAST  |clock_tmds        |   0.000|
TMDS1_NEGATIVE<2>|        10.752(R)|      SLOW  |         5.994(R)|      FAST  |clock_tmds        |   0.000|
TMDS1_POSITIVE<0>|        10.710(R)|      SLOW  |         5.978(R)|      FAST  |clock_tmds        |   0.000|
TMDS1_POSITIVE<1>|        10.659(R)|      SLOW  |         5.927(R)|      FAST  |clock_tmds        |   0.000|
TMDS1_POSITIVE<2>|        10.710(R)|      SLOW  |         5.978(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_CLOCK_N    |        10.752(R)|      SLOW  |         5.994(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_CLOCK_P    |        10.710(R)|      SLOW  |         5.978(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_NEGATIVE<0>|        10.701(R)|      SLOW  |         5.943(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_NEGATIVE<1>|        10.752(R)|      SLOW  |         5.994(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_NEGATIVE<2>|        10.701(R)|      SLOW  |         5.943(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_POSITIVE<0>|        10.659(R)|      SLOW  |         5.927(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_POSITIVE<1>|        10.710(R)|      SLOW  |         5.978(R)|      FAST  |clock_tmds        |   0.000|
TMDS2_POSITIVE<2>|        10.659(R)|      SLOW  |         5.927(R)|      FAST  |clock_tmds        |   0.000|
sync_out_1       |        14.283(R)|      SLOW  |         8.303(R)|      FAST  |clock_pix         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLOCK_IN to Pad
------------+-----------------+------------+-----------------+------------+-----------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                       | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)      | Phase  |
------------+-----------------+------------+-----------------+------------+-----------------------+--------+
LED<0>      |         6.089(R)|      SLOW  |         3.497(R)|      FAST  |CLK_50M                |   0.000|
LED<1>      |         6.149(R)|      SLOW  |         3.522(R)|      FAST  |CLK_50M                |   0.000|
LED<2>      |         6.116(R)|      SLOW  |         3.473(R)|      FAST  |CLK_50M                |   0.000|
LED<3>      |         6.040(R)|      SLOW  |         3.448(R)|      FAST  |CLK_50M                |   0.000|
LED<4>      |         6.244(R)|      SLOW  |         3.681(R)|      FAST  |CLK_50M                |   0.000|
LED<5>      |         6.428(R)|      SLOW  |         3.811(R)|      FAST  |CLK_50M                |   0.000|
LED<6>      |         6.149(R)|      SLOW  |         3.522(R)|      FAST  |CLK_50M                |   0.000|
LED<7>      |         6.254(R)|      SLOW  |         3.583(R)|      FAST  |CLK_50M                |   0.000|
SCL         |        17.128(R)|      SLOW  |        12.742(R)|      FAST  |PROGAMMABLE_OSC/clk_40m|   0.000|
SPI_MISO    |         7.555(R)|      SLOW  |         3.787(R)|      FAST  |CLK_50M                |   0.000|
------------+-----------------+------------+-----------------+------------+-----------------------+--------+

Clock sync_in_1 to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
sync_out_2  |        10.562(R)|      SLOW  |         5.616(R)|      FAST  |sync_in_1_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock CLOCK_EXT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_EXT      |    8.806|    5.571|         |         |
CLOCK_IN       |    4.268|         |         |         |
sync_in_1      |   11.605|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_IN       |    5.464|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    8.550|
---------------+---------------+---------+


Analysis completed Sat Apr 27 10:54:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



