
module pl_reg_fd (
    input  				 clk,reset
    input      [31:0] InstrF, PCF, PCPlus4F,
    output reg [31:0] InstrD, PCD, PCPlus4D
);

initial begin
    InstrD = 32'd0; 
	 PCD = 32'd0; 
	 PCPlus4D = 32'd0;
end

always @(posedge clk) begin
    if (reset) 
	 begin
        InstrD <= 0; PCD <= 0; PCPlus4D <= 0;
    end 
	 else 
	 begin
        InstrD <= InstrF; 
		  PCD <= PCF;
        PCPlus4D <= PCPlus4F;
    end
end

endmodule
