INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/top_dbg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dbg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
WARNING: [VRFC 10-1315] redeclaration of ansi port dbusout is not allowed [C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/system.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbusin is not allowed [C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/system.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/system.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port address_mem is not allowed [C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/system.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port latchout is not allowed [C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/system.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port iom is not allowed [C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/system.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-756] identifier width is used before its declaration [C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/latch.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/new/i8255dbg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i8255dbg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Josh/432L-1/432L-1.srcs/sources_1/imports/432-1/system_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system
