// Seed: 742960291
macromodule module_0;
  wire id_1;
  assign module_3.id_11 = 0;
  assign module_2.id_3  = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5
);
  assign #id_7 id_1 = (1'h0);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri id_3,
    output tri1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output wand id_7,
    input wand id_8,
    input supply0 id_9,
    output wire id_10,
    output wire id_11,
    input wand id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri id_15,
    output tri0 id_16,
    output wand id_17,
    input supply0 id_18,
    input supply0 id_19,
    output uwire id_20,
    input tri id_21,
    input wire id_22,
    input wor id_23,
    input tri0 id_24,
    output tri id_25,
    input supply0 id_26,
    input tri0 id_27,
    input tri0 id_28,
    input supply1 id_29,
    input wor id_30,
    output wand id_31,
    input tri0 id_32,
    output wand id_33,
    input supply1 id_34
);
  assign id_33 = id_29;
  initial begin : LABEL_0
    $clog2(32);
    ;
  end
  module_0 modCall_1 ();
endmodule
