#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 04 14:32:26 2017
# Process ID: 8996
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19384 C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula6\Ex4\Ex4.xpr
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/vivado.log
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 790.816 ; gain = 108.754
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:clock_divider:1.0 - clock_divider_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:user:EightDisplayControl:1.0 - EightDisplayControl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:user:ramControl:1.0 - ramControl_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:AverageFSM:1.0 - AverageFSM_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /btnC(rst) and /AverageFSM_0/btnC(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ramControl_0/clk_d(undef) and /blk_mem_gen_0/clka(clk)
Successfully read diagram <design_1> from BD file <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 854.371 ; gain = 42.348
create_project meu_ex5 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5 -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 934.395 ; gain = 26.020
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
current_project Ex4
close_project
create_bd_design "design_1"
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 941.078 ; gain = 6.684
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:max_min_keypad:1.0 max_min_keypad_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_bd_cell: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.695 ; gain = 116.441
endgroup
set_property location {1 23 -213} [get_bd_cells blk_mem_gen_0]
set_property location {2 315 -261} [get_bd_cells max_min_keypad_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex1.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Aula3/Aula3_estudo_ex4/coe/aula6_ex1.coe'
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property location {0.5 -43 -194} [get_bd_cells c_counter_binary_0]
set_property -dict [list CONFIG.Output_Width {4}] [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
set_property location {1.5 -2 -189} [get_bd_cells c_counter_binary_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {0.5 -109 -238} [get_bd_cells clock_divider_0]
set_property location {2 104 -126} [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_counter_binary_0/CLK]
set_property location {1 -84 -226} [get_bd_cells clock_divider_0]
create_bd_port -dir I -type clk clk
set_property location {-229 -257} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys'.
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:Get2DigitsN:1.0 Get2DigitsN_0
endgroup
set_property location {4 303 -402} [get_bd_cells Get2DigitsN_0]
set_property location {5 746 -313} [get_bd_cells max_min_keypad_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {6 745 -518} [get_bd_cells EightDisplayControl_0]
set_property location {5.5 1099 -432} [get_bd_cells EightDisplayControl_0]
set_property location {5 772 -409} [get_bd_cells max_min_keypad_0]
set_property location {4.5 740 -354} [get_bd_cells max_min_keypad_0]
set_property location {6 1048 -348} [get_bd_cells EightDisplayControl_0]
create_bd_port -dir O -from 7 -to 0 an
set_property location {1258 -395} [get_bd_ports an]
set_property location {1295 -389} [get_bd_ports an]
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
create_bd_port -dir O -from 6 -to 0 seg
set_property location {1264 -316} [get_bd_ports seg]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_port -dir I -from 3 -to 0 din
set_property location {-247 -370} [get_bd_ports din]
connect_bd_net [get_bd_ports din] [get_bd_pins Get2DigitsN_0/din]
create_bd_port -dir I -from 0 -to 0 btnC
set_property location {-262 -434} [get_bd_ports btnC]
connect_bd_net [get_bd_ports btnC] [get_bd_pins Get2DigitsN_0/btn]
connect_bd_net [get_bd_ports clk] [get_bd_pins Get2DigitsN_0/clk]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_port -dir I -type rst btnL
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnL]
set_property location {-220 -573} [get_bd_ports btnL]
connect_bd_net [get_bd_ports btnL] [get_bd_pins max_min_keypad_0/btnL]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btnL(rst) and /max_min_keypad_0/btnL(undef)
create_bd_port -dir I -type rst btnR
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnR]
connect_bd_net [get_bd_ports btnR] [get_bd_pins max_min_keypad_0/btnR]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btnR(rst) and /max_min_keypad_0/btnR(undef)
set_property location {-224 -542} [get_bd_ports btnR]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins max_min_keypad_0/data]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins max_min_keypad_0/addr]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins max_min_keypad_0/addr]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins max_min_keypad_0/data]'
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins max_min_keypad_0/data]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins max_min_keypad_0/addr]
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins max_min_keypad_0/limit]
set_property location {6.5 1530 -351} [get_bd_cells EightDisplayControl_0]
set_property location {5.5 1291 -354} [get_bd_cells EightDisplayControl_0]
set_property location {5 786 -226} [get_bd_cells max_min_keypad_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {5.5 1003 -218} [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_FROM {3} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
set_property location {6.5 1044 -223} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins max_min_keypad_0/out_data] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins EightDisplayControl_0/rightR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {6 1020 -319} [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins max_min_keypad_0/out_addr] [get_bd_pins xlslice_1/Din]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins max_min_keypad_0/out_addr] [get_bd_pins xlslice_1/Din]'
connect_bd_net [get_bd_pins max_min_keypad_0/out_data] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins EightDisplayControl_0/near_rightR]
create_bd_port -dir O -from 3 -to 0 led
set_property location {1701 -167} [get_bd_ports led]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property location {8 1414 -144} [get_bd_cells c_addsub_0]
startgroup
set_property -dict [list CONFIG.B_Width.VALUE_SRC USER CONFIG.A_Width.VALUE_SRC USER CONFIG.B_Type.VALUE_SRC USER CONFIG.A_Type.VALUE_SRC USER] [get_bd_cells c_addsub_0]
set_property -dict [list CONFIG.A_Width {4} CONFIG.B_Width {4} CONFIG.Add_Mode {Subtract} CONFIG.Latency {0} CONFIG.B_Constant {true} CONFIG.B_Value {0001} CONFIG.CE {false} CONFIG.Out_Width {4}] [get_bd_cells c_addsub_0]
endgroup
connect_bd_net [get_bd_pins max_min_keypad_0/out_addr] [get_bd_pins c_addsub_0/A]
connect_bd_net [get_bd_ports led] [get_bd_pins c_addsub_0/S]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_port -dir O -from 3 -to 0 dout
set_property location {1681 -526} [get_bd_ports dout]
connect_bd_net [get_bd_ports dout] [get_bd_pins Get2DigitsN_0/dout]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {6 1103 -416} [get_bd_cells xlslice_2]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_FROM {3} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_2]
endgroup
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins xlslice_2/Din]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins EightDisplayControl_0/near_leftL]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3
endgroup
set_property location {6 1160 -557} [get_bd_cells xlslice_3]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_3]
endgroup
set_property location {3 324 -399} [get_bd_cells Get2DigitsN_0]
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins EightDisplayControl_0/leftL]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1761] Reset pin '/clock_divider_0/reset' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/clock_divider_0/clk
/clock_divider_0/divided_clk

INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /clock_divider_0/divided_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clock_divider_0_0_divided_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/EightDisplayControl_0/near_rightL
/EightDisplayControl_0/rightL
/EightDisplayControl_0/leftR
/EightDisplayControl_0/near_leftR

VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/EightDisplayControl_0/near_rightL
/EightDisplayControl_0/rightL
/EightDisplayControl_0/leftR
/EightDisplayControl_0/near_leftR

VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block max_min_keypad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd' to 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block Get2DigitsN_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block EightDisplayControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.867 ; gain = 33.871
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block max_min_keypad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd' to 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block Get2DigitsN_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block EightDisplayControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys'.
remove_files  -fileset constrs_1 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/ex6_5/ex6_5/ex6_5.srcs/constrs_1/imports/Nexys4_Master.xdc
import_files -fileset constrs_1 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/ex6_5/ex6_5/ex6_5.srcs/constrs_1/imports/Nexys4_Master.xdc
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block max_min_keypad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd' to 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block Get2DigitsN_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block EightDisplayControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys} {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/KeyPadNexys4}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/KeyPadNexys4'.
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys'.
set_property  ip_repo_paths  c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep'.
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets Get2DigitsN_0_dout] [get_bd_nets btnC_1] [get_bd_nets din_1] [get_bd_cells Get2DigitsN_0]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:Get2DigitsN:1.0 Get2DigitsN_0
endgroup
set_property location {4.5 491 -398} [get_bd_cells Get2DigitsN_0]
connect_bd_net [get_bd_ports din] [get_bd_pins Get2DigitsN_0/din]
connect_bd_net [get_bd_ports clk] [get_bd_pins Get2DigitsN_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins Get2DigitsN_0/btn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /Get2DigitsN_0/btn(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports clk] [get_bd_pins Get2DigitsN_0/btn]'
connect_bd_net [get_bd_ports btnC] [get_bd_pins Get2DigitsN_0/btn]
connect_bd_net [get_bd_ports dout] [get_bd_pins Get2DigitsN_0/dout]
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins max_min_keypad_0/limit]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1761] Reset pin '/clock_divider_0/reset' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/clock_divider_0/clk
/clock_divider_0/divided_clk

INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /clock_divider_0/divided_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clock_divider_0_0_divided_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/EightDisplayControl_0/near_rightL
/EightDisplayControl_0/rightL
/EightDisplayControl_0/leftR
/EightDisplayControl_0/near_leftR

VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/EightDisplayControl_0/near_rightL
/EightDisplayControl_0/rightL
/EightDisplayControl_0/leftR
/EightDisplayControl_0/near_leftR

VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block max_min_keypad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EightDisplayControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys/Get2DigitsNexys.srcs/sources_1/imports/ZyBo2017/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd' to 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Get2DigitsN_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block Get2DigitsN_0 
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 05 00:22:45 2017...
