// Seed: 2478453541
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6,
    input tri0 id_7,
    input wor id_8
);
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    output tri1 id_7,
    output uwire id_8,
    input uwire id_9,
    input wor id_10
);
  wire id_12;
  assign id_6 = -1;
  integer id_13, id_14;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_5,
      id_7,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
