Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 16 22:56:38 2024
| Host         : DESKTOP-751E0DS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentTop_timing_summary_routed.rpt -pb SevenSegmentTop_timing_summary_routed.pb -rpx SevenSegmentTop_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 3.897ns (52.632%)  route 3.507ns (47.368%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.639     2.577    sw_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.152     2.729 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.867     4.596    seg_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.807     7.404 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.404    seg[0]
    U14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 3.888ns (52.579%)  route 3.507ns (47.421%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.647     2.584    sw_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.152     2.736 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.860     4.596    seg_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.799     7.396 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.396    seg[2]
    V13                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 3.902ns (53.953%)  route 3.330ns (46.047%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.658     2.596    sw_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.154     2.750 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.422    seg_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         2.810     7.231 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.231    seg[6]
    W13                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 3.655ns (50.997%)  route 3.512ns (49.003%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.647     2.584    sw_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.708 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.574    seg_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     7.167 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.167    seg[1]
    V14                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 3.669ns (51.439%)  route 3.464ns (48.561%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.653     2.590    sw_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.124     2.714 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.811     4.526    seg_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     7.133 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.133    seg[4]
    U15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 3.659ns (52.390%)  route 3.325ns (47.610%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.658     2.596    sw_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.124     2.720 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.387    seg_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.598     6.985 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.985    seg[5]
    W14                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 3.659ns (52.499%)  route 3.311ns (47.501%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.639     2.577    sw_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.372    seg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     6.970 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.970    seg[3]
    U16                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 3.674ns (53.755%)  route 3.161ns (46.245%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.259     2.195    sw_IBUF[5]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.319 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.902     4.221    an_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.835 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.835    an[1]
    V15                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 3.674ns (55.365%)  route 2.962ns (44.635%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.250     2.189    sw_IBUF[7]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.313 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.025    an_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         2.612     6.637 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.637    an[3]
    W16                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.661ns (55.403%)  route 2.947ns (44.597%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.274     2.213    sw_IBUF[4]
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.337 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.010    an_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         2.599     6.609 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.609    an[0]
    W15                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.315ns (61.796%)  route 0.813ns (38.204%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.496     0.651    sw_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.045     0.696 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.317     1.014    seg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     2.129 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.129    seg[3]
    U16                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.324ns (61.350%)  route 0.834ns (38.650%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.407     0.572    sw_IBUF[6]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.617 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.044    an_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.158 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.158    an[2]
    W17                                                               r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.329ns (61.428%)  route 0.834ns (38.572%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.492     0.660    sw_IBUF[4]
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.705 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.047    an_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         1.116     2.163 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.163    an[0]
    W15                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.341ns (61.797%)  route 0.829ns (38.203%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.472     0.640    sw_IBUF[7]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.685 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.042    an_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.171 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.171    an[3]
    W16                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.326ns (60.954%)  route 0.850ns (39.046%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.517     0.684    sw_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.729 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.333     1.061    seg_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.176 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.176    seg[5]
    W14                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.345ns (61.202%)  route 0.853ns (38.798%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.460     0.635    sw_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.045     0.680 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.073    seg_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.197 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.197    seg[4]
    U15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.311ns (59.295%)  route 0.900ns (40.705%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.495     0.650    sw_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.695 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.101    seg_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.212 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.212    seg[1]
    V14                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.341ns (59.794%)  route 0.902ns (40.206%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.485     0.650    sw_IBUF[5]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.695 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.112    an_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.243 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.243    an[1]
    V15                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.406ns (62.608%)  route 0.840ns (37.392%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.517     0.684    sw_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.051     0.735 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.323     1.057    seg_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         1.189     2.246 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.246    seg[6]
    W13                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.380ns (60.280%)  route 0.909ns (39.720%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.495     0.650    sw_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.048     0.698 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.113    seg_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.176     2.289 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.289    seg[2]
    V13                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





