
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038321                       # Number of seconds simulated
sim_ticks                                 38320575705                       # Number of ticks simulated
final_tick                               567884955642                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263959                       # Simulator instruction rate (inst/s)
host_op_rate                                   339493                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2331423                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928724                       # Number of bytes of host memory used
host_seconds                                 16436.56                       # Real time elapsed on the host
sim_insts                                  4338571333                       # Number of instructions simulated
sim_ops                                    5580094167                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3949952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2863616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4179840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1081216                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12081792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2302848                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2302848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30859                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22372                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        32655                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8447                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 94389                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17991                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17991                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    103076531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74727896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    109075606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        56784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28215025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               315282111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50104                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        56784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60094295                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60094295                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60094295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    103076531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74727896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    109075606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        56784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28215025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              375376406                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91895866                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31008245                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25433574                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2020331                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13157786                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100638                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159880                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87301                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32068644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170454862                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31008245                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15260518                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36624184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10835717                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9184994                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15686696                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86660432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.417044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.312065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50036248     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655627      4.22%     61.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197571      3.69%     65.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3444866      3.98%     69.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3005550      3.47%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577011      1.82%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029393      1.19%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2720274      3.14%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17993892     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86660432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337428                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.854870                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33731250                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8768872                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34840146                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544002                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8776153                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080711                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6499                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202137244                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8776153                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35407422                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4742963                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1317046                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33673531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2743309                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195269194                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14564                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1712129                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752064                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          110                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271240110                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910608919                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910608919                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102980851                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33982                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7288754                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19245831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10040384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240399                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3166408                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184087651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147888794                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61148558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186817011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1894                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86660432                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.706532                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.903126                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32365632     37.35%     37.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17901611     20.66%     58.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11997594     13.84%     71.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7637308      8.81%     80.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7542304      8.70%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435135      5.12%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384139      3.91%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743326      0.86%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653383      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86660432                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083896     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202595     13.11%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259027     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121654085     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019470      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15757413     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8441804      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147888794                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.609308                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545559                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010451                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384272650                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245271188                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143738475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149434353                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260868                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7033702                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1053                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2298711                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8776153                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3917746                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       167157                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184121589                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       300128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19245831                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10040384                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17916                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6719                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1053                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1238842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366518                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145304040                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14804153                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584750                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23003149                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20592259                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198996                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.581181                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143883231                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143738475                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93770225                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261904693                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.564145                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358032                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61703778                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045905                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77884279                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154870                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32562259     41.81%     41.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20458548     26.27%     68.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8389609     10.77%     78.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292095      5.51%     84.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680624      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1804439      2.32%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000991      2.57%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008480      1.29%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687234      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77884279                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687234                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258322743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          377035973                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5235434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.918959                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.918959                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.088188                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.088188                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       656081744                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197171237                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189590096                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91895866                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31470905                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27522831                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1988150                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15823509                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15154427                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2256503                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62746                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37112234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175129248                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31470905                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17410930                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36054709                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9769106                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5004454                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18293490                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       786185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85941023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.345030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.164439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49886314     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1782083      2.07%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3278220      3.81%     63.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3061508      3.56%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5065649      5.89%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5256790      6.12%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1243035      1.45%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          932900      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15434524     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85941023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.342463                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.905736                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38293841                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4850637                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34894420                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138241                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7763883                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3416042                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5727                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195873445                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7763883                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39905165                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2088892                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       504056                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33410592                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2268434                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190733828                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        760093                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       940526                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253129860                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    868109265                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    868109265                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164967609                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88162173                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22456                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10988                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6017674                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29410963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6370071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106493                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2252529                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180575417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152492555                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201439                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53978640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148351216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85941023                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774386                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.838293                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30105499     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15926543     18.53%     53.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13977428     16.26%     69.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8479863      9.87%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8876146     10.33%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5243364      6.10%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2297517      2.67%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       612243      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       422420      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85941023                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         596767     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        193543     21.48%     87.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110858     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119574257     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1199874      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10965      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26302312     17.25%     96.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5405147      3.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152492555                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.659406                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901168                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005910                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    392028735                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234576493                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147540804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153393723                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       373794                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8380517                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          933                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          485                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1555282                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7763883                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1373409                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71721                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180597373                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29410963                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6370071                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10988                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33807                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          267                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          485                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1060126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230057                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149660913                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25286919                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2831637                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30562300                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22629654                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5275381                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.628592                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147704728                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147540804                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90630653                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221011728                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.605522                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410072                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110875971                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125918558                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54679621                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21928                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1993432                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78177140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     36309583     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16422511     21.01%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9194457     11.76%     79.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3111458      3.98%     83.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2985123      3.82%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1249303      1.60%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3341893      4.27%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       968102      1.24%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4594710      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78177140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110875971                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125918558                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25845235                       # Number of memory references committed
system.switch_cpus1.commit.loads             21030446                       # Number of loads committed
system.switch_cpus1.commit.membars              10964                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19722343                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109908685                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1698906                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4594710                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254180609                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368966527                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5954843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110875971                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125918558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110875971                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.828817                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.828817                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.206539                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.206539                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692426721                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193319076                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202028260                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21928                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91895866                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30390405                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24699201                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2074910                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12810305                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11859996                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3208321                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88147                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30515812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168601522                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30390405                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15068317                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37078098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11146464                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8218949                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14942097                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       888662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84837909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.454991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.288836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47759811     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3262545      3.85%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2626131      3.10%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6401849      7.55%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1725541      2.03%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2233251      2.63%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1617790      1.91%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          907096      1.07%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18303895     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84837909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.330705                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.834702                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31924927                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8030714                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35652619                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       245635                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8984005                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5190932                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41338                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201562342                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78946                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8984005                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34261194                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1703499                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2847761                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33503512                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3537930                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194475605                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        41400                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1467318                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1089957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         8905                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272293530                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    907927248                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    907927248                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166857015                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105436458                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40122                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22704                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9654240                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18128925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9243398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145821                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2955249                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183892356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146105962                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       292509                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63536771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193947634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6389                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84837909                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.722178                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.882778                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30641892     36.12%     36.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17921035     21.12%     57.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11694564     13.78%     71.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8660388     10.21%     81.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7443373      8.77%     90.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3847937      4.54%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3304740      3.90%     98.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       618822      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       705158      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84837909                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         855783     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172793     14.38%     85.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172793     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121735964     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2079523      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16162      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14506045      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7768268      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146105962                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.589908                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1201375                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008223                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378543714                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247468464                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142378225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147307337                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       550611                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7147577                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2837                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2375659                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8984005                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         729631                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        82683                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183931071                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       396771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18128925                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9243398                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22551                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          629                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1242768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2407223                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143780387                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13610711                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2325572                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21173549                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20280148                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7562838                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.564601                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142472810                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142378225                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92785484                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261961477                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.549343                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354195                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97750824                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120047474                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63884697                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2080019                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75853904                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.582614                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.128121                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30672394     40.44%     40.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20483376     27.00%     67.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8333678     10.99%     78.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4685878      6.18%     84.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3828473      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1552318      2.05%     91.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1845354      2.43%     94.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       927962      1.22%     95.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3524471      4.65%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75853904                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97750824                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120047474                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17849084                       # Number of memory references committed
system.switch_cpus2.commit.loads             10981345                       # Number of loads committed
system.switch_cpus2.commit.membars              16162                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17248599                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108167046                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2443974                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3524471                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256261604                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376854142                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53611                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                7057957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97750824                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120047474                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97750824                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.940103                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.940103                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.063713                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.063713                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       646835752                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196793698                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185999235                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32324                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91895866                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33785257                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     27568175                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2254682                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14215556                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13305275                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3491919                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98869                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34996580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             183534267                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33785257                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16797194                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39781092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11762158                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7281107                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17040388                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       872272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     91547636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.478895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.321995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51766544     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3269703      3.57%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4876262      5.33%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3391148      3.70%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2367426      2.59%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2311783      2.53%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1404553      1.53%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2996363      3.27%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        19163854     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     91547636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367647                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997198                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35989671                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7526980                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37987553                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       554862                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9488564                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5687512                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          510                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     219814068                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9488564                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38005848                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         525947                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4085846                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         36485777                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2955649                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     213283087                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1233146                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1005895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    299199962                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    992803485                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    992803485                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    184193301                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       115006620                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38514                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18366                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8771816                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19548993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10011135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119534                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2906435                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         198756400                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        158803187                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       316915                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     66241811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    202628697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     91547636                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.734651                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914592                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     34069566     37.22%     37.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17929351     19.58%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12890168     14.08%     70.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8577953      9.37%     80.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8680986      9.48%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4148364      4.53%     94.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3708019      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       700069      0.76%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       843160      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     91547636                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         865399     70.99%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        171715     14.09%     85.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       182013     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    132830940     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2004483      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18297      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15600512      9.82%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8348955      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     158803187                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.728078                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1219127                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007677                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    410690049                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    265035277                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154407919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     160022314                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       496971                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7580442                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6915                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2400328                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9488564                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         271988                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        52038                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    198793065                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       689419                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19548993                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10011135                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18365                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          405                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1372664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1228113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2600777                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    155878715                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14579750                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2924469                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22722621                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        22150863                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8142871                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.696254                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154473982                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154407919                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        100036029                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        284240741                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680249                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351941                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107094607                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132009050                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     66784214                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2272767                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     82059072                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.608708                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.163524                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     32651807     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22918041     27.93%     67.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8663786     10.56%     78.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4850545      5.91%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4096408      4.99%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1833062      2.23%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1751254      2.13%     93.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1200016      1.46%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      4094153      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     82059072                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107094607                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132009050                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19579355                       # Number of memory references committed
system.switch_cpus3.commit.loads             11968548                       # Number of loads committed
system.switch_cpus3.commit.membars              18298                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19153115                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        118842072                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2730291                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      4094153                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276758183                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          407081158                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 348230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107094607                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132009050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107094607                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858081                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858081                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165391                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165391                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       700089550                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      214793914                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      202048146                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36596                       # number of misc regfile writes
system.l20.replacements                         30870                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357359                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32918                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.856036                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173436                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.453932                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1695.911195                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           349.461436                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.828082                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.170635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65348                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65348                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10643                       # number of Writeback hits
system.l20.Writeback_hits::total                10643                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65348                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65348                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65348                       # number of overall hits
system.l20.overall_hits::total                  65348                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30859                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30870                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30859                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30870                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30859                       # number of overall misses
system.l20.overall_misses::total                30870                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5234388460                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5235806928                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5234388460                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5235806928                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5234388460                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5235806928                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96207                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96218                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10643                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10643                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96207                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96218                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96207                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96218                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320756                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320834                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320756                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320834                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320756                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320834                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169622.750575                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169608.258115                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169622.750575                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169608.258115                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169622.750575                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169608.258115                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5364                       # number of writebacks
system.l20.writebacks::total                     5364                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30859                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30870                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30859                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30870                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30859                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30870                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4882940100                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4884233938                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4882940100                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4884233938                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4882940100                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4884233938                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320756                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320834                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320756                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320834                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320756                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320834                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158233.905830                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158219.434338                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158233.905830                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158219.434338                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158233.905830                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158219.434338                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22391                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          116763                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24439                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.777732                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.608192                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.065244                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1748.191400                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           270.135164                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013969                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000520                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.853609                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.131902                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32465                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32465                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7794                       # number of Writeback hits
system.l21.Writeback_hits::total                 7794                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32465                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32465                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32465                       # number of overall hits
system.l21.overall_hits::total                  32465                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22372                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22387                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22372                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22387                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22372                       # number of overall misses
system.l21.overall_misses::total                22387                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3427081555                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3429223773                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3427081555                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3429223773                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3427081555                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3429223773                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54837                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54852                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7794                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7794                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54837                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54852                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54837                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54852                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.407973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408135                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.407973                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408135                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.407973                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408135                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153186.195021                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153179.245678                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153186.195021                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153179.245678                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153186.195021                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153179.245678                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3309                       # number of writebacks
system.l21.writebacks::total                     3309                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22372                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22387                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22372                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22387                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22372                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22387                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3166147706                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3168113974                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3166147706                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3168113974                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3166147706                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3168113974                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.407973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408135                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.407973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408135                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.407973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408135                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141522.783211                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141515.789253                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141522.783211                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141515.789253                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141522.783211                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141515.789253                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         32669                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          148074                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34717                       # Sample count of references to valid blocks.
system.l22.avg_refs                          4.265173                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            5.034953                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     0.802244                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1680.288660                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           361.874144                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000392                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.820453                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.176696                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38486                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38486                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8360                       # number of Writeback hits
system.l22.Writeback_hits::total                 8360                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38486                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38486                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38486                       # number of overall hits
system.l22.overall_hits::total                  38486                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        32655                       # number of ReadReq misses
system.l22.ReadReq_misses::total                32668                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        32655                       # number of demand (read+write) misses
system.l22.demand_misses::total                 32668                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        32655                       # number of overall misses
system.l22.overall_misses::total                32668                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1448977                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5727230847                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5728679824                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1448977                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5727230847                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5728679824                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1448977                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5727230847                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5728679824                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71141                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71154                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8360                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8360                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71141                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71154                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71141                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71154                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.459018                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.459117                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.459018                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.459117                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.459018                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.459117                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 175386.031144                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 175360.592139                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 175386.031144                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 175360.592139                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 175386.031144                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 175360.592139                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4728                       # number of writebacks
system.l22.writebacks::total                     4728                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        32655                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           32668                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        32655                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            32668                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        32655                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           32668                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5354959049                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5356260386                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5354959049                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5356260386                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5354959049                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5356260386                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.459018                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.459117                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.459018                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.459117                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.459018                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.459117                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163985.884214                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 163960.462410                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 163985.884214                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 163960.462410                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 163985.884214                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 163960.462410                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8464                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          200879                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10512                       # Sample count of references to valid blocks.
system.l23.avg_refs                         19.109494                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           35.557931                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.389713                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1400.874963                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           609.177393                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017362                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001167                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.684021                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297450                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        26921                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  26921                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8642                       # number of Writeback hits
system.l23.Writeback_hits::total                 8642                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        26921                       # number of demand (read+write) hits
system.l23.demand_hits::total                   26921                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        26921                       # number of overall hits
system.l23.overall_hits::total                  26921                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8447                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8464                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8447                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8464                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8447                       # number of overall misses
system.l23.overall_misses::total                 8464                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3023098                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1376163534                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1379186632                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3023098                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1376163534                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1379186632                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3023098                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1376163534                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1379186632                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35368                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35385                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8642                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8642                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35368                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35385                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35368                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35385                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.238832                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.239197                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.238832                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.239197                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.238832                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.239197                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 177829.294118                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 162917.430330                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 162947.380907                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 177829.294118                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 162917.430330                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 162947.380907                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 177829.294118                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 162917.430330                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 162947.380907                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4590                       # number of writebacks
system.l23.writebacks::total                     4590                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8447                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8464                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8447                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8464                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8447                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8464                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2827488                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1279801429                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1282628917                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2827488                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1279801429                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1282628917                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2827488                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1279801429                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1282628917                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238832                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.239197                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.238832                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.239197                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.238832                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.239197                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166322.823529                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151509.580798                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 151539.333294                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 166322.823529                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 151509.580798                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 151539.333294                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 166322.823529                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 151509.580798                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 151539.333294                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996515                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015694346                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843365.419238                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996515                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15686685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15686685                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15686685                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15686685                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15686685                       # number of overall hits
system.cpu0.icache.overall_hits::total       15686685                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15686696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15686696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15686696                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15686696                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15686696                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15686696                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96207                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899647                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96463                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.360138                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494651                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505349                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635283                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635283                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709412                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17108                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344695                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344695                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344695                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344695                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       363622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       363622                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          113                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       363735                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        363735                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       363735                       # number of overall misses
system.cpu0.dcache.overall_misses::total       363735                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23790225691                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23790225691                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8317158                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8317158                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23798542849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23798542849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23798542849                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23798542849                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11998905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11998905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19708430                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19708430                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19708430                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19708430                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030305                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018456                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018456                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018456                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018456                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65425.704966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65425.704966                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 73603.168142                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73603.168142                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65428.245423                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65428.245423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65428.245423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65428.245423                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10643                       # number of writebacks
system.cpu0.dcache.writebacks::total            10643                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267415                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       267528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       267528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       267528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       267528                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96207                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96207                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96207                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96207                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5747608031                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5747608031                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5747608031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5747608031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5747608031                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5747608031                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59742.098091                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59742.098091                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59742.098091                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59742.098091                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59742.098091                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59742.098091                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993972                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929759464                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715423.365314                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993972                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18293474                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18293474                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18293474                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18293474                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18293474                       # number of overall hits
system.cpu1.icache.overall_hits::total       18293474                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18293490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18293490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18293490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18293490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18293490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18293490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54837                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232731842                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55093                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4224.345053                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.490141                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.509859                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830040                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169960                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22947848                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22947848                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4792840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4792840                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10986                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10986                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10964                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10964                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27740688                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27740688                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27740688                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27740688                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       192388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       192388                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192388                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192388                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192388                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192388                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20806046285                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20806046285                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20806046285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20806046285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20806046285                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20806046285                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23140236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23140236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4792840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4792840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27933076                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27933076                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27933076                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27933076                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008314                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006887                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006887                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006887                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006887                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108146.278796                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108146.278796                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108146.278796                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108146.278796                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108146.278796                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108146.278796                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7794                       # number of writebacks
system.cpu1.dcache.writebacks::total             7794                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137551                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137551                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137551                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137551                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137551                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54837                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54837                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54837                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54837                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3680252589                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3680252589                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3680252589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3680252589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3680252589                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3680252589                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67112.580721                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67112.580721                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67112.580721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67112.580721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67112.580721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67112.580721                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996660                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020022836                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056497.653226                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996660                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14942081                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14942081                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14942081                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14942081                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14942081                       # number of overall hits
system.cpu2.icache.overall_hits::total       14942081                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1718387                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1718387                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14942097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14942097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14942097                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14942097                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14942097                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14942097                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71141                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180938293                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71397                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2534.256243                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.697090                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.302910                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901161                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098839                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10330946                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10330946                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6835415                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6835415                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16162                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16162                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17166361                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17166361                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17166361                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17166361                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       158370                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       158370                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       158370                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        158370                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       158370                       # number of overall misses
system.cpu2.dcache.overall_misses::total       158370                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15349959053                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15349959053                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15349959053                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15349959053                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15349959053                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15349959053                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10489316                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10489316                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6835415                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6835415                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17324731                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17324731                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17324731                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17324731                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015098                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015098                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96924.664097                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96924.664097                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96924.664097                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96924.664097                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96924.664097                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96924.664097                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8360                       # number of writebacks
system.cpu2.dcache.writebacks::total             8360                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87229                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87229                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        87229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        87229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        87229                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        87229                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71141                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71141                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71141                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71141                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71141                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71141                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6030680518                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6030680518                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6030680518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6030680518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6030680518                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6030680518                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84770.814551                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84770.814551                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84770.814551                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84770.814551                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84770.814551                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84770.814551                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.061497                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023390933                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2210347.587473                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.061497                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025740                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740483                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17040368                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17040368                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17040368                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17040368                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17040368                       # number of overall hits
system.cpu3.icache.overall_hits::total       17040368                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3575944                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3575944                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3575944                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3575944                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3575944                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3575944                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17040388                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17040388                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17040388                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17040388                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17040388                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17040388                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 178797.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 178797.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 178797.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 178797.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 178797.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 178797.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3040419                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3040419                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3040419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3040419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3040419                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3040419                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 178848.176471                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 178848.176471                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 178848.176471                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 178848.176471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 178848.176471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 178848.176471                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35368                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165849152                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35624                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4655.545475                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.131324                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.868676                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902857                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097143                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11097613                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11097613                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7574212                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7574212                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18327                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18298                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18298                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18671825                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18671825                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18671825                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18671825                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        71331                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        71331                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        71331                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         71331                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        71331                       # number of overall misses
system.cpu3.dcache.overall_misses::total        71331                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3916772442                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3916772442                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3916772442                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3916772442                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3916772442                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3916772442                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11168944                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11168944                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7574212                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7574212                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18298                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18298                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18743156                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18743156                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18743156                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18743156                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006387                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006387                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003806                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003806                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54909.821003                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54909.821003                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54909.821003                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54909.821003                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54909.821003                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54909.821003                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8642                       # number of writebacks
system.cpu3.dcache.writebacks::total             8642                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35963                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35963                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35963                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35963                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35963                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35963                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35368                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35368                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35368                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35368                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35368                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35368                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1581974887                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1581974887                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1581974887                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1581974887                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1581974887                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1581974887                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 44728.989114                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44728.989114                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 44728.989114                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44728.989114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 44728.989114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44728.989114                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
