#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jul 28 16:56:11 2024
# Process ID: 2348
# Current directory: C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18696 C:\Users\jana\Downloads\project_fpu_with_tb\project_fpu_with_tb\project_fpu.xpr
# Log file: C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/vivado.log
# Journal file: C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb\vivado.jou
# Running On: JANA, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 8299 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/jana/Downloads/project_fpu/project_fpu' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1475.602 ; gain = 304.887
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: cpu
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2281.180 ; gain = 428.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-10940] macro 'NAND' is redefined [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [Synth 8-10940] macro 'AND' is redefined [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [Synth 8-10940] macro 'NOR' is redefined [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:8]
INFO: [Synth 8-9937] previous definition of design element 'Subtractor' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:8]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:25]
INFO: [Synth 8-9937] previous definition of design element 'variableShifter' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:25]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:157]
INFO: [Synth 8-9937] previous definition of design element 'normalizer' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:157]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:166]
INFO: [Synth 8-9937] previous definition of design element 'lShiftOne' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:166]
WARNING: [Synth 8-10940] macro 'SUB' is redefined [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [Synth 8-10940] macro 'SLT' is redefined [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [Synth 8-10940] macro 'ADD' is redefined [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:326]
INFO: [Synth 8-9937] previous definition of design element 'instructionDecoder' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:326]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'register32' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:15]
INFO: [Synth 8-9937] previous definition of design element 'register32' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'register32zero' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:31]
INFO: [Synth 8-9937] previous definition of design element 'register32zero' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:31]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'decoder1to32' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/decoders.v:13]
INFO: [Synth 8-9937] previous definition of design element 'decoder1to32' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/decoders.v:13]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:46]
INFO: [Synth 8-9937] previous definition of design element 'regfile' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:46]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:83]
INFO: [Synth 8-9937] previous definition of design element 'fpuregfile' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:83]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:15]
INFO: [Synth 8-9937] previous definition of design element 'multiply' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:8]
INFO: [Synth 8-9937] previous definition of design element 'Subtractor' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:8]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:25]
INFO: [Synth 8-9937] previous definition of design element 'variableShifter' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:25]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:157]
INFO: [Synth 8-9937] previous definition of design element 'normalizer' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:157]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:166]
INFO: [Synth 8-9937] previous definition of design element 'lShiftOne' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:166]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:149]
INFO: [Synth 8-9937] previous definition of design element 'coprocessor1' is here [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:149]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux2to1by5' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:111]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1by5' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:111]
INFO: [Synth 8-6157] synthesizing module 'mux2to1by32' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:130]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1by32' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:130]
INFO: [Synth 8-6157] synthesizing module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [Synth 8-6157] synthesizing module 'register32' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register32' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder1to32' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [Synth 8-6155] done synthesizing module 'decoder1to32' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fpuregfile' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [Synth 8-6157] synthesizing module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [Synth 8-6157] synthesizing module 'Subtractor' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [Synth 8-6157] synthesizing module 'variableShifter' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'variableShifter' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2to1by1' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1by1' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:75]
INFO: [Synth 8-6157] synthesizing module 'signExtendFloat' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/signextend.v:13]
INFO: [Synth 8-6155] done synthesizing module 'signExtendFloat' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/signextend.v:13]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:109]
INFO: [Synth 8-6157] synthesizing module 'ALU_slice' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:29]
INFO: [Synth 8-6157] synthesizing module 'structuralFullAdder' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'structuralFullAdder' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:8]
INFO: [Synth 8-6157] synthesizing module 'multiplexer' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:157]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:157]
INFO: [Synth 8-6155] done synthesizing module 'ALU_slice' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:29]
INFO: [Synth 8-6157] synthesizing module 'ALUcontrolLUT' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:86]
INFO: [Synth 8-6155] done synthesizing module 'ALUcontrolLUT' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:86]
INFO: [Synth 8-6157] synthesizing module 'ALU_slice_MSB' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ALU_slice_MSB' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/alu.v:109]
INFO: [Synth 8-6157] synthesizing module 'mux2to1by8' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:93]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1by8' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:93]
INFO: [Synth 8-6157] synthesizing module 'normalizer' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'normalizer' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'coprocessor1' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/memory.v:33]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/memory.v:33]
INFO: [Synth 8-6157] synthesizing module 'programCounter' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [Synth 8-6155] done synthesizing module 'programCounter' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux4to1by32' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1by32' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'mux4to1by5' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1by5' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/mux.v:52]
WARNING: [Synth 8-7071] port 'input3' of module 'mux4to1by32' is unconnected for instance 'muxB' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/cpu.v:120]
WARNING: [Synth 8-7023] instance 'muxB' of module 'mux4to1by32' has 6 connections declared, but only 5 given [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/cpu.v:120]
INFO: [Synth 8-6157] synthesizing module 'signExtend' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/signextend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/signextend.v:4]
INFO: [Synth 8-6157] synthesizing module 'lshift32' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'lshift32' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [Synth 8-6157] synthesizing module 'lshift28' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lshift28' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [Synth 8-6157] synthesizing module 'register32zero' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [Synth 8-6155] done synthesizing module 'register32zero' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [Synth 8-6157] synthesizing module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:67]
INFO: [Synth 8-6155] done synthesizing module 'instructionDecoder' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
WARNING: [Synth 8-7129] Port d[31] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[30] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[29] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[28] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[27] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[26] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[25] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[24] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[23] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[22] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[21] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[20] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[19] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[18] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[17] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[16] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[15] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[14] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[13] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[12] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[11] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[10] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[9] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[8] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[7] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[6] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[5] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[4] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[3] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[2] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[1] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrenable in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register32zero is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[31] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[30] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[29] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[28] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[27] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[26] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[25] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[24] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[23] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[22] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[21] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[20] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[19] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[18] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[17] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[16] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstructionAddress[15] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[31] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[30] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[29] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[28] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[27] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[26] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[25] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[24] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[23] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[22] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[21] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[20] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[19] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[18] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[17] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[16] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMemoryAddress[15] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[31] in module signExtendFloat is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[30] in module signExtendFloat is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[29] in module signExtendFloat is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[28] in module signExtendFloat is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[27] in module signExtendFloat is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[26] in module signExtendFloat is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[25] in module signExtendFloat is either unconnected or has no load
WARNING: [Synth 8-7129] Port significand[24] in module signExtendFloat is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.082 ; gain = 547.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.082 ; gain = 547.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.082 ; gain = 547.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2400.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/jana/Downloads/project_fpu_with_tb/project_fpu_with_tb/project_fpu.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2498.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2518.762 ; gain = 666.020
85 Infos, 84 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2518.762 ; gain = 1020.645
close_design
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 17:39:56 2024...
