vendor_name = ModelSim
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Conv_func_data.mif
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/StateMachineWizard.smf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Multi_OR.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = MRAM_TEST
instance = comp, \counter[14]\, counter[14], MRAM_TEST, 1
instance = comp, \counter[19]\, counter[19], MRAM_TEST, 1
instance = comp, \counter[2]\, counter[2], MRAM_TEST, 1
instance = comp, \counter[4]~25\, counter[4]~25, MRAM_TEST, 1
instance = comp, \counter[14]~45\, counter[14]~45, MRAM_TEST, 1
instance = comp, \WideNor0~3\, WideNor0~3, MRAM_TEST, 1
instance = comp, \got_data[0]\, got_data[0], MRAM_TEST, 1
instance = comp, \Selector20~0\, Selector20~0, MRAM_TEST, 1
instance = comp, \got_data[1]\, got_data[1], MRAM_TEST, 1
instance = comp, \got_data[2]\, got_data[2], MRAM_TEST, 1
instance = comp, \got_data[3]\, got_data[3], MRAM_TEST, 1
instance = comp, \got_data[4]\, got_data[4], MRAM_TEST, 1
instance = comp, \got_data[5]\, got_data[5], MRAM_TEST, 1
instance = comp, \got_data[6]\, got_data[6], MRAM_TEST, 1
instance = comp, \got_data[7]\, got_data[7], MRAM_TEST, 1
instance = comp, \got_data[8]\, got_data[8], MRAM_TEST, 1
instance = comp, \got_data[9]\, got_data[9], MRAM_TEST, 1
instance = comp, \got_data[10]\, got_data[10], MRAM_TEST, 1
instance = comp, \got_data[11]\, got_data[11], MRAM_TEST, 1
instance = comp, \got_data[12]\, got_data[12], MRAM_TEST, 1
instance = comp, \got_data[13]\, got_data[13], MRAM_TEST, 1
instance = comp, \got_data[15]\, got_data[15], MRAM_TEST, 1
instance = comp, \Equal3~0\, Equal3~0, MRAM_TEST, 1
instance = comp, \Equal7~0_NEW_REG8\, Equal7~0_NEW_REG8, MRAM_TEST, 1
instance = comp, \Equal0~3_NEW_REG32\, Equal0~3_NEW_REG32, MRAM_TEST, 1
instance = comp, \Equal7~0_NEW_REG8_NEW58\, Equal7~0_NEW_REG8_NEW58, MRAM_TEST, 1
instance = comp, \Equal0~3_NEW_REG32_NEW60\, Equal0~3_NEW_REG32_NEW60, MRAM_TEST, 1
instance = comp, \got_data[3]~feeder\, got_data[3]~feeder, MRAM_TEST, 1
instance = comp, \got_data[4]~feeder\, got_data[4]~feeder, MRAM_TEST, 1
instance = comp, \got_data[5]~feeder\, got_data[5]~feeder, MRAM_TEST, 1
instance = comp, \got_data[6]~feeder\, got_data[6]~feeder, MRAM_TEST, 1
instance = comp, \got_data[7]~feeder\, got_data[7]~feeder, MRAM_TEST, 1
instance = comp, \got_data[8]~feeder\, got_data[8]~feeder, MRAM_TEST, 1
instance = comp, \got_data[9]~feeder\, got_data[9]~feeder, MRAM_TEST, 1
instance = comp, \got_data[13]~feeder\, got_data[13]~feeder, MRAM_TEST, 1
instance = comp, \got_data[15]~feeder\, got_data[15]~feeder, MRAM_TEST, 1
instance = comp, \MRAM_D[0]~I\, MRAM_D[0], MRAM_TEST, 1
instance = comp, \MRAM_D[1]~I\, MRAM_D[1], MRAM_TEST, 1
instance = comp, \MRAM_D[2]~I\, MRAM_D[2], MRAM_TEST, 1
instance = comp, \MRAM_D[3]~I\, MRAM_D[3], MRAM_TEST, 1
instance = comp, \MRAM_D[4]~I\, MRAM_D[4], MRAM_TEST, 1
instance = comp, \MRAM_D[5]~I\, MRAM_D[5], MRAM_TEST, 1
instance = comp, \MRAM_D[6]~I\, MRAM_D[6], MRAM_TEST, 1
instance = comp, \MRAM_D[7]~I\, MRAM_D[7], MRAM_TEST, 1
instance = comp, \MRAM_D[8]~I\, MRAM_D[8], MRAM_TEST, 1
instance = comp, \MRAM_D[9]~I\, MRAM_D[9], MRAM_TEST, 1
instance = comp, \MRAM_D[10]~I\, MRAM_D[10], MRAM_TEST, 1
instance = comp, \MRAM_D[11]~I\, MRAM_D[11], MRAM_TEST, 1
instance = comp, \MRAM_D[12]~I\, MRAM_D[12], MRAM_TEST, 1
instance = comp, \MRAM_D[13]~I\, MRAM_D[13], MRAM_TEST, 1
instance = comp, \MRAM_D[14]~I\, MRAM_D[14], MRAM_TEST, 1
instance = comp, \MRAM_D[15]~I\, MRAM_D[15], MRAM_TEST, 1
instance = comp, \CLK~I\, CLK, MRAM_TEST, 1
instance = comp, \CLK~clkctrl\, CLK~clkctrl, MRAM_TEST, 1
instance = comp, \counter[4]_NEW42\, counter[4]_NEW42, MRAM_TEST, 1
instance = comp, \counter[4]\, counter[4], MRAM_TEST, 1
instance = comp, \counter[1]~19\, counter[1]~19, MRAM_TEST, 1
instance = comp, \counter[2]~21\, counter[2]~21, MRAM_TEST, 1
instance = comp, \counter[3]~23\, counter[3]~23, MRAM_TEST, 1
instance = comp, \counter[3]\, counter[3], MRAM_TEST, 1
instance = comp, \counter[5]~27\, counter[5]~27, MRAM_TEST, 1
instance = comp, \counter[5]_NEW40\, counter[5]_NEW40, MRAM_TEST, 1
instance = comp, \counter[5]\, counter[5], MRAM_TEST, 1
instance = comp, \counter[6]~29\, counter[6]~29, MRAM_TEST, 1
instance = comp, \counter[6]\, counter[6], MRAM_TEST, 1
instance = comp, \counter[7]~31\, counter[7]~31, MRAM_TEST, 1
instance = comp, \counter[7]\, counter[7], MRAM_TEST, 1
instance = comp, \counter[8]~33\, counter[8]~33, MRAM_TEST, 1
instance = comp, \counter[8]\, counter[8], MRAM_TEST, 1
instance = comp, \Equal0~2_RTM07\, Equal0~2_RTM07, MRAM_TEST, 1
instance = comp, \Equal0~2_NEW_REG4\, Equal0~2_NEW_REG4, MRAM_TEST, 1
instance = comp, \Equal11~3\, Equal11~3, MRAM_TEST, 1
instance = comp, \counter[9]~35\, counter[9]~35, MRAM_TEST, 1
instance = comp, \counter[10]~37\, counter[10]~37, MRAM_TEST, 1
instance = comp, \counter[10]_NEW36\, counter[10]_NEW36, MRAM_TEST, 1
instance = comp, \counter[10]~feeder\, counter[10]~feeder, MRAM_TEST, 1
instance = comp, \counter[10]\, counter[10], MRAM_TEST, 1
instance = comp, \counter[11]~39\, counter[11]~39, MRAM_TEST, 1
instance = comp, \counter[11]\, counter[11], MRAM_TEST, 1
instance = comp, \counter[12]~41\, counter[12]~41, MRAM_TEST, 1
instance = comp, \counter[12]_NEW54\, counter[12]_NEW54, MRAM_TEST, 1
instance = comp, \counter[12]\, counter[12], MRAM_TEST, 1
instance = comp, \counter[13]~43\, counter[13]~43, MRAM_TEST, 1
instance = comp, \counter[15]~47\, counter[15]~47, MRAM_TEST, 1
instance = comp, \counter[15]\, counter[15], MRAM_TEST, 1
instance = comp, \counter[16]~49\, counter[16]~49, MRAM_TEST, 1
instance = comp, \counter[16]\, counter[16], MRAM_TEST, 1
instance = comp, \counter[17]~51\, counter[17]~51, MRAM_TEST, 1
instance = comp, \counter[17]\, counter[17], MRAM_TEST, 1
instance = comp, \counter[9]\, counter[9], MRAM_TEST, 1
instance = comp, \Equal11~1\, Equal11~1, MRAM_TEST, 1
instance = comp, \counter[18]~53\, counter[18]~53, MRAM_TEST, 1
instance = comp, \counter[18]\, counter[18], MRAM_TEST, 1
instance = comp, \counter[13]\, counter[13], MRAM_TEST, 1
instance = comp, \Equal11~0\, Equal11~0, MRAM_TEST, 1
instance = comp, \Equal11~2\, Equal11~2, MRAM_TEST, 1
instance = comp, \Equal2~5_RTM053\, Equal2~5_RTM053, MRAM_TEST, 1
instance = comp, \Equal2~5_NEW_REG50\, Equal2~5_NEW_REG50, MRAM_TEST, 1
instance = comp, \Equal0~5\, Equal0~5, MRAM_TEST, 1
instance = comp, \counter[0]~57\, counter[0]~57, MRAM_TEST, 1
instance = comp, \counter[0]\, counter[0], MRAM_TEST, 1
instance = comp, \counter[1]_NEW38\, counter[1]_NEW38, MRAM_TEST, 1
instance = comp, \counter[1]\, counter[1], MRAM_TEST, 1
instance = comp, \Equal0~1_RTM015\, Equal0~1_RTM015, MRAM_TEST, 1
instance = comp, \counter[19]~55\, counter[19]~55, MRAM_TEST, 1
instance = comp, \Equal2~0\, Equal2~0, MRAM_TEST, 1
instance = comp, \Equal2~1\, Equal2~1, MRAM_TEST, 1
instance = comp, \Equal2~1_NEW_REG24_NEW56\, Equal2~1_NEW_REG24_NEW56, MRAM_TEST, 1
instance = comp, \Equal2~1_NEW_REG24\, Equal2~1_NEW_REG24, MRAM_TEST, 1
instance = comp, \Equal7~1\, Equal7~1, MRAM_TEST, 1
instance = comp, \Equal7~1_NEW_REG48\, Equal7~1_NEW_REG48, MRAM_TEST, 1
instance = comp, \Equal7~2\, Equal7~2, MRAM_TEST, 1
instance = comp, \Equal6~0\, Equal6~0, MRAM_TEST, 1
instance = comp, \Equal6~1\, Equal6~1, MRAM_TEST, 1
instance = comp, \Equal6~1_NEW_REG28\, Equal6~1_NEW_REG28, MRAM_TEST, 1
instance = comp, \Equal0~0_RTM019\, Equal0~0_RTM019, MRAM_TEST, 1
instance = comp, \Equal0~4_RTM023\, Equal0~4_RTM023, MRAM_TEST, 1
instance = comp, \Equal0~4_NEW_REG20_NEW62\, Equal0~4_NEW_REG20_NEW62, MRAM_TEST, 1
instance = comp, \Equal0~4_NEW_REG20\, Equal0~4_NEW_REG20, MRAM_TEST, 1
instance = comp, \Equal0~6\, Equal0~6, MRAM_TEST, 1
instance = comp, \WideOr8~0\, WideOr8~0, MRAM_TEST, 1
instance = comp, \Equal10~0\, Equal10~0, MRAM_TEST, 1
instance = comp, \Equal10~0_NEW_REG46\, Equal10~0_NEW_REG46, MRAM_TEST, 1
instance = comp, \Equal10~1\, Equal10~1, MRAM_TEST, 1
instance = comp, \Equal1~0\, Equal1~0, MRAM_TEST, 1
instance = comp, \Equal1~0_NEW_REG44\, Equal1~0_NEW_REG44, MRAM_TEST, 1
instance = comp, \Equal1~1\, Equal1~1, MRAM_TEST, 1
instance = comp, \WideOr9~0\, WideOr9~0, MRAM_TEST, 1
instance = comp, \Equal4~0\, Equal4~0, MRAM_TEST, 1
instance = comp, \Equal7~0\, Equal7~0, MRAM_TEST, 1
instance = comp, \Equal2~2_RTM03\, Equal2~2_RTM03, MRAM_TEST, 1
instance = comp, \Equal2~3\, Equal2~3, MRAM_TEST, 1
instance = comp, \Equal2~3_NEW_REG30\, Equal2~3_NEW_REG30, MRAM_TEST, 1
instance = comp, \WideNor0~0\, WideNor0~0, MRAM_TEST, 1
instance = comp, \WideNor0~1\, WideNor0~1, MRAM_TEST, 1
instance = comp, \WideNor0~2\, WideNor0~2, MRAM_TEST, 1
instance = comp, \WideOr7~5\, WideOr7~5, MRAM_TEST, 1
instance = comp, \MRAM_D[0]~en\, MRAM_D[0]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[1]~en\, MRAM_D[1]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[2]~en\, MRAM_D[2]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[3]~en\, MRAM_D[3]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[4]~en\, MRAM_D[4]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[5]~en\, MRAM_D[5]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[6]~en\, MRAM_D[6]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[7]~en\, MRAM_D[7]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[8]~en\, MRAM_D[8]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[9]~en\, MRAM_D[9]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[10]~en\, MRAM_D[10]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[11]~en\, MRAM_D[11]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[12]~en\, MRAM_D[12]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[13]~en\, MRAM_D[13]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[14]~en\, MRAM_D[14]~en, MRAM_TEST, 1
instance = comp, \MRAM_D[15]~en\, MRAM_D[15]~en, MRAM_TEST, 1
instance = comp, \Equal6~0_NEW_REG26\, Equal6~0_NEW_REG26, MRAM_TEST, 1
instance = comp, \Equal6~2\, Equal6~2, MRAM_TEST, 1
instance = comp, \Equal6~3\, Equal6~3, MRAM_TEST, 1
instance = comp, \Selector0~0\, Selector0~0, MRAM_TEST, 1
instance = comp, \Selector0~1\, Selector0~1, MRAM_TEST, 1
instance = comp, \Selector0~2\, Selector0~2, MRAM_TEST, 1
instance = comp, \MRAM_EN~reg0\, MRAM_EN~reg0, MRAM_TEST, 1
instance = comp, \Selector1~0\, Selector1~0, MRAM_TEST, 1
instance = comp, \Selector1~1\, Selector1~1, MRAM_TEST, 1
instance = comp, \Selector1~2\, Selector1~2, MRAM_TEST, 1
instance = comp, \MRAM_OUTPUT_EN~reg0\, MRAM_OUTPUT_EN~reg0, MRAM_TEST, 1
instance = comp, \WideNor0~4\, WideNor0~4, MRAM_TEST, 1
instance = comp, \Equal2~4\, Equal2~4, MRAM_TEST, 1
instance = comp, \Selector2~0\, Selector2~0, MRAM_TEST, 1
instance = comp, \MRAM_WRITE_EN~reg0\, MRAM_WRITE_EN~reg0, MRAM_TEST, 1
instance = comp, \Selector4~0\, Selector4~0, MRAM_TEST, 1
instance = comp, \Equal9~0\, Equal9~0, MRAM_TEST, 1
instance = comp, \Selector4~1\, Selector4~1, MRAM_TEST, 1
instance = comp, \Selector4~2\, Selector4~2, MRAM_TEST, 1
instance = comp, \MRAM_LOWER_EN~reg0\, MRAM_LOWER_EN~reg0, MRAM_TEST, 1
instance = comp, \WideOr7~4\, WideOr7~4, MRAM_TEST, 1
instance = comp, \Selector20~1\, Selector20~1, MRAM_TEST, 1
instance = comp, \MRAM_A[0]~reg0\, MRAM_A[0]~reg0, MRAM_TEST, 1
instance = comp, \Selector19~0\, Selector19~0, MRAM_TEST, 1
instance = comp, \MRAM_A[1]~reg0\, MRAM_A[1]~reg0, MRAM_TEST, 1
instance = comp, \Selector18~0\, Selector18~0, MRAM_TEST, 1
instance = comp, \MRAM_A[2]~reg0\, MRAM_A[2]~reg0, MRAM_TEST, 1
instance = comp, \Selector17~0\, Selector17~0, MRAM_TEST, 1
instance = comp, \MRAM_A[3]~reg0\, MRAM_A[3]~reg0, MRAM_TEST, 1
instance = comp, \Selector16~0\, Selector16~0, MRAM_TEST, 1
instance = comp, \MRAM_A[4]~reg0\, MRAM_A[4]~reg0, MRAM_TEST, 1
instance = comp, \Selector15~0\, Selector15~0, MRAM_TEST, 1
instance = comp, \MRAM_A[5]~reg0\, MRAM_A[5]~reg0, MRAM_TEST, 1
instance = comp, \Selector14~0\, Selector14~0, MRAM_TEST, 1
instance = comp, \MRAM_A[6]~reg0\, MRAM_A[6]~reg0, MRAM_TEST, 1
instance = comp, \Selector13~0\, Selector13~0, MRAM_TEST, 1
instance = comp, \MRAM_A[7]~reg0\, MRAM_A[7]~reg0, MRAM_TEST, 1
instance = comp, \Selector12~0\, Selector12~0, MRAM_TEST, 1
instance = comp, \MRAM_A[8]~reg0\, MRAM_A[8]~reg0, MRAM_TEST, 1
instance = comp, \Selector11~0\, Selector11~0, MRAM_TEST, 1
instance = comp, \MRAM_A[9]~reg0\, MRAM_A[9]~reg0, MRAM_TEST, 1
instance = comp, \Selector10~0\, Selector10~0, MRAM_TEST, 1
instance = comp, \MRAM_A[10]~reg0\, MRAM_A[10]~reg0, MRAM_TEST, 1
instance = comp, \Selector9~0\, Selector9~0, MRAM_TEST, 1
instance = comp, \MRAM_A[11]~reg0\, MRAM_A[11]~reg0, MRAM_TEST, 1
instance = comp, \Selector8~0\, Selector8~0, MRAM_TEST, 1
instance = comp, \MRAM_A[12]~reg0\, MRAM_A[12]~reg0, MRAM_TEST, 1
instance = comp, \Selector7~0\, Selector7~0, MRAM_TEST, 1
instance = comp, \MRAM_A[13]~reg0\, MRAM_A[13]~reg0, MRAM_TEST, 1
instance = comp, \Equal8~0\, Equal8~0, MRAM_TEST, 1
instance = comp, \got_data[14]\, got_data[14], MRAM_TEST, 1
instance = comp, \Selector6~0\, Selector6~0, MRAM_TEST, 1
instance = comp, \MRAM_A[14]~reg0\, MRAM_A[14]~reg0, MRAM_TEST, 1
instance = comp, \Selector5~0\, Selector5~0, MRAM_TEST, 1
instance = comp, \MRAM_A[15]~reg0\, MRAM_A[15]~reg0, MRAM_TEST, 1
instance = comp, \MRAM_EN~I\, MRAM_EN, MRAM_TEST, 1
instance = comp, \MRAM_OUTPUT_EN~I\, MRAM_OUTPUT_EN, MRAM_TEST, 1
instance = comp, \MRAM_WRITE_EN~I\, MRAM_WRITE_EN, MRAM_TEST, 1
instance = comp, \MRAM_UPPER_EN~I\, MRAM_UPPER_EN, MRAM_TEST, 1
instance = comp, \MRAM_LOWER_EN~I\, MRAM_LOWER_EN, MRAM_TEST, 1
instance = comp, \MRAM_A[0]~I\, MRAM_A[0], MRAM_TEST, 1
instance = comp, \MRAM_A[1]~I\, MRAM_A[1], MRAM_TEST, 1
instance = comp, \MRAM_A[2]~I\, MRAM_A[2], MRAM_TEST, 1
instance = comp, \MRAM_A[3]~I\, MRAM_A[3], MRAM_TEST, 1
instance = comp, \MRAM_A[4]~I\, MRAM_A[4], MRAM_TEST, 1
instance = comp, \MRAM_A[5]~I\, MRAM_A[5], MRAM_TEST, 1
instance = comp, \MRAM_A[6]~I\, MRAM_A[6], MRAM_TEST, 1
instance = comp, \MRAM_A[7]~I\, MRAM_A[7], MRAM_TEST, 1
instance = comp, \MRAM_A[8]~I\, MRAM_A[8], MRAM_TEST, 1
instance = comp, \MRAM_A[9]~I\, MRAM_A[9], MRAM_TEST, 1
instance = comp, \MRAM_A[10]~I\, MRAM_A[10], MRAM_TEST, 1
instance = comp, \MRAM_A[11]~I\, MRAM_A[11], MRAM_TEST, 1
instance = comp, \MRAM_A[12]~I\, MRAM_A[12], MRAM_TEST, 1
instance = comp, \MRAM_A[13]~I\, MRAM_A[13], MRAM_TEST, 1
instance = comp, \MRAM_A[14]~I\, MRAM_A[14], MRAM_TEST, 1
instance = comp, \MRAM_A[15]~I\, MRAM_A[15], MRAM_TEST, 1
instance = comp, \MRAM_A[16]~I\, MRAM_A[16], MRAM_TEST, 1
instance = comp, \MRAM_A[17]~I\, MRAM_A[17], MRAM_TEST, 1
