# VERILOG-PROJECTS
I have done Verilog projects on FIFO Design , FSM and Carry Look Ahead Adder
And I have done Communication  projects on generating mean and variance and BPSK
