{
  "design": {
    "design_info": {
      "boundary_crc": "0x5BAEF4ED45C42B9E",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../zybo_adc.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "xadc_wiz_0": "",
      "clk_wiz_0": "",
      "xlslice_0": "",
      "Sampler_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "vga_g": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "reset_switch": {
        "direction": "I"
      },
      "ja_p": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ja_n": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "jb_p": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "vp": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "vn": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "xci_path": "ip\\design_1_xadc_wiz_0_0\\design_1_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ACQUISITION_TIME": {
            "value": "4"
          },
          "ADC_CONVERSION_RATE": {
            "value": "1000"
          },
          "ADC_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "true"
          },
          "BIPOLAR_OPERATION": {
            "value": "true"
          },
          "CHANNEL_AVERAGING": {
            "value": "None"
          },
          "DCLK_FREQUENCY": {
            "value": "130"
          },
          "ENABLE_CALIBRATION_AVERAGING": {
            "value": "true"
          },
          "ENABLE_RESET": {
            "value": "true"
          },
          "ENABLE_VCCDDRO_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPAUX_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPINT_ALARM": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "INTERFACE_SELECTION": {
            "value": "ENABLE_DRP"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SENSOR_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "true"
          },
          "SENSOR_OFFSET_CALIBRATION": {
            "value": "true"
          },
          "SINGLE_CHANNEL_ACQUISITION_TIME": {
            "value": "false"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VAUXP14_VAUXN14"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "211.128"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "240.486"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "130"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "39.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "12"
          },
          "DOUT_WIDTH": {
            "value": "6"
          }
        }
      },
      "Sampler_0": {
        "vlnv": "xilinx.com:user:Sampler:1.1",
        "xci_name": "design_1_Sampler_0_0",
        "xci_path": "ip\\design_1_Sampler_0_0\\design_1_Sampler_0_0.xci",
        "inst_hier_path": "Sampler_0",
        "parameters": {
          "C_AVG_COUNT": {
            "value": "8"
          },
          "C_OUT_WIDTH": {
            "value": "12"
          }
        }
      }
    },
    "nets": {
      "Sampler_0_daddr_out": {
        "ports": [
          "Sampler_0/daddr_out",
          "xadc_wiz_0/daddr_in"
        ]
      },
      "Sampler_0_den_out": {
        "ports": [
          "Sampler_0/den_out",
          "xadc_wiz_0/den_in"
        ]
      },
      "Sampler_0_di_out": {
        "ports": [
          "Sampler_0/di_out",
          "xadc_wiz_0/di_in"
        ]
      },
      "Sampler_0_drdy_out": {
        "ports": [
          "Sampler_0/drdy_out",
          "jb_p"
        ]
      },
      "Sampler_0_dwe_out": {
        "ports": [
          "Sampler_0/dwe_out",
          "xadc_wiz_0/dwe_in"
        ]
      },
      "Sampler_0_outputreg": {
        "ports": [
          "Sampler_0/outputreg",
          "xlslice_0/Din"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "xadc_wiz_0/dclk_in",
          "Sampler_0/dclk_in"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "reset_switch",
          "xadc_wiz_0/reset_in",
          "Sampler_0/rst_in"
        ]
      },
      "ja_n_1": {
        "ports": [
          "ja_n",
          "xadc_wiz_0/vauxn14"
        ]
      },
      "ja_p_1": {
        "ports": [
          "ja_p",
          "xadc_wiz_0/vauxp14"
        ]
      },
      "vn_1": {
        "ports": [
          "vn",
          "xadc_wiz_0/vn_in"
        ]
      },
      "vp_1": {
        "ports": [
          "vp",
          "xadc_wiz_0/vp_in"
        ]
      },
      "xadc_wiz_0_busy_out": {
        "ports": [
          "xadc_wiz_0/busy_out",
          "Sampler_0/busy_in"
        ]
      },
      "xadc_wiz_0_channel_out": {
        "ports": [
          "xadc_wiz_0/channel_out",
          "Sampler_0/channel_in"
        ]
      },
      "xadc_wiz_0_do_out": {
        "ports": [
          "xadc_wiz_0/do_out",
          "Sampler_0/do_in"
        ]
      },
      "xadc_wiz_0_drdy_out": {
        "ports": [
          "xadc_wiz_0/drdy_out",
          "Sampler_0/drdy_in"
        ]
      },
      "xadc_wiz_0_eoc_out": {
        "ports": [
          "xadc_wiz_0/eoc_out",
          "Sampler_0/eoc_in"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "vga_g"
        ]
      }
    }
  }
}