// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "11/30/2023 19:58:59"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FIFO_sum (
	sys_clk,
	rst_n,
	rx,
	busy_flag,
	tx);
input 	sys_clk;
input 	rst_n;
input 	rx;
output 	busy_flag;
output 	tx;

// Design Ports Information
// busy_flag	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FIFO_sum_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \busy_flag~output_o ;
wire \tx~output_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \UART_TX_inst|bit_cnt~0_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \UART_TX_inst|baud_cnt[0]~13_combout ;
wire \UART_TX_inst|baud_cnt[0]~14 ;
wire \UART_TX_inst|baud_cnt[1]~15_combout ;
wire \UART_TX_inst|baud_cnt[1]~16 ;
wire \UART_TX_inst|baud_cnt[2]~17_combout ;
wire \UART_TX_inst|baud_cnt[2]~18 ;
wire \UART_TX_inst|baud_cnt[3]~19_combout ;
wire \UART_TX_inst|baud_cnt[3]~20 ;
wire \UART_TX_inst|baud_cnt[4]~21_combout ;
wire \UART_TX_inst|baud_cnt[4]~22 ;
wire \UART_TX_inst|baud_cnt[5]~23_combout ;
wire \UART_TX_inst|baud_cnt[5]~24 ;
wire \UART_TX_inst|baud_cnt[6]~25_combout ;
wire \UART_TX_inst|baud_cnt[6]~26 ;
wire \UART_TX_inst|baud_cnt[7]~27_combout ;
wire \UART_TX_inst|baud_cnt[7]~28 ;
wire \UART_TX_inst|baud_cnt[8]~29_combout ;
wire \UART_TX_inst|baud_cnt[8]~30 ;
wire \UART_TX_inst|baud_cnt[9]~31_combout ;
wire \UART_TX_inst|baud_cnt[9]~32 ;
wire \UART_TX_inst|baud_cnt[10]~33_combout ;
wire \UART_TX_inst|baud_cnt[10]~34 ;
wire \UART_TX_inst|baud_cnt[11]~35_combout ;
wire \UART_TX_inst|baud_cnt[11]~36 ;
wire \UART_TX_inst|baud_cnt[12]~37_combout ;
wire \UART_TX_inst|Equal2~1_combout ;
wire \UART_TX_inst|Equal2~0_combout ;
wire \UART_TX_inst|Equal2~2_combout ;
wire \UART_TX_inst|Equal2~3_combout ;
wire \UART_TX_inst|bit_cnt[3]~1_combout ;
wire \UART_TX_inst|bit_cnt~4_combout ;
wire \UART_TX_inst|bit_cnt~3_combout ;
wire \UART_TX_inst|Add1~0_combout ;
wire \UART_TX_inst|bit_cnt~2_combout ;
wire \UART_TX_inst|tx~0_combout ;
wire \FIFO_ctrl_inst|sum_cnt[2]~0_combout ;
wire \rx~input_o ;
wire \UART_RX_inst|re_reg1~feeder_combout ;
wire \UART_RX_inst|re_reg1~q ;
wire \UART_RX_inst|re_reg2~feeder_combout ;
wire \UART_RX_inst|re_reg2~q ;
wire \UART_RX_inst|re_reg3~feeder_combout ;
wire \UART_RX_inst|re_reg3~q ;
wire \UART_RX_inst|always1~0_combout ;
wire \UART_RX_inst|start_flag~q ;
wire \UART_RX_inst|baud_cnt[0]~13_combout ;
wire \UART_RX_inst|baud_cnt[6]~27 ;
wire \UART_RX_inst|baud_cnt[7]~28_combout ;
wire \UART_RX_inst|baud_cnt[7]~29 ;
wire \UART_RX_inst|baud_cnt[8]~30_combout ;
wire \UART_RX_inst|baud_cnt[8]~31 ;
wire \UART_RX_inst|baud_cnt[9]~32_combout ;
wire \UART_RX_inst|baud_cnt[9]~33 ;
wire \UART_RX_inst|baud_cnt[10]~34_combout ;
wire \UART_RX_inst|Equal1~0_combout ;
wire \UART_RX_inst|baud_cnt[10]~35 ;
wire \UART_RX_inst|baud_cnt[11]~36_combout ;
wire \UART_RX_inst|baud_cnt[11]~37 ;
wire \UART_RX_inst|baud_cnt[12]~38_combout ;
wire \UART_RX_inst|Equal1~1_combout ;
wire \UART_RX_inst|Equal0~1_combout ;
wire \UART_RX_inst|Equal0~0_combout ;
wire \UART_RX_inst|baud_cnt[7]~23_combout ;
wire \UART_RX_inst|baud_cnt[0]~14 ;
wire \UART_RX_inst|baud_cnt[1]~15_combout ;
wire \UART_RX_inst|baud_cnt[1]~16 ;
wire \UART_RX_inst|baud_cnt[2]~17_combout ;
wire \UART_RX_inst|baud_cnt[2]~18 ;
wire \UART_RX_inst|baud_cnt[3]~19_combout ;
wire \UART_RX_inst|baud_cnt[3]~20 ;
wire \UART_RX_inst|baud_cnt[4]~21_combout ;
wire \UART_RX_inst|baud_cnt[4]~22 ;
wire \UART_RX_inst|baud_cnt[5]~24_combout ;
wire \UART_RX_inst|baud_cnt[5]~25 ;
wire \UART_RX_inst|baud_cnt[6]~26_combout ;
wire \UART_RX_inst|Equal1~2_combout ;
wire \UART_RX_inst|Equal1~3_combout ;
wire \UART_RX_inst|read_flag~q ;
wire \UART_RX_inst|bit_cnt[0]~4_combout ;
wire \UART_RX_inst|bit_cnt[0]~5 ;
wire \UART_RX_inst|bit_cnt[1]~6_combout ;
wire \UART_RX_inst|bit_cnt[1]~7 ;
wire \UART_RX_inst|bit_cnt[2]~8_combout ;
wire \UART_RX_inst|bit_cnt[2]~9 ;
wire \UART_RX_inst|bit_cnt[3]~10_combout ;
wire \UART_RX_inst|Equal2~0_combout ;
wire \UART_RX_inst|work_flag~0_combout ;
wire \UART_RX_inst|work_flag~q ;
wire \FIFO_ctrl_inst|valid_reg1~feeder_combout ;
wire \FIFO_ctrl_inst|valid_reg1~q ;
wire \FIFO_ctrl_inst|valid_reg2~feeder_combout ;
wire \FIFO_ctrl_inst|valid_reg2~q ;
wire \FIFO_ctrl_inst|always1~0_combout ;
wire \FIFO_ctrl_inst|valid_rise~q ;
wire \FIFO_ctrl_inst|wr_en2~0_combout ;
wire \FIFO_ctrl_inst|wr_en2~q ;
wire \FIFO_ctrl_inst|fifo2_cnt[0]~1_combout ;
wire \FIFO_ctrl_inst|fifo2_cnt[2]~0_combout ;
wire \FIFO_ctrl_inst|fifo2_cnt[1]~2_combout ;
wire \FIFO_ctrl_inst|fifo2_full~0_combout ;
wire \FIFO_ctrl_inst|fifo2_full~q ;
wire \FIFO_ctrl_inst|wr_en1~0_combout ;
wire \FIFO_ctrl_inst|wr_en1~q ;
wire \FIFO_ctrl_inst|fifo1_cnt[2]~0_combout ;
wire \FIFO_ctrl_inst|fifo1_cnt[1]~2_combout ;
wire \FIFO_ctrl_inst|fifo1_cnt[0]~1_combout ;
wire \FIFO_ctrl_inst|fifo1_full~0_combout ;
wire \FIFO_ctrl_inst|fifo1_full~q ;
wire \FIFO_ctrl_inst|always10~0_combout ;
wire \FIFO_ctrl_inst|sum_cnt[0]~2_combout ;
wire \FIFO_ctrl_inst|sum_cnt[1]~1_combout ;
wire \FIFO_ctrl_inst|Equal3~0_combout ;
wire \UART_TX_inst|en_reg~feeder_combout ;
wire \UART_TX_inst|en_reg~q ;
wire \UART_TX_inst|always1~0_combout ;
wire \UART_TX_inst|start_flag~q ;
wire \UART_TX_inst|work_flag~0_combout ;
wire \UART_TX_inst|work_flag~q ;
wire \UART_RX_inst|data_reg[7]~feeder_combout ;
wire \UART_RX_inst|always6~0_combout ;
wire \UART_RX_inst|always6~1_combout ;
wire \UART_RX_inst|data_reg[6]~feeder_combout ;
wire \UART_RX_inst|data_reg[5]~feeder_combout ;
wire \UART_RX_inst|data_reg[4]~feeder_combout ;
wire \UART_RX_inst|data_reg[3]~feeder_combout ;
wire \UART_RX_inst|data_reg[2]~feeder_combout ;
wire \UART_RX_inst|data_reg[1]~feeder_combout ;
wire \UART_RX_inst|data_out[1]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_reg3[1]~feeder_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \FIFO_ctrl_inst|rd_en1~0_combout ;
wire \FIFO_ctrl_inst|rd_en1~q ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \FIFO_ctrl_inst|loop_begin~0_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \FIFO_ctrl_inst|dat_in2[0]~1_combout ;
wire \FIFO_ctrl_inst|dat_reg3[0]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_in2[0]~3_combout ;
wire \FIFO_ctrl_inst|dat_in2[0]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[0]~2_combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \FIFO_ctrl_inst|dat_in2[1]~5_combout ;
wire \FIFO_ctrl_inst|dat_in2[1]~7_combout ;
wire \FIFO_ctrl_inst|dat_in2[1]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[1]~6_combout ;
wire \FIFO_ctrl_inst|dat_in2[2]~9_combout ;
wire \FIFO_ctrl_inst|dat_reg3[2]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_in2[2]~11_combout ;
wire \FIFO_ctrl_inst|dat_in2[2]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[2]~10_combout ;
wire \FIFO_ctrl_inst|dat_reg3[3]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_in2[3]~13_combout ;
wire \FIFO_ctrl_inst|dat_in2[3]~15_combout ;
wire \FIFO_ctrl_inst|dat_in2[3]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[3]~14_combout ;
wire \UART_RX_inst|data_out[4]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_in2[4]~17_combout ;
wire \FIFO_ctrl_inst|dat_in2[4]~19_combout ;
wire \FIFO_ctrl_inst|dat_in2[4]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[4]~18_combout ;
wire \FIFO_ctrl_inst|dat_reg3[5]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_in2[5]~21_combout ;
wire \FIFO_ctrl_inst|dat_in2[5]~23_combout ;
wire \FIFO_ctrl_inst|dat_in2[5]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[5]~22_combout ;
wire \UART_RX_inst|data_out[6]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_reg3[6]~feeder_combout ;
wire \FIFO_ctrl_inst|dat_in2[6]~25_combout ;
wire \FIFO_ctrl_inst|dat_in2[6]~27_combout ;
wire \FIFO_ctrl_inst|dat_in2[6]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[6]~26_combout ;
wire \FIFO_ctrl_inst|dat_in2[7]~29_combout ;
wire \FIFO_ctrl_inst|dat_in2[7]~31_combout ;
wire \FIFO_ctrl_inst|dat_in2[7]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in2[7]~30_combout ;
wire \FIFO_ctrl_inst|dat_in1[0]~1_combout ;
wire \FIFO_ctrl_inst|dat_in1[0]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[0]~0_combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \FIFO_ctrl_inst|dat_in1[1]~3_combout ;
wire \FIFO_ctrl_inst|dat_in1[1]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[1]~2_combout ;
wire \FIFO_ctrl_inst|dat_in1[2]~5_combout ;
wire \FIFO_ctrl_inst|dat_in1[2]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[2]~4_combout ;
wire \FIFO_ctrl_inst|dat_in1[3]~7_combout ;
wire \FIFO_ctrl_inst|dat_in1[3]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[3]~6_combout ;
wire \FIFO_ctrl_inst|dat_in1[4]~9_combout ;
wire \FIFO_ctrl_inst|dat_in1[4]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[4]~8_combout ;
wire \FIFO_ctrl_inst|dat_in1[5]~11_combout ;
wire \FIFO_ctrl_inst|dat_in1[5]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[5]~10_combout ;
wire \FIFO_ctrl_inst|dat_in1[6]~13_combout ;
wire \FIFO_ctrl_inst|dat_in1[6]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[6]~12_combout ;
wire \FIFO_ctrl_inst|dat_in1[7]~15_combout ;
wire \FIFO_ctrl_inst|dat_in1[7]~_emulated_q ;
wire \FIFO_ctrl_inst|dat_in1[7]~14_combout ;
wire \FIFO_ctrl_inst|Add3~1 ;
wire \FIFO_ctrl_inst|Add3~2_combout ;
wire \FIFO_ctrl_inst|Add3~0_combout ;
wire \FIFO_ctrl_inst|tx_data[0]~9 ;
wire \FIFO_ctrl_inst|tx_data[1]~10_combout ;
wire \FIFO_ctrl_inst|Add3~3 ;
wire \FIFO_ctrl_inst|Add3~4_combout ;
wire \FIFO_ctrl_inst|tx_data[1]~11 ;
wire \FIFO_ctrl_inst|tx_data[2]~12_combout ;
wire \FIFO_ctrl_inst|Add3~5 ;
wire \FIFO_ctrl_inst|Add3~7 ;
wire \FIFO_ctrl_inst|Add3~9 ;
wire \FIFO_ctrl_inst|Add3~10_combout ;
wire \FIFO_ctrl_inst|Add3~8_combout ;
wire \FIFO_ctrl_inst|Add3~6_combout ;
wire \FIFO_ctrl_inst|tx_data[2]~13 ;
wire \FIFO_ctrl_inst|tx_data[3]~15 ;
wire \FIFO_ctrl_inst|tx_data[4]~17 ;
wire \FIFO_ctrl_inst|tx_data[5]~18_combout ;
wire \FIFO_ctrl_inst|Add3~11 ;
wire \FIFO_ctrl_inst|Add3~13 ;
wire \FIFO_ctrl_inst|Add3~14_combout ;
wire \FIFO_ctrl_inst|Add3~12_combout ;
wire \FIFO_ctrl_inst|tx_data[5]~19 ;
wire \FIFO_ctrl_inst|tx_data[6]~21 ;
wire \FIFO_ctrl_inst|tx_data[7]~22_combout ;
wire \UART_TX_inst|data_reg~8_combout ;
wire \FIFO_ctrl_inst|tx_data[6]~20_combout ;
wire \UART_TX_inst|data_reg~7_combout ;
wire \UART_TX_inst|data_reg[0]~1_combout ;
wire \UART_TX_inst|data_reg~6_combout ;
wire \FIFO_ctrl_inst|tx_data[4]~16_combout ;
wire \UART_TX_inst|data_reg~5_combout ;
wire \FIFO_ctrl_inst|tx_data[3]~14_combout ;
wire \UART_TX_inst|data_reg~4_combout ;
wire \UART_TX_inst|data_reg~3_combout ;
wire \UART_TX_inst|data_reg~2_combout ;
wire \FIFO_ctrl_inst|tx_data[0]~8_combout ;
wire \UART_TX_inst|data_reg~0_combout ;
wire \UART_TX_inst|always6~0_combout ;
wire \UART_TX_inst|tx~1_combout ;
wire \UART_TX_inst|tx~2_combout ;
wire \UART_TX_inst|tx~q ;
wire [7:0] \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \UART_TX_inst|data_reg ;
wire [3:0] \UART_RX_inst|bit_cnt ;
wire [7:0] \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [12:0] \UART_RX_inst|baud_cnt ;
wire [2:0] \FIFO_ctrl_inst|fifo1_cnt ;
wire [7:0] \FIFO_ctrl_inst|tx_data ;
wire [2:0] \FIFO_ctrl_inst|fifo2_cnt ;
wire [7:0] \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \FIFO_ctrl_inst|dat_reg1 ;
wire [7:0] \UART_RX_inst|data_out ;
wire [7:0] \FIFO_ctrl_inst|dat_reg2 ;
wire [7:0] \FIFO_ctrl_inst|dat_reg3 ;
wire [2:0] \FIFO_ctrl_inst|sum_cnt ;
wire [7:0] \UART_RX_inst|data_reg ;
wire [3:0] \UART_TX_inst|bit_cnt ;
wire [7:0] \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [12:0] \UART_TX_inst|baud_cnt ;

wire [35:0] \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [35:0] \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \FIFO_ctrl_inst|dat_reg2 [0] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \FIFO_ctrl_inst|dat_reg2 [1] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \FIFO_ctrl_inst|dat_reg2 [2] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \FIFO_ctrl_inst|dat_reg2 [3] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \FIFO_ctrl_inst|dat_reg2 [4] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \FIFO_ctrl_inst|dat_reg2 [5] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \FIFO_ctrl_inst|dat_reg2 [6] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \FIFO_ctrl_inst|dat_reg2 [7] = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \FIFO_ctrl_inst|dat_reg1 [0] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \FIFO_ctrl_inst|dat_reg1 [1] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \FIFO_ctrl_inst|dat_reg1 [2] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \FIFO_ctrl_inst|dat_reg1 [3] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \FIFO_ctrl_inst|dat_reg1 [4] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \FIFO_ctrl_inst|dat_reg1 [5] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \FIFO_ctrl_inst|dat_reg1 [6] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \FIFO_ctrl_inst|dat_reg1 [7] = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \busy_flag~output (
	.i(\UART_TX_inst|work_flag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busy_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \busy_flag~output .bus_hold = "false";
defparam \busy_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \tx~output (
	.i(!\UART_TX_inst|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
cycloneive_lcell_comb \UART_TX_inst|bit_cnt~0 (
// Equation(s):
// \UART_TX_inst|bit_cnt~0_combout  = (!\UART_TX_inst|bit_cnt [0] & \UART_TX_inst|work_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX_inst|bit_cnt [0]),
	.datad(\UART_TX_inst|work_flag~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt~0 .lut_mask = 16'h0F00;
defparam \UART_TX_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[0]~13 (
// Equation(s):
// \UART_TX_inst|baud_cnt[0]~13_combout  = \UART_TX_inst|baud_cnt [0] $ (VCC)
// \UART_TX_inst|baud_cnt[0]~14  = CARRY(\UART_TX_inst|baud_cnt [0])

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TX_inst|baud_cnt[0]~13_combout ),
	.cout(\UART_TX_inst|baud_cnt[0]~14 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART_TX_inst|baud_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N5
dffeas \UART_TX_inst|baud_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[1]~15 (
// Equation(s):
// \UART_TX_inst|baud_cnt[1]~15_combout  = (\UART_TX_inst|baud_cnt [1] & (!\UART_TX_inst|baud_cnt[0]~14 )) # (!\UART_TX_inst|baud_cnt [1] & ((\UART_TX_inst|baud_cnt[0]~14 ) # (GND)))
// \UART_TX_inst|baud_cnt[1]~16  = CARRY((!\UART_TX_inst|baud_cnt[0]~14 ) # (!\UART_TX_inst|baud_cnt [1]))

	.dataa(\UART_TX_inst|baud_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[0]~14 ),
	.combout(\UART_TX_inst|baud_cnt[1]~15_combout ),
	.cout(\UART_TX_inst|baud_cnt[1]~16 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \UART_TX_inst|baud_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N7
dffeas \UART_TX_inst|baud_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[2]~17 (
// Equation(s):
// \UART_TX_inst|baud_cnt[2]~17_combout  = (\UART_TX_inst|baud_cnt [2] & (\UART_TX_inst|baud_cnt[1]~16  $ (GND))) # (!\UART_TX_inst|baud_cnt [2] & (!\UART_TX_inst|baud_cnt[1]~16  & VCC))
// \UART_TX_inst|baud_cnt[2]~18  = CARRY((\UART_TX_inst|baud_cnt [2] & !\UART_TX_inst|baud_cnt[1]~16 ))

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[1]~16 ),
	.combout(\UART_TX_inst|baud_cnt[2]~17_combout ),
	.cout(\UART_TX_inst|baud_cnt[2]~18 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[2]~17 .lut_mask = 16'hC30C;
defparam \UART_TX_inst|baud_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N9
dffeas \UART_TX_inst|baud_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[3]~19 (
// Equation(s):
// \UART_TX_inst|baud_cnt[3]~19_combout  = (\UART_TX_inst|baud_cnt [3] & (!\UART_TX_inst|baud_cnt[2]~18 )) # (!\UART_TX_inst|baud_cnt [3] & ((\UART_TX_inst|baud_cnt[2]~18 ) # (GND)))
// \UART_TX_inst|baud_cnt[3]~20  = CARRY((!\UART_TX_inst|baud_cnt[2]~18 ) # (!\UART_TX_inst|baud_cnt [3]))

	.dataa(\UART_TX_inst|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[2]~18 ),
	.combout(\UART_TX_inst|baud_cnt[3]~19_combout ),
	.cout(\UART_TX_inst|baud_cnt[3]~20 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_TX_inst|baud_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N11
dffeas \UART_TX_inst|baud_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[4]~21 (
// Equation(s):
// \UART_TX_inst|baud_cnt[4]~21_combout  = (\UART_TX_inst|baud_cnt [4] & (\UART_TX_inst|baud_cnt[3]~20  $ (GND))) # (!\UART_TX_inst|baud_cnt [4] & (!\UART_TX_inst|baud_cnt[3]~20  & VCC))
// \UART_TX_inst|baud_cnt[4]~22  = CARRY((\UART_TX_inst|baud_cnt [4] & !\UART_TX_inst|baud_cnt[3]~20 ))

	.dataa(\UART_TX_inst|baud_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[3]~20 ),
	.combout(\UART_TX_inst|baud_cnt[4]~21_combout ),
	.cout(\UART_TX_inst|baud_cnt[4]~22 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART_TX_inst|baud_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N13
dffeas \UART_TX_inst|baud_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N14
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[5]~23 (
// Equation(s):
// \UART_TX_inst|baud_cnt[5]~23_combout  = (\UART_TX_inst|baud_cnt [5] & (!\UART_TX_inst|baud_cnt[4]~22 )) # (!\UART_TX_inst|baud_cnt [5] & ((\UART_TX_inst|baud_cnt[4]~22 ) # (GND)))
// \UART_TX_inst|baud_cnt[5]~24  = CARRY((!\UART_TX_inst|baud_cnt[4]~22 ) # (!\UART_TX_inst|baud_cnt [5]))

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[4]~22 ),
	.combout(\UART_TX_inst|baud_cnt[5]~23_combout ),
	.cout(\UART_TX_inst|baud_cnt[5]~24 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \UART_TX_inst|baud_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N15
dffeas \UART_TX_inst|baud_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[6]~25 (
// Equation(s):
// \UART_TX_inst|baud_cnt[6]~25_combout  = (\UART_TX_inst|baud_cnt [6] & (\UART_TX_inst|baud_cnt[5]~24  $ (GND))) # (!\UART_TX_inst|baud_cnt [6] & (!\UART_TX_inst|baud_cnt[5]~24  & VCC))
// \UART_TX_inst|baud_cnt[6]~26  = CARRY((\UART_TX_inst|baud_cnt [6] & !\UART_TX_inst|baud_cnt[5]~24 ))

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[5]~24 ),
	.combout(\UART_TX_inst|baud_cnt[6]~25_combout ),
	.cout(\UART_TX_inst|baud_cnt[6]~26 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[6]~25 .lut_mask = 16'hC30C;
defparam \UART_TX_inst|baud_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N17
dffeas \UART_TX_inst|baud_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[7]~27 (
// Equation(s):
// \UART_TX_inst|baud_cnt[7]~27_combout  = (\UART_TX_inst|baud_cnt [7] & (!\UART_TX_inst|baud_cnt[6]~26 )) # (!\UART_TX_inst|baud_cnt [7] & ((\UART_TX_inst|baud_cnt[6]~26 ) # (GND)))
// \UART_TX_inst|baud_cnt[7]~28  = CARRY((!\UART_TX_inst|baud_cnt[6]~26 ) # (!\UART_TX_inst|baud_cnt [7]))

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[6]~26 ),
	.combout(\UART_TX_inst|baud_cnt[7]~27_combout ),
	.cout(\UART_TX_inst|baud_cnt[7]~28 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \UART_TX_inst|baud_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N19
dffeas \UART_TX_inst|baud_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[8]~29 (
// Equation(s):
// \UART_TX_inst|baud_cnt[8]~29_combout  = (\UART_TX_inst|baud_cnt [8] & (\UART_TX_inst|baud_cnt[7]~28  $ (GND))) # (!\UART_TX_inst|baud_cnt [8] & (!\UART_TX_inst|baud_cnt[7]~28  & VCC))
// \UART_TX_inst|baud_cnt[8]~30  = CARRY((\UART_TX_inst|baud_cnt [8] & !\UART_TX_inst|baud_cnt[7]~28 ))

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[7]~28 ),
	.combout(\UART_TX_inst|baud_cnt[8]~29_combout ),
	.cout(\UART_TX_inst|baud_cnt[8]~30 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[8]~29 .lut_mask = 16'hC30C;
defparam \UART_TX_inst|baud_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N21
dffeas \UART_TX_inst|baud_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[9]~31 (
// Equation(s):
// \UART_TX_inst|baud_cnt[9]~31_combout  = (\UART_TX_inst|baud_cnt [9] & (!\UART_TX_inst|baud_cnt[8]~30 )) # (!\UART_TX_inst|baud_cnt [9] & ((\UART_TX_inst|baud_cnt[8]~30 ) # (GND)))
// \UART_TX_inst|baud_cnt[9]~32  = CARRY((!\UART_TX_inst|baud_cnt[8]~30 ) # (!\UART_TX_inst|baud_cnt [9]))

	.dataa(\UART_TX_inst|baud_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[8]~30 ),
	.combout(\UART_TX_inst|baud_cnt[9]~31_combout ),
	.cout(\UART_TX_inst|baud_cnt[9]~32 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \UART_TX_inst|baud_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N23
dffeas \UART_TX_inst|baud_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[10]~33 (
// Equation(s):
// \UART_TX_inst|baud_cnt[10]~33_combout  = (\UART_TX_inst|baud_cnt [10] & (\UART_TX_inst|baud_cnt[9]~32  $ (GND))) # (!\UART_TX_inst|baud_cnt [10] & (!\UART_TX_inst|baud_cnt[9]~32  & VCC))
// \UART_TX_inst|baud_cnt[10]~34  = CARRY((\UART_TX_inst|baud_cnt [10] & !\UART_TX_inst|baud_cnt[9]~32 ))

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[9]~32 ),
	.combout(\UART_TX_inst|baud_cnt[10]~33_combout ),
	.cout(\UART_TX_inst|baud_cnt[10]~34 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[10]~33 .lut_mask = 16'hC30C;
defparam \UART_TX_inst|baud_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N25
dffeas \UART_TX_inst|baud_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[11]~35 (
// Equation(s):
// \UART_TX_inst|baud_cnt[11]~35_combout  = (\UART_TX_inst|baud_cnt [11] & (!\UART_TX_inst|baud_cnt[10]~34 )) # (!\UART_TX_inst|baud_cnt [11] & ((\UART_TX_inst|baud_cnt[10]~34 ) # (GND)))
// \UART_TX_inst|baud_cnt[11]~36  = CARRY((!\UART_TX_inst|baud_cnt[10]~34 ) # (!\UART_TX_inst|baud_cnt [11]))

	.dataa(\UART_TX_inst|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|baud_cnt[10]~34 ),
	.combout(\UART_TX_inst|baud_cnt[11]~35_combout ),
	.cout(\UART_TX_inst|baud_cnt[11]~36 ));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \UART_TX_inst|baud_cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N27
dffeas \UART_TX_inst|baud_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
cycloneive_lcell_comb \UART_TX_inst|baud_cnt[12]~37 (
// Equation(s):
// \UART_TX_inst|baud_cnt[12]~37_combout  = \UART_TX_inst|baud_cnt [12] $ (!\UART_TX_inst|baud_cnt[11]~36 )

	.dataa(gnd),
	.datab(\UART_TX_inst|baud_cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_TX_inst|baud_cnt[11]~36 ),
	.combout(\UART_TX_inst|baud_cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[12]~37 .lut_mask = 16'hC3C3;
defparam \UART_TX_inst|baud_cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N29
dffeas \UART_TX_inst|baud_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|baud_cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \UART_TX_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneive_lcell_comb \UART_TX_inst|Equal2~1 (
// Equation(s):
// \UART_TX_inst|Equal2~1_combout  = ((\UART_TX_inst|baud_cnt [6]) # ((!\UART_TX_inst|baud_cnt [7]) # (!\UART_TX_inst|baud_cnt [5]))) # (!\UART_TX_inst|baud_cnt [4])

	.dataa(\UART_TX_inst|baud_cnt [4]),
	.datab(\UART_TX_inst|baud_cnt [6]),
	.datac(\UART_TX_inst|baud_cnt [5]),
	.datad(\UART_TX_inst|baud_cnt [7]),
	.cin(gnd),
	.combout(\UART_TX_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Equal2~1 .lut_mask = 16'hDFFF;
defparam \UART_TX_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_lcell_comb \UART_TX_inst|Equal2~0 (
// Equation(s):
// \UART_TX_inst|Equal2~0_combout  = (\UART_TX_inst|baud_cnt [3]) # ((\UART_TX_inst|baud_cnt [0]) # ((\UART_TX_inst|baud_cnt [2]) # (!\UART_TX_inst|baud_cnt [1])))

	.dataa(\UART_TX_inst|baud_cnt [3]),
	.datab(\UART_TX_inst|baud_cnt [0]),
	.datac(\UART_TX_inst|baud_cnt [2]),
	.datad(\UART_TX_inst|baud_cnt [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Equal2~0 .lut_mask = 16'hFEFF;
defparam \UART_TX_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N2
cycloneive_lcell_comb \UART_TX_inst|Equal2~2 (
// Equation(s):
// \UART_TX_inst|Equal2~2_combout  = (\UART_TX_inst|baud_cnt [9]) # ((\UART_TX_inst|baud_cnt [10]) # ((\UART_TX_inst|baud_cnt [11]) # (!\UART_TX_inst|baud_cnt [8])))

	.dataa(\UART_TX_inst|baud_cnt [9]),
	.datab(\UART_TX_inst|baud_cnt [10]),
	.datac(\UART_TX_inst|baud_cnt [11]),
	.datad(\UART_TX_inst|baud_cnt [8]),
	.cin(gnd),
	.combout(\UART_TX_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Equal2~2 .lut_mask = 16'hFEFF;
defparam \UART_TX_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
cycloneive_lcell_comb \UART_TX_inst|Equal2~3 (
// Equation(s):
// \UART_TX_inst|Equal2~3_combout  = (\UART_TX_inst|baud_cnt [12]) # ((\UART_TX_inst|Equal2~1_combout ) # ((\UART_TX_inst|Equal2~0_combout ) # (\UART_TX_inst|Equal2~2_combout )))

	.dataa(\UART_TX_inst|baud_cnt [12]),
	.datab(\UART_TX_inst|Equal2~1_combout ),
	.datac(\UART_TX_inst|Equal2~0_combout ),
	.datad(\UART_TX_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Equal2~3 .lut_mask = 16'hFFFE;
defparam \UART_TX_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneive_lcell_comb \UART_TX_inst|bit_cnt[3]~1 (
// Equation(s):
// \UART_TX_inst|bit_cnt[3]~1_combout  = (!\UART_TX_inst|Equal2~3_combout ) # (!\UART_TX_inst|work_flag~q )

	.dataa(gnd),
	.datab(\UART_TX_inst|work_flag~q ),
	.datac(gnd),
	.datad(\UART_TX_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt[3]~1 .lut_mask = 16'h33FF;
defparam \UART_TX_inst|bit_cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N19
dffeas \UART_TX_inst|bit_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
cycloneive_lcell_comb \UART_TX_inst|bit_cnt~4 (
// Equation(s):
// \UART_TX_inst|bit_cnt~4_combout  = (\UART_TX_inst|work_flag~q  & (\UART_TX_inst|bit_cnt [0] $ (\UART_TX_inst|bit_cnt [1])))

	.dataa(gnd),
	.datab(\UART_TX_inst|bit_cnt [0]),
	.datac(\UART_TX_inst|bit_cnt [1]),
	.datad(\UART_TX_inst|work_flag~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt~4 .lut_mask = 16'h3C00;
defparam \UART_TX_inst|bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N13
dffeas \UART_TX_inst|bit_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneive_lcell_comb \UART_TX_inst|bit_cnt~3 (
// Equation(s):
// \UART_TX_inst|bit_cnt~3_combout  = (\UART_TX_inst|work_flag~q  & (\UART_TX_inst|bit_cnt [2] $ (((\UART_TX_inst|bit_cnt [1] & \UART_TX_inst|bit_cnt [0])))))

	.dataa(\UART_TX_inst|bit_cnt [1]),
	.datab(\UART_TX_inst|bit_cnt [0]),
	.datac(\UART_TX_inst|bit_cnt [2]),
	.datad(\UART_TX_inst|work_flag~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|bit_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt~3 .lut_mask = 16'h7800;
defparam \UART_TX_inst|bit_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N3
dffeas \UART_TX_inst|bit_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|bit_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N26
cycloneive_lcell_comb \UART_TX_inst|Add1~0 (
// Equation(s):
// \UART_TX_inst|Add1~0_combout  = \UART_TX_inst|bit_cnt [3] $ (((\UART_TX_inst|bit_cnt [1] & (\UART_TX_inst|bit_cnt [2] & \UART_TX_inst|bit_cnt [0]))))

	.dataa(\UART_TX_inst|bit_cnt [1]),
	.datab(\UART_TX_inst|bit_cnt [2]),
	.datac(\UART_TX_inst|bit_cnt [0]),
	.datad(\UART_TX_inst|bit_cnt [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Add1~0 .lut_mask = 16'h7F80;
defparam \UART_TX_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N16
cycloneive_lcell_comb \UART_TX_inst|bit_cnt~2 (
// Equation(s):
// \UART_TX_inst|bit_cnt~2_combout  = (\UART_TX_inst|Add1~0_combout  & \UART_TX_inst|work_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX_inst|Add1~0_combout ),
	.datad(\UART_TX_inst|work_flag~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt~2 .lut_mask = 16'hF000;
defparam \UART_TX_inst|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N17
dffeas \UART_TX_inst|bit_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \UART_TX_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N22
cycloneive_lcell_comb \UART_TX_inst|tx~0 (
// Equation(s):
// \UART_TX_inst|tx~0_combout  = (!\UART_TX_inst|bit_cnt [1] & (!\UART_TX_inst|bit_cnt [2] & \UART_TX_inst|bit_cnt [3]))

	.dataa(\UART_TX_inst|bit_cnt [1]),
	.datab(\UART_TX_inst|bit_cnt [2]),
	.datac(gnd),
	.datad(\UART_TX_inst|bit_cnt [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|tx~0 .lut_mask = 16'h1100;
defparam \UART_TX_inst|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|sum_cnt[2]~0 (
// Equation(s):
// \FIFO_ctrl_inst|sum_cnt[2]~0_combout  = \FIFO_ctrl_inst|sum_cnt [2] $ (((\FIFO_ctrl_inst|sum_cnt [0] & \FIFO_ctrl_inst|sum_cnt [1])))

	.dataa(\FIFO_ctrl_inst|sum_cnt [0]),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|sum_cnt [2]),
	.datad(\FIFO_ctrl_inst|sum_cnt [1]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|sum_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|sum_cnt[2]~0 .lut_mask = 16'h5AF0;
defparam \FIFO_ctrl_inst|sum_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \FIFO_ctrl_inst|sum_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|sum_cnt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|sum_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|sum_cnt[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|sum_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \UART_RX_inst|re_reg1~feeder (
// Equation(s):
// \UART_RX_inst|re_reg1~feeder_combout  = \rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\UART_RX_inst|re_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|re_reg1~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|re_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N15
dffeas \UART_RX_inst|re_reg1 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|re_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|re_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|re_reg1 .is_wysiwyg = "true";
defparam \UART_RX_inst|re_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_lcell_comb \UART_RX_inst|re_reg2~feeder (
// Equation(s):
// \UART_RX_inst|re_reg2~feeder_combout  = \UART_RX_inst|re_reg1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|re_reg1~q ),
	.cin(gnd),
	.combout(\UART_RX_inst|re_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|re_reg2~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|re_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \UART_RX_inst|re_reg2 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|re_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|re_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|re_reg2 .is_wysiwyg = "true";
defparam \UART_RX_inst|re_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \UART_RX_inst|re_reg3~feeder (
// Equation(s):
// \UART_RX_inst|re_reg3~feeder_combout  = \UART_RX_inst|re_reg2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|re_reg2~q ),
	.cin(gnd),
	.combout(\UART_RX_inst|re_reg3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|re_reg3~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|re_reg3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \UART_RX_inst|re_reg3 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|re_reg3~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|re_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|re_reg3 .is_wysiwyg = "true";
defparam \UART_RX_inst|re_reg3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_lcell_comb \UART_RX_inst|always1~0 (
// Equation(s):
// \UART_RX_inst|always1~0_combout  = (\UART_RX_inst|re_reg3~q  & (!\UART_RX_inst|re_reg2~q  & !\UART_RX_inst|work_flag~q ))

	.dataa(\UART_RX_inst|re_reg3~q ),
	.datab(\UART_RX_inst|re_reg2~q ),
	.datac(gnd),
	.datad(\UART_RX_inst|work_flag~q ),
	.cin(gnd),
	.combout(\UART_RX_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|always1~0 .lut_mask = 16'h0022;
defparam \UART_RX_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N3
dffeas \UART_RX_inst|start_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|always1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|start_flag .is_wysiwyg = "true";
defparam \UART_RX_inst|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N2
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[0]~13 (
// Equation(s):
// \UART_RX_inst|baud_cnt[0]~13_combout  = \UART_RX_inst|baud_cnt [0] $ (VCC)
// \UART_RX_inst|baud_cnt[0]~14  = CARRY(\UART_RX_inst|baud_cnt [0])

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_RX_inst|baud_cnt[0]~13_combout ),
	.cout(\UART_RX_inst|baud_cnt[0]~14 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART_RX_inst|baud_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[6]~26 (
// Equation(s):
// \UART_RX_inst|baud_cnt[6]~26_combout  = (\UART_RX_inst|baud_cnt [6] & (\UART_RX_inst|baud_cnt[5]~25  $ (GND))) # (!\UART_RX_inst|baud_cnt [6] & (!\UART_RX_inst|baud_cnt[5]~25  & VCC))
// \UART_RX_inst|baud_cnt[6]~27  = CARRY((\UART_RX_inst|baud_cnt [6] & !\UART_RX_inst|baud_cnt[5]~25 ))

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[5]~25 ),
	.combout(\UART_RX_inst|baud_cnt[6]~26_combout ),
	.cout(\UART_RX_inst|baud_cnt[6]~27 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[6]~26 .lut_mask = 16'hC30C;
defparam \UART_RX_inst|baud_cnt[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N16
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[7]~28 (
// Equation(s):
// \UART_RX_inst|baud_cnt[7]~28_combout  = (\UART_RX_inst|baud_cnt [7] & (!\UART_RX_inst|baud_cnt[6]~27 )) # (!\UART_RX_inst|baud_cnt [7] & ((\UART_RX_inst|baud_cnt[6]~27 ) # (GND)))
// \UART_RX_inst|baud_cnt[7]~29  = CARRY((!\UART_RX_inst|baud_cnt[6]~27 ) # (!\UART_RX_inst|baud_cnt [7]))

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[6]~27 ),
	.combout(\UART_RX_inst|baud_cnt[7]~28_combout ),
	.cout(\UART_RX_inst|baud_cnt[7]~29 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[7]~28 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|baud_cnt[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N17
dffeas \UART_RX_inst|baud_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[7]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N18
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[8]~30 (
// Equation(s):
// \UART_RX_inst|baud_cnt[8]~30_combout  = (\UART_RX_inst|baud_cnt [8] & (\UART_RX_inst|baud_cnt[7]~29  $ (GND))) # (!\UART_RX_inst|baud_cnt [8] & (!\UART_RX_inst|baud_cnt[7]~29  & VCC))
// \UART_RX_inst|baud_cnt[8]~31  = CARRY((\UART_RX_inst|baud_cnt [8] & !\UART_RX_inst|baud_cnt[7]~29 ))

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[7]~29 ),
	.combout(\UART_RX_inst|baud_cnt[8]~30_combout ),
	.cout(\UART_RX_inst|baud_cnt[8]~31 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[8]~30 .lut_mask = 16'hC30C;
defparam \UART_RX_inst|baud_cnt[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N19
dffeas \UART_RX_inst|baud_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[8]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[9]~32 (
// Equation(s):
// \UART_RX_inst|baud_cnt[9]~32_combout  = (\UART_RX_inst|baud_cnt [9] & (!\UART_RX_inst|baud_cnt[8]~31 )) # (!\UART_RX_inst|baud_cnt [9] & ((\UART_RX_inst|baud_cnt[8]~31 ) # (GND)))
// \UART_RX_inst|baud_cnt[9]~33  = CARRY((!\UART_RX_inst|baud_cnt[8]~31 ) # (!\UART_RX_inst|baud_cnt [9]))

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[8]~31 ),
	.combout(\UART_RX_inst|baud_cnt[9]~32_combout ),
	.cout(\UART_RX_inst|baud_cnt[9]~33 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[9]~32 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|baud_cnt[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N21
dffeas \UART_RX_inst|baud_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[9]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[10]~34 (
// Equation(s):
// \UART_RX_inst|baud_cnt[10]~34_combout  = (\UART_RX_inst|baud_cnt [10] & (\UART_RX_inst|baud_cnt[9]~33  $ (GND))) # (!\UART_RX_inst|baud_cnt [10] & (!\UART_RX_inst|baud_cnt[9]~33  & VCC))
// \UART_RX_inst|baud_cnt[10]~35  = CARRY((\UART_RX_inst|baud_cnt [10] & !\UART_RX_inst|baud_cnt[9]~33 ))

	.dataa(\UART_RX_inst|baud_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[9]~33 ),
	.combout(\UART_RX_inst|baud_cnt[10]~34_combout ),
	.cout(\UART_RX_inst|baud_cnt[10]~35 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[10]~34 .lut_mask = 16'hA50A;
defparam \UART_RX_inst|baud_cnt[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N23
dffeas \UART_RX_inst|baud_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[10]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N0
cycloneive_lcell_comb \UART_RX_inst|Equal1~0 (
// Equation(s):
// \UART_RX_inst|Equal1~0_combout  = (!\UART_RX_inst|baud_cnt [2] & (\UART_RX_inst|baud_cnt [7] & (\UART_RX_inst|baud_cnt [4] & !\UART_RX_inst|baud_cnt [9])))

	.dataa(\UART_RX_inst|baud_cnt [2]),
	.datab(\UART_RX_inst|baud_cnt [7]),
	.datac(\UART_RX_inst|baud_cnt [4]),
	.datad(\UART_RX_inst|baud_cnt [9]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal1~0 .lut_mask = 16'h0040;
defparam \UART_RX_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[11]~36 (
// Equation(s):
// \UART_RX_inst|baud_cnt[11]~36_combout  = (\UART_RX_inst|baud_cnt [11] & (!\UART_RX_inst|baud_cnt[10]~35 )) # (!\UART_RX_inst|baud_cnt [11] & ((\UART_RX_inst|baud_cnt[10]~35 ) # (GND)))
// \UART_RX_inst|baud_cnt[11]~37  = CARRY((!\UART_RX_inst|baud_cnt[10]~35 ) # (!\UART_RX_inst|baud_cnt [11]))

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[10]~35 ),
	.combout(\UART_RX_inst|baud_cnt[11]~36_combout ),
	.cout(\UART_RX_inst|baud_cnt[11]~37 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[11]~36 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|baud_cnt[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N25
dffeas \UART_RX_inst|baud_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[11]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[12]~38 (
// Equation(s):
// \UART_RX_inst|baud_cnt[12]~38_combout  = \UART_RX_inst|baud_cnt [12] $ (!\UART_RX_inst|baud_cnt[11]~37 )

	.dataa(\UART_RX_inst|baud_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_RX_inst|baud_cnt[11]~37 ),
	.combout(\UART_RX_inst|baud_cnt[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[12]~38 .lut_mask = 16'hA5A5;
defparam \UART_RX_inst|baud_cnt[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N27
dffeas \UART_RX_inst|baud_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[12]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N28
cycloneive_lcell_comb \UART_RX_inst|Equal1~1 (
// Equation(s):
// \UART_RX_inst|Equal1~1_combout  = (!\UART_RX_inst|baud_cnt [10] & (\UART_RX_inst|Equal1~0_combout  & (!\UART_RX_inst|baud_cnt [12] & !\UART_RX_inst|baud_cnt [11])))

	.dataa(\UART_RX_inst|baud_cnt [10]),
	.datab(\UART_RX_inst|Equal1~0_combout ),
	.datac(\UART_RX_inst|baud_cnt [12]),
	.datad(\UART_RX_inst|baud_cnt [11]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal1~1 .lut_mask = 16'h0004;
defparam \UART_RX_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneive_lcell_comb \UART_RX_inst|Equal0~1 (
// Equation(s):
// \UART_RX_inst|Equal0~1_combout  = (\UART_RX_inst|baud_cnt [6]) # (!\UART_RX_inst|baud_cnt [8])

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(\UART_RX_inst|baud_cnt [6]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal0~1 .lut_mask = 16'hFF33;
defparam \UART_RX_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \UART_RX_inst|Equal0~0 (
// Equation(s):
// \UART_RX_inst|Equal0~0_combout  = ((\UART_RX_inst|baud_cnt [3]) # ((\UART_RX_inst|baud_cnt [0]) # (!\UART_RX_inst|baud_cnt [1]))) # (!\UART_RX_inst|baud_cnt [5])

	.dataa(\UART_RX_inst|baud_cnt [5]),
	.datab(\UART_RX_inst|baud_cnt [3]),
	.datac(\UART_RX_inst|baud_cnt [1]),
	.datad(\UART_RX_inst|baud_cnt [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal0~0 .lut_mask = 16'hFFDF;
defparam \UART_RX_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N30
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[7]~23 (
// Equation(s):
// \UART_RX_inst|baud_cnt[7]~23_combout  = ((\UART_RX_inst|Equal1~1_combout  & (!\UART_RX_inst|Equal0~1_combout  & !\UART_RX_inst|Equal0~0_combout ))) # (!\UART_RX_inst|work_flag~q )

	.dataa(\UART_RX_inst|work_flag~q ),
	.datab(\UART_RX_inst|Equal1~1_combout ),
	.datac(\UART_RX_inst|Equal0~1_combout ),
	.datad(\UART_RX_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[7]~23 .lut_mask = 16'h555D;
defparam \UART_RX_inst|baud_cnt[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N3
dffeas \UART_RX_inst|baud_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[1]~15 (
// Equation(s):
// \UART_RX_inst|baud_cnt[1]~15_combout  = (\UART_RX_inst|baud_cnt [1] & (!\UART_RX_inst|baud_cnt[0]~14 )) # (!\UART_RX_inst|baud_cnt [1] & ((\UART_RX_inst|baud_cnt[0]~14 ) # (GND)))
// \UART_RX_inst|baud_cnt[1]~16  = CARRY((!\UART_RX_inst|baud_cnt[0]~14 ) # (!\UART_RX_inst|baud_cnt [1]))

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[0]~14 ),
	.combout(\UART_RX_inst|baud_cnt[1]~15_combout ),
	.cout(\UART_RX_inst|baud_cnt[1]~16 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|baud_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N5
dffeas \UART_RX_inst|baud_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[2]~17 (
// Equation(s):
// \UART_RX_inst|baud_cnt[2]~17_combout  = (\UART_RX_inst|baud_cnt [2] & (\UART_RX_inst|baud_cnt[1]~16  $ (GND))) # (!\UART_RX_inst|baud_cnt [2] & (!\UART_RX_inst|baud_cnt[1]~16  & VCC))
// \UART_RX_inst|baud_cnt[2]~18  = CARRY((\UART_RX_inst|baud_cnt [2] & !\UART_RX_inst|baud_cnt[1]~16 ))

	.dataa(\UART_RX_inst|baud_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[1]~16 ),
	.combout(\UART_RX_inst|baud_cnt[2]~17_combout ),
	.cout(\UART_RX_inst|baud_cnt[2]~18 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[2]~17 .lut_mask = 16'hA50A;
defparam \UART_RX_inst|baud_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N7
dffeas \UART_RX_inst|baud_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[3]~19 (
// Equation(s):
// \UART_RX_inst|baud_cnt[3]~19_combout  = (\UART_RX_inst|baud_cnt [3] & (!\UART_RX_inst|baud_cnt[2]~18 )) # (!\UART_RX_inst|baud_cnt [3] & ((\UART_RX_inst|baud_cnt[2]~18 ) # (GND)))
// \UART_RX_inst|baud_cnt[3]~20  = CARRY((!\UART_RX_inst|baud_cnt[2]~18 ) # (!\UART_RX_inst|baud_cnt [3]))

	.dataa(gnd),
	.datab(\UART_RX_inst|baud_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[2]~18 ),
	.combout(\UART_RX_inst|baud_cnt[3]~19_combout ),
	.cout(\UART_RX_inst|baud_cnt[3]~20 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|baud_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N9
dffeas \UART_RX_inst|baud_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N10
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[4]~21 (
// Equation(s):
// \UART_RX_inst|baud_cnt[4]~21_combout  = (\UART_RX_inst|baud_cnt [4] & (\UART_RX_inst|baud_cnt[3]~20  $ (GND))) # (!\UART_RX_inst|baud_cnt [4] & (!\UART_RX_inst|baud_cnt[3]~20  & VCC))
// \UART_RX_inst|baud_cnt[4]~22  = CARRY((\UART_RX_inst|baud_cnt [4] & !\UART_RX_inst|baud_cnt[3]~20 ))

	.dataa(\UART_RX_inst|baud_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[3]~20 ),
	.combout(\UART_RX_inst|baud_cnt[4]~21_combout ),
	.cout(\UART_RX_inst|baud_cnt[4]~22 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART_RX_inst|baud_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N11
dffeas \UART_RX_inst|baud_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N12
cycloneive_lcell_comb \UART_RX_inst|baud_cnt[5]~24 (
// Equation(s):
// \UART_RX_inst|baud_cnt[5]~24_combout  = (\UART_RX_inst|baud_cnt [5] & (!\UART_RX_inst|baud_cnt[4]~22 )) # (!\UART_RX_inst|baud_cnt [5] & ((\UART_RX_inst|baud_cnt[4]~22 ) # (GND)))
// \UART_RX_inst|baud_cnt[5]~25  = CARRY((!\UART_RX_inst|baud_cnt[4]~22 ) # (!\UART_RX_inst|baud_cnt [5]))

	.dataa(\UART_RX_inst|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|baud_cnt[4]~22 ),
	.combout(\UART_RX_inst|baud_cnt[5]~24_combout ),
	.cout(\UART_RX_inst|baud_cnt[5]~25 ));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[5]~24 .lut_mask = 16'h5A5F;
defparam \UART_RX_inst|baud_cnt[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y8_N13
dffeas \UART_RX_inst|baud_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[5]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N15
dffeas \UART_RX_inst|baud_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|baud_cnt[6]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_RX_inst|baud_cnt[7]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \UART_RX_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \UART_RX_inst|Equal1~2 (
// Equation(s):
// \UART_RX_inst|Equal1~2_combout  = (!\UART_RX_inst|baud_cnt [5] & (\UART_RX_inst|baud_cnt [3] & (!\UART_RX_inst|baud_cnt [1] & \UART_RX_inst|baud_cnt [0])))

	.dataa(\UART_RX_inst|baud_cnt [5]),
	.datab(\UART_RX_inst|baud_cnt [3]),
	.datac(\UART_RX_inst|baud_cnt [1]),
	.datad(\UART_RX_inst|baud_cnt [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal1~2 .lut_mask = 16'h0400;
defparam \UART_RX_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \UART_RX_inst|Equal1~3 (
// Equation(s):
// \UART_RX_inst|Equal1~3_combout  = (\UART_RX_inst|baud_cnt [6] & (!\UART_RX_inst|baud_cnt [8] & (\UART_RX_inst|Equal1~2_combout  & \UART_RX_inst|Equal1~1_combout )))

	.dataa(\UART_RX_inst|baud_cnt [6]),
	.datab(\UART_RX_inst|baud_cnt [8]),
	.datac(\UART_RX_inst|Equal1~2_combout ),
	.datad(\UART_RX_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal1~3 .lut_mask = 16'h2000;
defparam \UART_RX_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N17
dffeas \UART_RX_inst|read_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Equal1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|read_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|read_flag .is_wysiwyg = "true";
defparam \UART_RX_inst|read_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_lcell_comb \UART_RX_inst|bit_cnt[0]~4 (
// Equation(s):
// \UART_RX_inst|bit_cnt[0]~4_combout  = (\UART_RX_inst|read_flag~q  & (\UART_RX_inst|bit_cnt [0] $ (VCC))) # (!\UART_RX_inst|read_flag~q  & (\UART_RX_inst|bit_cnt [0] & VCC))
// \UART_RX_inst|bit_cnt[0]~5  = CARRY((\UART_RX_inst|read_flag~q  & \UART_RX_inst|bit_cnt [0]))

	.dataa(\UART_RX_inst|read_flag~q ),
	.datab(\UART_RX_inst|bit_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_RX_inst|bit_cnt[0]~4_combout ),
	.cout(\UART_RX_inst|bit_cnt[0]~5 ));
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[0]~4 .lut_mask = 16'h6688;
defparam \UART_RX_inst|bit_cnt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N21
dffeas \UART_RX_inst|bit_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|bit_cnt[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\UART_RX_inst|work_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneive_lcell_comb \UART_RX_inst|bit_cnt[1]~6 (
// Equation(s):
// \UART_RX_inst|bit_cnt[1]~6_combout  = (\UART_RX_inst|bit_cnt [1] & (!\UART_RX_inst|bit_cnt[0]~5 )) # (!\UART_RX_inst|bit_cnt [1] & ((\UART_RX_inst|bit_cnt[0]~5 ) # (GND)))
// \UART_RX_inst|bit_cnt[1]~7  = CARRY((!\UART_RX_inst|bit_cnt[0]~5 ) # (!\UART_RX_inst|bit_cnt [1]))

	.dataa(\UART_RX_inst|bit_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|bit_cnt[0]~5 ),
	.combout(\UART_RX_inst|bit_cnt[1]~6_combout ),
	.cout(\UART_RX_inst|bit_cnt[1]~7 ));
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[1]~6 .lut_mask = 16'h5A5F;
defparam \UART_RX_inst|bit_cnt[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N23
dffeas \UART_RX_inst|bit_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|bit_cnt[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\UART_RX_inst|work_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_lcell_comb \UART_RX_inst|bit_cnt[2]~8 (
// Equation(s):
// \UART_RX_inst|bit_cnt[2]~8_combout  = (\UART_RX_inst|bit_cnt [2] & (\UART_RX_inst|bit_cnt[1]~7  $ (GND))) # (!\UART_RX_inst|bit_cnt [2] & (!\UART_RX_inst|bit_cnt[1]~7  & VCC))
// \UART_RX_inst|bit_cnt[2]~9  = CARRY((\UART_RX_inst|bit_cnt [2] & !\UART_RX_inst|bit_cnt[1]~7 ))

	.dataa(gnd),
	.datab(\UART_RX_inst|bit_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|bit_cnt[1]~7 ),
	.combout(\UART_RX_inst|bit_cnt[2]~8_combout ),
	.cout(\UART_RX_inst|bit_cnt[2]~9 ));
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[2]~8 .lut_mask = 16'hC30C;
defparam \UART_RX_inst|bit_cnt[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \UART_RX_inst|bit_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|bit_cnt[2]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\UART_RX_inst|work_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \UART_RX_inst|bit_cnt[3]~10 (
// Equation(s):
// \UART_RX_inst|bit_cnt[3]~10_combout  = \UART_RX_inst|bit_cnt [3] $ (\UART_RX_inst|bit_cnt[2]~9 )

	.dataa(\UART_RX_inst|bit_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_RX_inst|bit_cnt[2]~9 ),
	.combout(\UART_RX_inst|bit_cnt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[3]~10 .lut_mask = 16'h5A5A;
defparam \UART_RX_inst|bit_cnt[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N27
dffeas \UART_RX_inst|bit_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|bit_cnt[3]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\UART_RX_inst|work_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \UART_RX_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_lcell_comb \UART_RX_inst|Equal2~0 (
// Equation(s):
// \UART_RX_inst|Equal2~0_combout  = (\UART_RX_inst|bit_cnt [3] & (!\UART_RX_inst|bit_cnt [2] & (!\UART_RX_inst|bit_cnt [1] & \UART_RX_inst|bit_cnt [0])))

	.dataa(\UART_RX_inst|bit_cnt [3]),
	.datab(\UART_RX_inst|bit_cnt [2]),
	.datac(\UART_RX_inst|bit_cnt [1]),
	.datad(\UART_RX_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal2~0 .lut_mask = 16'h0200;
defparam \UART_RX_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \UART_RX_inst|work_flag~0 (
// Equation(s):
// \UART_RX_inst|work_flag~0_combout  = (\UART_RX_inst|start_flag~q ) # ((\UART_RX_inst|work_flag~q  & !\UART_RX_inst|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\UART_RX_inst|start_flag~q ),
	.datac(\UART_RX_inst|work_flag~q ),
	.datad(\UART_RX_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|work_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|work_flag~0 .lut_mask = 16'hCCFC;
defparam \UART_RX_inst|work_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N11
dffeas \UART_RX_inst|work_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|work_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|work_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|work_flag .is_wysiwyg = "true";
defparam \UART_RX_inst|work_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|valid_reg1~feeder (
// Equation(s):
// \FIFO_ctrl_inst|valid_reg1~feeder_combout  = \UART_RX_inst|work_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|work_flag~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|valid_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|valid_reg1~feeder .lut_mask = 16'hFF00;
defparam \FIFO_ctrl_inst|valid_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \FIFO_ctrl_inst|valid_reg1 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|valid_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|valid_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|valid_reg1 .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|valid_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|valid_reg2~feeder (
// Equation(s):
// \FIFO_ctrl_inst|valid_reg2~feeder_combout  = \FIFO_ctrl_inst|valid_reg1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|valid_reg1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|valid_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|valid_reg2~feeder .lut_mask = 16'hFF00;
defparam \FIFO_ctrl_inst|valid_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \FIFO_ctrl_inst|valid_reg2 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|valid_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|valid_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|valid_reg2 .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|valid_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|always1~0 (
// Equation(s):
// \FIFO_ctrl_inst|always1~0_combout  = (!\FIFO_ctrl_inst|valid_reg1~q  & \FIFO_ctrl_inst|valid_reg2~q )

	.dataa(\FIFO_ctrl_inst|valid_reg1~q ),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|valid_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|always1~0 .lut_mask = 16'h5050;
defparam \FIFO_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \FIFO_ctrl_inst|valid_rise (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|always1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|valid_rise~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|valid_rise .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|valid_rise .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|wr_en2~0 (
// Equation(s):
// \FIFO_ctrl_inst|wr_en2~0_combout  = (\FIFO_ctrl_inst|fifo1_full~q  & ((\FIFO_ctrl_inst|fifo2_full~q  & ((\FIFO_ctrl_inst|Equal3~0_combout ))) # (!\FIFO_ctrl_inst|fifo2_full~q  & (\FIFO_ctrl_inst|valid_rise~q ))))

	.dataa(\FIFO_ctrl_inst|valid_rise~q ),
	.datab(\FIFO_ctrl_inst|fifo2_full~q ),
	.datac(\FIFO_ctrl_inst|Equal3~0_combout ),
	.datad(\FIFO_ctrl_inst|fifo1_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|wr_en2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|wr_en2~0 .lut_mask = 16'hE200;
defparam \FIFO_ctrl_inst|wr_en2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \FIFO_ctrl_inst|wr_en2 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|wr_en2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|wr_en2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|wr_en2 .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|wr_en2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo2_cnt[0]~1 (
// Equation(s):
// \FIFO_ctrl_inst|fifo2_cnt[0]~1_combout  = (\FIFO_ctrl_inst|fifo2_cnt [2] & ((\FIFO_ctrl_inst|fifo2_cnt [0]) # ((!\FIFO_ctrl_inst|fifo2_cnt [1] & \FIFO_ctrl_inst|wr_en2~q )))) # (!\FIFO_ctrl_inst|fifo2_cnt [2] & ((\FIFO_ctrl_inst|fifo2_cnt [0] $ 
// (\FIFO_ctrl_inst|wr_en2~q ))))

	.dataa(\FIFO_ctrl_inst|fifo2_cnt [1]),
	.datab(\FIFO_ctrl_inst|fifo2_cnt [2]),
	.datac(\FIFO_ctrl_inst|fifo2_cnt [0]),
	.datad(\FIFO_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo2_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_cnt[0]~1 .lut_mask = 16'hC7F0;
defparam \FIFO_ctrl_inst|fifo2_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \FIFO_ctrl_inst|fifo2_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo2_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo2_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_cnt[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo2_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo2_cnt[2]~0 (
// Equation(s):
// \FIFO_ctrl_inst|fifo2_cnt[2]~0_combout  = (\FIFO_ctrl_inst|fifo2_cnt [2]) # ((\FIFO_ctrl_inst|fifo2_cnt [1] & (\FIFO_ctrl_inst|fifo2_cnt [0] & \FIFO_ctrl_inst|wr_en2~q )))

	.dataa(\FIFO_ctrl_inst|fifo2_cnt [1]),
	.datab(\FIFO_ctrl_inst|fifo2_cnt [0]),
	.datac(\FIFO_ctrl_inst|fifo2_cnt [2]),
	.datad(\FIFO_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo2_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_cnt[2]~0 .lut_mask = 16'hF8F0;
defparam \FIFO_ctrl_inst|fifo2_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \FIFO_ctrl_inst|fifo2_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo2_cnt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo2_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_cnt[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo2_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo2_cnt[1]~2 (
// Equation(s):
// \FIFO_ctrl_inst|fifo2_cnt[1]~2_combout  = \FIFO_ctrl_inst|fifo2_cnt [1] $ (((\FIFO_ctrl_inst|wr_en2~q  & (!\FIFO_ctrl_inst|fifo2_cnt [2] & \FIFO_ctrl_inst|fifo2_cnt [0]))))

	.dataa(\FIFO_ctrl_inst|wr_en2~q ),
	.datab(\FIFO_ctrl_inst|fifo2_cnt [2]),
	.datac(\FIFO_ctrl_inst|fifo2_cnt [1]),
	.datad(\FIFO_ctrl_inst|fifo2_cnt [0]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo2_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_cnt[1]~2 .lut_mask = 16'hD2F0;
defparam \FIFO_ctrl_inst|fifo2_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \FIFO_ctrl_inst|fifo2_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo2_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo2_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_cnt[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo2_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo2_full~0 (
// Equation(s):
// \FIFO_ctrl_inst|fifo2_full~0_combout  = (\FIFO_ctrl_inst|fifo2_full~q ) # ((!\FIFO_ctrl_inst|fifo2_cnt [1] & (\FIFO_ctrl_inst|fifo2_cnt [0] & \FIFO_ctrl_inst|fifo2_cnt [2])))

	.dataa(\FIFO_ctrl_inst|fifo2_cnt [1]),
	.datab(\FIFO_ctrl_inst|fifo2_cnt [0]),
	.datac(\FIFO_ctrl_inst|fifo2_full~q ),
	.datad(\FIFO_ctrl_inst|fifo2_cnt [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo2_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_full~0 .lut_mask = 16'hF4F0;
defparam \FIFO_ctrl_inst|fifo2_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \FIFO_ctrl_inst|fifo2_full (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo2_full~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo2_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo2_full .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo2_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|wr_en1~0 (
// Equation(s):
// \FIFO_ctrl_inst|wr_en1~0_combout  = (\FIFO_ctrl_inst|fifo1_full~q  & (\FIFO_ctrl_inst|fifo2_full~q  & ((\FIFO_ctrl_inst|Equal3~0_combout )))) # (!\FIFO_ctrl_inst|fifo1_full~q  & (((\FIFO_ctrl_inst|valid_rise~q ))))

	.dataa(\FIFO_ctrl_inst|fifo2_full~q ),
	.datab(\FIFO_ctrl_inst|valid_rise~q ),
	.datac(\FIFO_ctrl_inst|fifo1_full~q ),
	.datad(\FIFO_ctrl_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|wr_en1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|wr_en1~0 .lut_mask = 16'hAC0C;
defparam \FIFO_ctrl_inst|wr_en1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \FIFO_ctrl_inst|wr_en1 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|wr_en1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|wr_en1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|wr_en1 .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|wr_en1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo1_cnt[2]~0 (
// Equation(s):
// \FIFO_ctrl_inst|fifo1_cnt[2]~0_combout  = (\FIFO_ctrl_inst|fifo1_cnt [2]) # ((\FIFO_ctrl_inst|wr_en1~q  & (\FIFO_ctrl_inst|fifo1_cnt [1] & \FIFO_ctrl_inst|fifo1_cnt [0])))

	.dataa(\FIFO_ctrl_inst|wr_en1~q ),
	.datab(\FIFO_ctrl_inst|fifo1_cnt [1]),
	.datac(\FIFO_ctrl_inst|fifo1_cnt [2]),
	.datad(\FIFO_ctrl_inst|fifo1_cnt [0]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo1_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_cnt[2]~0 .lut_mask = 16'hF8F0;
defparam \FIFO_ctrl_inst|fifo1_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \FIFO_ctrl_inst|fifo1_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo1_cnt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo1_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_cnt[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo1_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo1_cnt[1]~2 (
// Equation(s):
// \FIFO_ctrl_inst|fifo1_cnt[1]~2_combout  = \FIFO_ctrl_inst|fifo1_cnt [1] $ (((\FIFO_ctrl_inst|wr_en1~q  & (!\FIFO_ctrl_inst|fifo1_cnt [2] & \FIFO_ctrl_inst|fifo1_cnt [0]))))

	.dataa(\FIFO_ctrl_inst|wr_en1~q ),
	.datab(\FIFO_ctrl_inst|fifo1_cnt [2]),
	.datac(\FIFO_ctrl_inst|fifo1_cnt [1]),
	.datad(\FIFO_ctrl_inst|fifo1_cnt [0]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo1_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_cnt[1]~2 .lut_mask = 16'hD2F0;
defparam \FIFO_ctrl_inst|fifo1_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \FIFO_ctrl_inst|fifo1_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo1_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo1_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_cnt[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo1_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo1_cnt[0]~1 (
// Equation(s):
// \FIFO_ctrl_inst|fifo1_cnt[0]~1_combout  = (\FIFO_ctrl_inst|wr_en1~q  & ((\FIFO_ctrl_inst|fifo1_cnt [0] & ((\FIFO_ctrl_inst|fifo1_cnt [2]))) # (!\FIFO_ctrl_inst|fifo1_cnt [0] & ((!\FIFO_ctrl_inst|fifo1_cnt [2]) # (!\FIFO_ctrl_inst|fifo1_cnt [1]))))) # 
// (!\FIFO_ctrl_inst|wr_en1~q  & (((\FIFO_ctrl_inst|fifo1_cnt [0]))))

	.dataa(\FIFO_ctrl_inst|wr_en1~q ),
	.datab(\FIFO_ctrl_inst|fifo1_cnt [1]),
	.datac(\FIFO_ctrl_inst|fifo1_cnt [0]),
	.datad(\FIFO_ctrl_inst|fifo1_cnt [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo1_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_cnt[0]~1 .lut_mask = 16'hF25A;
defparam \FIFO_ctrl_inst|fifo1_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \FIFO_ctrl_inst|fifo1_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo1_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo1_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_cnt[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo1_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|fifo1_full~0 (
// Equation(s):
// \FIFO_ctrl_inst|fifo1_full~0_combout  = (\FIFO_ctrl_inst|fifo1_full~q ) # ((\FIFO_ctrl_inst|fifo1_cnt [0] & (!\FIFO_ctrl_inst|fifo1_cnt [1] & \FIFO_ctrl_inst|fifo1_cnt [2])))

	.dataa(\FIFO_ctrl_inst|fifo1_cnt [0]),
	.datab(\FIFO_ctrl_inst|fifo1_cnt [1]),
	.datac(\FIFO_ctrl_inst|fifo1_full~q ),
	.datad(\FIFO_ctrl_inst|fifo1_cnt [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|fifo1_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_full~0 .lut_mask = 16'hF2F0;
defparam \FIFO_ctrl_inst|fifo1_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \FIFO_ctrl_inst|fifo1_full (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|fifo1_full~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|fifo1_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|fifo1_full .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|fifo1_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|always10~0 (
// Equation(s):
// \FIFO_ctrl_inst|always10~0_combout  = ((!\FIFO_ctrl_inst|fifo2_full~q ) # (!\FIFO_ctrl_inst|valid_rise~q )) # (!\FIFO_ctrl_inst|fifo1_full~q )

	.dataa(\FIFO_ctrl_inst|fifo1_full~q ),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|valid_rise~q ),
	.datad(\FIFO_ctrl_inst|fifo2_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|always10~0 .lut_mask = 16'h5FFF;
defparam \FIFO_ctrl_inst|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \FIFO_ctrl_inst|sum_cnt[0]~2 (
// Equation(s):
// \FIFO_ctrl_inst|sum_cnt[0]~2_combout  = (!\FIFO_ctrl_inst|sum_cnt [0] & ((\FIFO_ctrl_inst|sum_cnt [1]) # ((\FIFO_ctrl_inst|sum_cnt [2]) # (!\FIFO_ctrl_inst|always10~0_combout ))))

	.dataa(\FIFO_ctrl_inst|sum_cnt [1]),
	.datab(\FIFO_ctrl_inst|sum_cnt [2]),
	.datac(\FIFO_ctrl_inst|sum_cnt [0]),
	.datad(\FIFO_ctrl_inst|always10~0_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|sum_cnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|sum_cnt[0]~2 .lut_mask = 16'h0E0F;
defparam \FIFO_ctrl_inst|sum_cnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \FIFO_ctrl_inst|sum_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|sum_cnt[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|sum_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|sum_cnt[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|sum_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|sum_cnt[1]~1 (
// Equation(s):
// \FIFO_ctrl_inst|sum_cnt[1]~1_combout  = \FIFO_ctrl_inst|sum_cnt [0] $ (\FIFO_ctrl_inst|sum_cnt [1])

	.dataa(\FIFO_ctrl_inst|sum_cnt [0]),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|sum_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|sum_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|sum_cnt[1]~1 .lut_mask = 16'h5A5A;
defparam \FIFO_ctrl_inst|sum_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \FIFO_ctrl_inst|sum_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|sum_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|sum_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|sum_cnt[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|sum_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|Equal3~0 (
// Equation(s):
// \FIFO_ctrl_inst|Equal3~0_combout  = (\FIFO_ctrl_inst|sum_cnt [1] & (\FIFO_ctrl_inst|sum_cnt [0] & \FIFO_ctrl_inst|sum_cnt [2]))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|sum_cnt [1]),
	.datac(\FIFO_ctrl_inst|sum_cnt [0]),
	.datad(\FIFO_ctrl_inst|sum_cnt [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|Equal3~0 .lut_mask = 16'hC000;
defparam \FIFO_ctrl_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N30
cycloneive_lcell_comb \UART_TX_inst|en_reg~feeder (
// Equation(s):
// \UART_TX_inst|en_reg~feeder_combout  = \FIFO_ctrl_inst|Equal3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|en_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|en_reg~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|en_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N31
dffeas \UART_TX_inst|en_reg (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|en_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|en_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|en_reg .is_wysiwyg = "true";
defparam \UART_TX_inst|en_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
cycloneive_lcell_comb \UART_TX_inst|always1~0 (
// Equation(s):
// \UART_TX_inst|always1~0_combout  = (!\UART_TX_inst|work_flag~q  & (!\UART_TX_inst|en_reg~q  & \FIFO_ctrl_inst|Equal3~0_combout ))

	.dataa(gnd),
	.datab(\UART_TX_inst|work_flag~q ),
	.datac(\UART_TX_inst|en_reg~q ),
	.datad(\FIFO_ctrl_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|always1~0 .lut_mask = 16'h0300;
defparam \UART_TX_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N29
dffeas \UART_TX_inst|start_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|always1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|start_flag .is_wysiwyg = "true";
defparam \UART_TX_inst|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
cycloneive_lcell_comb \UART_TX_inst|work_flag~0 (
// Equation(s):
// \UART_TX_inst|work_flag~0_combout  = (\UART_TX_inst|start_flag~q ) # ((\UART_TX_inst|work_flag~q  & ((!\UART_TX_inst|bit_cnt [0]) # (!\UART_TX_inst|tx~0_combout ))))

	.dataa(\UART_TX_inst|tx~0_combout ),
	.datab(\UART_TX_inst|bit_cnt [0]),
	.datac(\UART_TX_inst|work_flag~q ),
	.datad(\UART_TX_inst|start_flag~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|work_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|work_flag~0 .lut_mask = 16'hFF70;
defparam \UART_TX_inst|work_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N1
dffeas \UART_TX_inst|work_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|work_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|work_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|work_flag .is_wysiwyg = "true";
defparam \UART_TX_inst|work_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \UART_RX_inst|data_reg[7]~feeder (
// Equation(s):
// \UART_RX_inst|data_reg[7]~feeder_combout  = \UART_RX_inst|re_reg3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|re_reg3~q ),
	.cin(gnd),
	.combout(\UART_RX_inst|data_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|data_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \UART_RX_inst|always6~0 (
// Equation(s):
// \UART_RX_inst|always6~0_combout  = \UART_RX_inst|bit_cnt [3] $ (((\UART_RX_inst|bit_cnt [2]) # ((\UART_RX_inst|bit_cnt [1]) # (\UART_RX_inst|bit_cnt [0]))))

	.dataa(\UART_RX_inst|bit_cnt [3]),
	.datab(\UART_RX_inst|bit_cnt [2]),
	.datac(\UART_RX_inst|bit_cnt [1]),
	.datad(\UART_RX_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|always6~0 .lut_mask = 16'h5556;
defparam \UART_RX_inst|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \UART_RX_inst|always6~1 (
// Equation(s):
// \UART_RX_inst|always6~1_combout  = (\UART_RX_inst|read_flag~q  & \UART_RX_inst|always6~0_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|read_flag~q ),
	.datac(gnd),
	.datad(\UART_RX_inst|always6~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|always6~1 .lut_mask = 16'hCC00;
defparam \UART_RX_inst|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N21
dffeas \UART_RX_inst|data_reg[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[7] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneive_lcell_comb \UART_RX_inst|data_reg[6]~feeder (
// Equation(s):
// \UART_RX_inst|data_reg[6]~feeder_combout  = \UART_RX_inst|data_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_reg [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|data_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|data_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N31
dffeas \UART_RX_inst|data_reg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[6] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \UART_RX_inst|data_reg[5]~feeder (
// Equation(s):
// \UART_RX_inst|data_reg[5]~feeder_combout  = \UART_RX_inst|data_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|data_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|data_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|data_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N13
dffeas \UART_RX_inst|data_reg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[5] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \UART_RX_inst|data_reg[4]~feeder (
// Equation(s):
// \UART_RX_inst|data_reg[4]~feeder_combout  = \UART_RX_inst|data_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_reg [5]),
	.cin(gnd),
	.combout(\UART_RX_inst|data_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|data_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N7
dffeas \UART_RX_inst|data_reg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[4] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \UART_RX_inst|data_reg[3]~feeder (
// Equation(s):
// \UART_RX_inst|data_reg[3]~feeder_combout  = \UART_RX_inst|data_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_reg [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|data_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|data_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N29
dffeas \UART_RX_inst|data_reg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[3] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \UART_RX_inst|data_reg[2]~feeder (
// Equation(s):
// \UART_RX_inst|data_reg[2]~feeder_combout  = \UART_RX_inst|data_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_reg [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|data_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|data_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N27
dffeas \UART_RX_inst|data_reg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \UART_RX_inst|data_reg[1]~feeder (
// Equation(s):
// \UART_RX_inst|data_reg[1]~feeder_combout  = \UART_RX_inst|data_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|data_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|data_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|data_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N11
dffeas \UART_RX_inst|data_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \UART_RX_inst|data_out[1]~feeder (
// Equation(s):
// \UART_RX_inst|data_out[1]~feeder_combout  = \UART_RX_inst|data_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_reg [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \UART_RX_inst|data_out[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_reg3[1]~feeder (
// Equation(s):
// \FIFO_ctrl_inst|dat_reg3[1]~feeder_combout  = \UART_RX_inst|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_out [1]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_reg3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_ctrl_inst|dat_reg3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \FIFO_ctrl_inst|dat_reg3[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_reg3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|rd_en1~0 (
// Equation(s):
// \FIFO_ctrl_inst|rd_en1~0_combout  = !\FIFO_ctrl_inst|always10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|always10~0_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|rd_en1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|rd_en1~0 .lut_mask = 16'h00FF;
defparam \FIFO_ctrl_inst|rd_en1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \FIFO_ctrl_inst|rd_en1 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|rd_en1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|rd_en1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|rd_en1 .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|rd_en1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\FIFO_ctrl_inst|rd_en1~q  $ (((\FIFO_ctrl_inst|wr_en1~q  & 
// !\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\FIFO_ctrl_inst|wr_en1~q  & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\FIFO_ctrl_inst|wr_en1~q ),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\FIFO_ctrl_inst|rd_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hA60C;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & VCC)))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT )

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (!\FIFO_ctrl_inst|rd_en1~q 
// )))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(\FIFO_ctrl_inst|rd_en1~q ),
	.datad(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFEF;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hAA8A;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\FIFO_ctrl_inst|wr_en1~q ))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\FIFO_ctrl_inst|wr_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFFFA;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\FIFO_ctrl_inst|wr_en1~q  & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & !\FIFO_ctrl_inst|rd_en1~q )))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\FIFO_ctrl_inst|wr_en1~q ),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(\FIFO_ctrl_inst|rd_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h0080;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ) # ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & !\FIFO_ctrl_inst|rd_en1~q )))) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & (((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & !\FIFO_ctrl_inst|rd_en1~q ))))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\FIFO_ctrl_inst|rd_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h88F8;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \FIFO_ctrl_inst|wr_en1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\FIFO_ctrl_inst|wr_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|loop_begin~0 (
// Equation(s):
// \FIFO_ctrl_inst|loop_begin~0_combout  = (\FIFO_ctrl_inst|fifo1_full~q  & \FIFO_ctrl_inst|fifo2_full~q )

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|fifo1_full~q ),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|fifo2_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|loop_begin~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|loop_begin~0 .lut_mask = 16'hCC00;
defparam \FIFO_ctrl_inst|loop_begin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \FIFO_ctrl_inst|rd_en1~q )

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|rd_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hCC00;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ((VCC)))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N29
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (!\FIFO_ctrl_inst|rd_en1~q 
// )))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(\FIFO_ctrl_inst|rd_en1~q ),
	.datad(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFEF;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hCC8C;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\FIFO_ctrl_inst|wr_en2~q ) # ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ))

	.dataa(\FIFO_ctrl_inst|wr_en2~q ),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFEFE;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\FIFO_ctrl_inst|wr_en2~q  & (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ 
// (((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (!\FIFO_ctrl_inst|rd_en1~q ))))) # (!\FIFO_ctrl_inst|wr_en2~q  & (((\FIFO_ctrl_inst|rd_en1~q  & 
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))

	.dataa(\FIFO_ctrl_inst|wr_en2~q ),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\FIFO_ctrl_inst|rd_en1~q ),
	.datad(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hD222;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N15
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N21
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N23
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N25
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N27
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (!\FIFO_ctrl_inst|rd_en1~q  & (\FIFO_ctrl_inst|wr_en2~q  & (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])))

	.dataa(\FIFO_ctrl_inst|rd_en1~q ),
	.datab(\FIFO_ctrl_inst|wr_en2~q ),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h4000;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ) # ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & !\FIFO_ctrl_inst|rd_en1~q )))) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & (((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & !\FIFO_ctrl_inst|rd_en1~q ))))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\FIFO_ctrl_inst|rd_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h88F8;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \FIFO_ctrl_inst|wr_en2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\FIFO_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \FIFO_ctrl_inst|rd_en1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\FIFO_ctrl_inst|rd_en1~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N9
dffeas \UART_RX_inst|data_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_reg [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_reg[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \UART_RX_inst|data_out[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_reg [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[0]~1 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[0]~1_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[0]~1_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [0])))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|dat_in2[0]~1_combout ),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [0]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[0]~1 .lut_mask = 16'hCFC0;
defparam \FIFO_ctrl_inst|dat_in2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_reg3[0]~feeder (
// Equation(s):
// \FIFO_ctrl_inst|dat_reg3[0]~feeder_combout  = \UART_RX_inst|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_out [0]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_reg3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_ctrl_inst|dat_reg3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \FIFO_ctrl_inst|dat_reg3[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_reg3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[0]~3 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[0]~3_combout  = \FIFO_ctrl_inst|dat_in2[0]~1_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & (\FIFO_ctrl_inst|dat_reg3 [0])) # (!\FIFO_ctrl_inst|fifo2_full~q  & ((\UART_RX_inst|data_out [0])))))

	.dataa(\FIFO_ctrl_inst|dat_in2[0]~1_combout ),
	.datab(\FIFO_ctrl_inst|dat_reg3 [0]),
	.datac(\UART_RX_inst|data_out [0]),
	.datad(\FIFO_ctrl_inst|fifo2_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[0]~3 .lut_mask = 16'h665A;
defparam \FIFO_ctrl_inst|dat_in2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \FIFO_ctrl_inst|dat_in2[0]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[0]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[0]~2 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[0]~2_combout  = (\rst_n~input_o  & ((\FIFO_ctrl_inst|dat_in2[0]~_emulated_q  $ (\FIFO_ctrl_inst|dat_in2[0]~1_combout )))) # (!\rst_n~input_o  & (\UART_RX_inst|data_out [0]))

	.dataa(\rst_n~input_o ),
	.datab(\UART_RX_inst|data_out [0]),
	.datac(\FIFO_ctrl_inst|dat_in2[0]~_emulated_q ),
	.datad(\FIFO_ctrl_inst|dat_in2[0]~1_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[0]~2 .lut_mask = 16'h4EE4;
defparam \FIFO_ctrl_inst|dat_in2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] $ 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] $ 
// (\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[1]~5 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[1]~5_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[1]~5_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [1])))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|dat_in2[1]~5_combout ),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [1]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[1]~5 .lut_mask = 16'hCFC0;
defparam \FIFO_ctrl_inst|dat_in2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[1]~7 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[1]~7_combout  = \FIFO_ctrl_inst|dat_in2[1]~5_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & ((\FIFO_ctrl_inst|dat_reg3 [1]))) # (!\FIFO_ctrl_inst|fifo2_full~q  & (\UART_RX_inst|data_out [1]))))

	.dataa(\UART_RX_inst|data_out [1]),
	.datab(\FIFO_ctrl_inst|dat_in2[1]~5_combout ),
	.datac(\FIFO_ctrl_inst|dat_reg3 [1]),
	.datad(\FIFO_ctrl_inst|fifo2_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[1]~7 .lut_mask = 16'h3C66;
defparam \FIFO_ctrl_inst|dat_in2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \FIFO_ctrl_inst|dat_in2[1]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[1]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[1]~6 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[1]~6_combout  = (\rst_n~input_o  & ((\FIFO_ctrl_inst|dat_in2[1]~_emulated_q  $ (\FIFO_ctrl_inst|dat_in2[1]~5_combout )))) # (!\rst_n~input_o  & (\UART_RX_inst|data_out [1]))

	.dataa(\rst_n~input_o ),
	.datab(\UART_RX_inst|data_out [1]),
	.datac(\FIFO_ctrl_inst|dat_in2[1]~_emulated_q ),
	.datad(\FIFO_ctrl_inst|dat_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[1]~6 .lut_mask = 16'h4EE4;
defparam \FIFO_ctrl_inst|dat_in2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \UART_RX_inst|data_out[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_reg [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[2]~9 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[2]~9_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[2]~9_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [2])))

	.dataa(\FIFO_ctrl_inst|dat_in2[2]~9_combout ),
	.datab(gnd),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[2]~9 .lut_mask = 16'hAFA0;
defparam \FIFO_ctrl_inst|dat_in2[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_reg3[2]~feeder (
// Equation(s):
// \FIFO_ctrl_inst|dat_reg3[2]~feeder_combout  = \UART_RX_inst|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_out [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_reg3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_ctrl_inst|dat_reg3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \FIFO_ctrl_inst|dat_reg3[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_reg3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[2]~11 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[2]~11_combout  = \FIFO_ctrl_inst|dat_in2[2]~9_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & ((\FIFO_ctrl_inst|dat_reg3 [2]))) # (!\FIFO_ctrl_inst|fifo2_full~q  & (\UART_RX_inst|data_out [2]))))

	.dataa(\FIFO_ctrl_inst|dat_in2[2]~9_combout ),
	.datab(\FIFO_ctrl_inst|fifo2_full~q ),
	.datac(\UART_RX_inst|data_out [2]),
	.datad(\FIFO_ctrl_inst|dat_reg3 [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[2]~11 .lut_mask = 16'h569A;
defparam \FIFO_ctrl_inst|dat_in2[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \FIFO_ctrl_inst|dat_in2[2]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[2]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[2]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[2]~10 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[2]~10_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in2[2]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[2]~9_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [2]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in2[2]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [2]),
	.datad(\FIFO_ctrl_inst|dat_in2[2]~9_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[2]~10 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in2[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \UART_RX_inst|data_out[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_reg [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[3] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_reg3[3]~feeder (
// Equation(s):
// \FIFO_ctrl_inst|dat_reg3[3]~feeder_combout  = \UART_RX_inst|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_out [3]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_reg3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_ctrl_inst|dat_reg3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \FIFO_ctrl_inst|dat_reg3[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_reg3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[3]~13 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[3]~13_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[3]~13_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [3])))

	.dataa(\FIFO_ctrl_inst|dat_in2[3]~13_combout ),
	.datab(gnd),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [3]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[3]~13 .lut_mask = 16'hAFA0;
defparam \FIFO_ctrl_inst|dat_in2[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[3]~15 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[3]~15_combout  = \FIFO_ctrl_inst|dat_in2[3]~13_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & ((\FIFO_ctrl_inst|dat_reg3 [3]))) # (!\FIFO_ctrl_inst|fifo2_full~q  & (\UART_RX_inst|data_out [3]))))

	.dataa(\FIFO_ctrl_inst|fifo2_full~q ),
	.datab(\UART_RX_inst|data_out [3]),
	.datac(\FIFO_ctrl_inst|dat_reg3 [3]),
	.datad(\FIFO_ctrl_inst|dat_in2[3]~13_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[3]~15 .lut_mask = 16'h1BE4;
defparam \FIFO_ctrl_inst|dat_in2[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \FIFO_ctrl_inst|dat_in2[3]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[3]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[3]~14 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[3]~14_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in2[3]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[3]~13_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [3]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in2[3]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [3]),
	.datad(\FIFO_ctrl_inst|dat_in2[3]~13_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[3]~14 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in2[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \UART_RX_inst|data_out[4]~feeder (
// Equation(s):
// \UART_RX_inst|data_out[4]~feeder_combout  = \UART_RX_inst|data_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|data_reg [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \UART_RX_inst|data_out[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[4] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[4]~17 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[4]~17_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[4]~17_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [4])))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|dat_in2[4]~17_combout ),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [4]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[4]~17 .lut_mask = 16'hCFC0;
defparam \FIFO_ctrl_inst|dat_in2[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \FIFO_ctrl_inst|dat_reg3[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_out [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[4]~19 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[4]~19_combout  = \FIFO_ctrl_inst|dat_in2[4]~17_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & ((\FIFO_ctrl_inst|dat_reg3 [4]))) # (!\FIFO_ctrl_inst|fifo2_full~q  & (\UART_RX_inst|data_out [4]))))

	.dataa(\FIFO_ctrl_inst|fifo2_full~q ),
	.datab(\UART_RX_inst|data_out [4]),
	.datac(\FIFO_ctrl_inst|dat_in2[4]~17_combout ),
	.datad(\FIFO_ctrl_inst|dat_reg3 [4]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[4]~19 .lut_mask = 16'h1EB4;
defparam \FIFO_ctrl_inst|dat_in2[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \FIFO_ctrl_inst|dat_in2[4]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[4]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[4]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[4]~18 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[4]~18_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in2[4]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[4]~17_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [4]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in2[4]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [4]),
	.datad(\FIFO_ctrl_inst|dat_in2[4]~17_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[4]~18 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in2[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \UART_RX_inst|data_out[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_reg [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[5] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_reg3[5]~feeder (
// Equation(s):
// \FIFO_ctrl_inst|dat_reg3[5]~feeder_combout  = \UART_RX_inst|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_reg3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[5]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO_ctrl_inst|dat_reg3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \FIFO_ctrl_inst|dat_reg3[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_reg3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[5]~21 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[5]~21_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[5]~21_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [5])))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|dat_in2[5]~21_combout ),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [5]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[5]~21 .lut_mask = 16'hCFC0;
defparam \FIFO_ctrl_inst|dat_in2[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[5]~23 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[5]~23_combout  = \FIFO_ctrl_inst|dat_in2[5]~21_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & ((\FIFO_ctrl_inst|dat_reg3 [5]))) # (!\FIFO_ctrl_inst|fifo2_full~q  & (\UART_RX_inst|data_out [5]))))

	.dataa(\UART_RX_inst|data_out [5]),
	.datab(\FIFO_ctrl_inst|dat_reg3 [5]),
	.datac(\FIFO_ctrl_inst|dat_in2[5]~21_combout ),
	.datad(\FIFO_ctrl_inst|fifo2_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[5]~23 .lut_mask = 16'h3C5A;
defparam \FIFO_ctrl_inst|dat_in2[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \FIFO_ctrl_inst|dat_in2[5]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[5]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[5]~22 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[5]~22_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in2[5]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[5]~21_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [5]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in2[5]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [5]),
	.datad(\FIFO_ctrl_inst|dat_in2[5]~21_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[5]~22 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in2[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \UART_RX_inst|data_out[6]~feeder (
// Equation(s):
// \UART_RX_inst|data_out[6]~feeder_combout  = \UART_RX_inst|data_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|data_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|data_out[6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \UART_RX_inst|data_out[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[6] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_reg3[6]~feeder (
// Equation(s):
// \FIFO_ctrl_inst|dat_reg3[6]~feeder_combout  = \UART_RX_inst|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_reg3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[6]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO_ctrl_inst|dat_reg3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \FIFO_ctrl_inst|dat_reg3[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_reg3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[6]~25 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[6]~25_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[6]~25_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [6])))

	.dataa(\FIFO_ctrl_inst|dat_in2[6]~25_combout ),
	.datab(gnd),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [6]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[6]~25 .lut_mask = 16'hAFA0;
defparam \FIFO_ctrl_inst|dat_in2[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[6]~27 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[6]~27_combout  = \FIFO_ctrl_inst|dat_in2[6]~25_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & (\FIFO_ctrl_inst|dat_reg3 [6])) # (!\FIFO_ctrl_inst|fifo2_full~q  & ((\UART_RX_inst|data_out [6])))))

	.dataa(\FIFO_ctrl_inst|dat_reg3 [6]),
	.datab(\FIFO_ctrl_inst|dat_in2[6]~25_combout ),
	.datac(\UART_RX_inst|data_out [6]),
	.datad(\FIFO_ctrl_inst|fifo2_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[6]~27 .lut_mask = 16'h663C;
defparam \FIFO_ctrl_inst|dat_in2[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \FIFO_ctrl_inst|dat_in2[6]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[6]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[6]~26 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[6]~26_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in2[6]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[6]~25_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [6]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in2[6]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [6]),
	.datad(\FIFO_ctrl_inst|dat_in2[6]~25_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[6]~26 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in2[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \UART_RX_inst|data_out[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_reg [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|data_out[7] .is_wysiwyg = "true";
defparam \UART_RX_inst|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \FIFO_ctrl_inst|dat_reg3[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|data_out [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\FIFO_ctrl_inst|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_reg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_reg3[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_reg3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[7]~29 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[7]~29_combout  = (GLOBAL(\rst_n~inputclkctrl_outclk ) & (\FIFO_ctrl_inst|dat_in2[7]~29_combout )) # (!GLOBAL(\rst_n~inputclkctrl_outclk ) & ((\UART_RX_inst|data_out [7])))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|dat_in2[7]~29_combout ),
	.datac(\rst_n~inputclkctrl_outclk ),
	.datad(\UART_RX_inst|data_out [7]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[7]~29 .lut_mask = 16'hCFC0;
defparam \FIFO_ctrl_inst|dat_in2[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[7]~31 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[7]~31_combout  = \FIFO_ctrl_inst|dat_in2[7]~29_combout  $ (((\FIFO_ctrl_inst|fifo2_full~q  & (\FIFO_ctrl_inst|dat_reg3 [7])) # (!\FIFO_ctrl_inst|fifo2_full~q  & ((\UART_RX_inst|data_out [7])))))

	.dataa(\FIFO_ctrl_inst|fifo2_full~q ),
	.datab(\FIFO_ctrl_inst|dat_reg3 [7]),
	.datac(\FIFO_ctrl_inst|dat_in2[7]~29_combout ),
	.datad(\UART_RX_inst|data_out [7]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[7]~31 .lut_mask = 16'h2D78;
defparam \FIFO_ctrl_inst|dat_in2[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \FIFO_ctrl_inst|dat_in2[7]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in2[7]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in2[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[7]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in2[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in2[7]~30 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in2[7]~30_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in2[7]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[7]~29_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [7]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in2[7]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [7]),
	.datad(\FIFO_ctrl_inst|dat_in2[7]~29_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in2[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in2[7]~30 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in2[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\sys_clk~inputclkctrl_outclk ),
	.ena0(\FIFO_ctrl_inst|loop_begin~0_combout ),
	.ena1(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst_n~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\FIFO_ctrl_inst|dat_in2[7]~30_combout ,\FIFO_ctrl_inst|dat_in2[6]~26_combout ,\FIFO_ctrl_inst|dat_in2[5]~22_combout ,\FIFO_ctrl_inst|dat_in2[4]~18_combout ,
\FIFO_ctrl_inst|dat_in2[3]~14_combout ,\FIFO_ctrl_inst|dat_in2[2]~10_combout ,\FIFO_ctrl_inst|dat_in2[1]~6_combout ,\FIFO_ctrl_inst|dat_in2[0]~2_combout }),
	.portaaddr({\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena2";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_output_clock_enable = "ena0";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock0";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \FIFO_ctrl_inst|FIFO2_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[0]~1 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[0]~1_combout  = \FIFO_ctrl_inst|dat_in2[0]~1_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & (\FIFO_ctrl_inst|dat_reg2 [0])) # (!\FIFO_ctrl_inst|fifo1_full~q  & ((\UART_RX_inst|data_out [0])))))

	.dataa(\FIFO_ctrl_inst|dat_reg2 [0]),
	.datab(\FIFO_ctrl_inst|dat_in2[0]~1_combout ),
	.datac(\UART_RX_inst|data_out [0]),
	.datad(\FIFO_ctrl_inst|fifo1_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[0]~1 .lut_mask = 16'h663C;
defparam \FIFO_ctrl_inst|dat_in1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \FIFO_ctrl_inst|dat_in1[0]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[0]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[0]~0 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[0]~0_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in1[0]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[0]~1_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [0]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in1[0]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [0]),
	.datad(\FIFO_ctrl_inst|dat_in2[0]~1_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[0]~0 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] $ 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] $ 
// (\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )

	.dataa(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[1]~3 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[1]~3_combout  = \FIFO_ctrl_inst|dat_in2[1]~5_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & (\FIFO_ctrl_inst|dat_reg2 [1])) # (!\FIFO_ctrl_inst|fifo1_full~q  & ((\UART_RX_inst|data_out [1])))))

	.dataa(\FIFO_ctrl_inst|dat_reg2 [1]),
	.datab(\FIFO_ctrl_inst|dat_in2[1]~5_combout ),
	.datac(\UART_RX_inst|data_out [1]),
	.datad(\FIFO_ctrl_inst|fifo1_full~q ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[1]~3 .lut_mask = 16'h663C;
defparam \FIFO_ctrl_inst|dat_in1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \FIFO_ctrl_inst|dat_in1[1]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[1]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[1]~2 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[1]~2_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in1[1]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[1]~5_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [1]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in1[1]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [1]),
	.datad(\FIFO_ctrl_inst|dat_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[1]~2 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[2]~5 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[2]~5_combout  = \FIFO_ctrl_inst|dat_in2[2]~9_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & ((\FIFO_ctrl_inst|dat_reg2 [2]))) # (!\FIFO_ctrl_inst|fifo1_full~q  & (\UART_RX_inst|data_out [2]))))

	.dataa(\FIFO_ctrl_inst|dat_in2[2]~9_combout ),
	.datab(\FIFO_ctrl_inst|fifo1_full~q ),
	.datac(\UART_RX_inst|data_out [2]),
	.datad(\FIFO_ctrl_inst|dat_reg2 [2]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[2]~5 .lut_mask = 16'h569A;
defparam \FIFO_ctrl_inst|dat_in1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \FIFO_ctrl_inst|dat_in1[2]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[2]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[2]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[2]~4 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[2]~4_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in1[2]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[2]~9_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [2]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in1[2]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [2]),
	.datad(\FIFO_ctrl_inst|dat_in2[2]~9_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[2]~4 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[3]~7 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[3]~7_combout  = \FIFO_ctrl_inst|dat_in2[3]~13_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & ((\FIFO_ctrl_inst|dat_reg2 [3]))) # (!\FIFO_ctrl_inst|fifo1_full~q  & (\UART_RX_inst|data_out [3]))))

	.dataa(\FIFO_ctrl_inst|dat_in2[3]~13_combout ),
	.datab(\FIFO_ctrl_inst|fifo1_full~q ),
	.datac(\UART_RX_inst|data_out [3]),
	.datad(\FIFO_ctrl_inst|dat_reg2 [3]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[3]~7 .lut_mask = 16'h569A;
defparam \FIFO_ctrl_inst|dat_in1[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \FIFO_ctrl_inst|dat_in1[3]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[3]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[3]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[3]~6 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[3]~6_combout  = (\rst_n~input_o  & ((\FIFO_ctrl_inst|dat_in1[3]~_emulated_q  $ (\FIFO_ctrl_inst|dat_in2[3]~13_combout )))) # (!\rst_n~input_o  & (\UART_RX_inst|data_out [3]))

	.dataa(\rst_n~input_o ),
	.datab(\UART_RX_inst|data_out [3]),
	.datac(\FIFO_ctrl_inst|dat_in1[3]~_emulated_q ),
	.datad(\FIFO_ctrl_inst|dat_in2[3]~13_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[3]~6 .lut_mask = 16'h4EE4;
defparam \FIFO_ctrl_inst|dat_in1[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[4]~9 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[4]~9_combout  = \FIFO_ctrl_inst|dat_in2[4]~17_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & ((\FIFO_ctrl_inst|dat_reg2 [4]))) # (!\FIFO_ctrl_inst|fifo1_full~q  & (\UART_RX_inst|data_out [4]))))

	.dataa(\UART_RX_inst|data_out [4]),
	.datab(\FIFO_ctrl_inst|fifo1_full~q ),
	.datac(\FIFO_ctrl_inst|dat_in2[4]~17_combout ),
	.datad(\FIFO_ctrl_inst|dat_reg2 [4]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[4]~9 .lut_mask = 16'h1ED2;
defparam \FIFO_ctrl_inst|dat_in1[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \FIFO_ctrl_inst|dat_in1[4]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[4]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[4]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[4]~8 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[4]~8_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in1[4]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[4]~17_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [4]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in1[4]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [4]),
	.datad(\FIFO_ctrl_inst|dat_in2[4]~17_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[4]~8 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in1[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[5]~11 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[5]~11_combout  = \FIFO_ctrl_inst|dat_in2[5]~21_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & ((\FIFO_ctrl_inst|dat_reg2 [5]))) # (!\FIFO_ctrl_inst|fifo1_full~q  & (\UART_RX_inst|data_out [5]))))

	.dataa(\UART_RX_inst|data_out [5]),
	.datab(\FIFO_ctrl_inst|fifo1_full~q ),
	.datac(\FIFO_ctrl_inst|dat_reg2 [5]),
	.datad(\FIFO_ctrl_inst|dat_in2[5]~21_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[5]~11 .lut_mask = 16'h1DE2;
defparam \FIFO_ctrl_inst|dat_in1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \FIFO_ctrl_inst|dat_in1[5]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[5]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[5]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[5]~10 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[5]~10_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in1[5]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[5]~21_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [5]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in1[5]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [5]),
	.datad(\FIFO_ctrl_inst|dat_in2[5]~21_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[5]~10 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in1[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[6]~13 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[6]~13_combout  = \FIFO_ctrl_inst|dat_in2[6]~25_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & ((\FIFO_ctrl_inst|dat_reg2 [6]))) # (!\FIFO_ctrl_inst|fifo1_full~q  & (\UART_RX_inst|data_out [6]))))

	.dataa(\FIFO_ctrl_inst|dat_in2[6]~25_combout ),
	.datab(\FIFO_ctrl_inst|fifo1_full~q ),
	.datac(\UART_RX_inst|data_out [6]),
	.datad(\FIFO_ctrl_inst|dat_reg2 [6]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[6]~13 .lut_mask = 16'h569A;
defparam \FIFO_ctrl_inst|dat_in1[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \FIFO_ctrl_inst|dat_in1[6]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[6]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[6]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[6]~12 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[6]~12_combout  = (\rst_n~input_o  & (\FIFO_ctrl_inst|dat_in1[6]~_emulated_q  $ (((\FIFO_ctrl_inst|dat_in2[6]~25_combout ))))) # (!\rst_n~input_o  & (((\UART_RX_inst|data_out [6]))))

	.dataa(\rst_n~input_o ),
	.datab(\FIFO_ctrl_inst|dat_in1[6]~_emulated_q ),
	.datac(\UART_RX_inst|data_out [6]),
	.datad(\FIFO_ctrl_inst|dat_in2[6]~25_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[6]~12 .lut_mask = 16'h72D8;
defparam \FIFO_ctrl_inst|dat_in1[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[7]~15 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[7]~15_combout  = \FIFO_ctrl_inst|dat_in2[7]~29_combout  $ (((\FIFO_ctrl_inst|fifo1_full~q  & ((\FIFO_ctrl_inst|dat_reg2 [7]))) # (!\FIFO_ctrl_inst|fifo1_full~q  & (\UART_RX_inst|data_out [7]))))

	.dataa(\UART_RX_inst|data_out [7]),
	.datab(\FIFO_ctrl_inst|fifo1_full~q ),
	.datac(\FIFO_ctrl_inst|dat_in2[7]~29_combout ),
	.datad(\FIFO_ctrl_inst|dat_reg2 [7]),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[7]~15 .lut_mask = 16'h1ED2;
defparam \FIFO_ctrl_inst|dat_in1[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \FIFO_ctrl_inst|dat_in1[7]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|dat_in1[7]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|dat_in1[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[7]~_emulated .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|dat_in1[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|dat_in1[7]~14 (
// Equation(s):
// \FIFO_ctrl_inst|dat_in1[7]~14_combout  = (\rst_n~input_o  & ((\FIFO_ctrl_inst|dat_in1[7]~_emulated_q  $ (\FIFO_ctrl_inst|dat_in2[7]~29_combout )))) # (!\rst_n~input_o  & (\UART_RX_inst|data_out [7]))

	.dataa(\rst_n~input_o ),
	.datab(\UART_RX_inst|data_out [7]),
	.datac(\FIFO_ctrl_inst|dat_in1[7]~_emulated_q ),
	.datad(\FIFO_ctrl_inst|dat_in2[7]~29_combout ),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|dat_in1[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|dat_in1[7]~14 .lut_mask = 16'h4EE4;
defparam \FIFO_ctrl_inst|dat_in1[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\sys_clk~inputclkctrl_outclk ),
	.ena0(\FIFO_ctrl_inst|loop_begin~0_combout ),
	.ena1(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst_n~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\FIFO_ctrl_inst|dat_in1[7]~14_combout ,\FIFO_ctrl_inst|dat_in1[6]~12_combout ,\FIFO_ctrl_inst|dat_in1[5]~10_combout ,\FIFO_ctrl_inst|dat_in1[4]~8_combout ,
\FIFO_ctrl_inst|dat_in1[3]~6_combout ,\FIFO_ctrl_inst|dat_in1[2]~4_combout ,\FIFO_ctrl_inst|dat_in1[1]~2_combout ,\FIFO_ctrl_inst|dat_in1[0]~0_combout }),
	.portaaddr({\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena2";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_output_clock_enable = "ena0";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock0";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \FIFO_ctrl_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~0 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~0_combout  = (\FIFO_ctrl_inst|dat_reg1 [0] & (\FIFO_ctrl_inst|dat_reg2 [0] $ (VCC))) # (!\FIFO_ctrl_inst|dat_reg1 [0] & (\FIFO_ctrl_inst|dat_reg2 [0] & VCC))
// \FIFO_ctrl_inst|Add3~1  = CARRY((\FIFO_ctrl_inst|dat_reg1 [0] & \FIFO_ctrl_inst|dat_reg2 [0]))

	.dataa(\FIFO_ctrl_inst|dat_reg1 [0]),
	.datab(\FIFO_ctrl_inst|dat_reg2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|Add3~0_combout ),
	.cout(\FIFO_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~0 .lut_mask = 16'h6688;
defparam \FIFO_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~2 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~2_combout  = (\FIFO_ctrl_inst|dat_reg1 [1] & ((\FIFO_ctrl_inst|dat_reg2 [1] & (\FIFO_ctrl_inst|Add3~1  & VCC)) # (!\FIFO_ctrl_inst|dat_reg2 [1] & (!\FIFO_ctrl_inst|Add3~1 )))) # (!\FIFO_ctrl_inst|dat_reg1 [1] & 
// ((\FIFO_ctrl_inst|dat_reg2 [1] & (!\FIFO_ctrl_inst|Add3~1 )) # (!\FIFO_ctrl_inst|dat_reg2 [1] & ((\FIFO_ctrl_inst|Add3~1 ) # (GND)))))
// \FIFO_ctrl_inst|Add3~3  = CARRY((\FIFO_ctrl_inst|dat_reg1 [1] & (!\FIFO_ctrl_inst|dat_reg2 [1] & !\FIFO_ctrl_inst|Add3~1 )) # (!\FIFO_ctrl_inst|dat_reg1 [1] & ((!\FIFO_ctrl_inst|Add3~1 ) # (!\FIFO_ctrl_inst|dat_reg2 [1]))))

	.dataa(\FIFO_ctrl_inst|dat_reg1 [1]),
	.datab(\FIFO_ctrl_inst|dat_reg2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|Add3~1 ),
	.combout(\FIFO_ctrl_inst|Add3~2_combout ),
	.cout(\FIFO_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~2 .lut_mask = 16'h9617;
defparam \FIFO_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[0]~8 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[0]~8_combout  = (\FIFO_ctrl_inst|Add3~0_combout  & (\FIFO_ctrl_inst|dat_reg3 [0] $ (VCC))) # (!\FIFO_ctrl_inst|Add3~0_combout  & (\FIFO_ctrl_inst|dat_reg3 [0] & VCC))
// \FIFO_ctrl_inst|tx_data[0]~9  = CARRY((\FIFO_ctrl_inst|Add3~0_combout  & \FIFO_ctrl_inst|dat_reg3 [0]))

	.dataa(\FIFO_ctrl_inst|Add3~0_combout ),
	.datab(\FIFO_ctrl_inst|dat_reg3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ctrl_inst|tx_data[0]~8_combout ),
	.cout(\FIFO_ctrl_inst|tx_data[0]~9 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[0]~8 .lut_mask = 16'h6688;
defparam \FIFO_ctrl_inst|tx_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[1]~10 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[1]~10_combout  = (\FIFO_ctrl_inst|dat_reg3 [1] & ((\FIFO_ctrl_inst|Add3~2_combout  & (\FIFO_ctrl_inst|tx_data[0]~9  & VCC)) # (!\FIFO_ctrl_inst|Add3~2_combout  & (!\FIFO_ctrl_inst|tx_data[0]~9 )))) # (!\FIFO_ctrl_inst|dat_reg3 [1] 
// & ((\FIFO_ctrl_inst|Add3~2_combout  & (!\FIFO_ctrl_inst|tx_data[0]~9 )) # (!\FIFO_ctrl_inst|Add3~2_combout  & ((\FIFO_ctrl_inst|tx_data[0]~9 ) # (GND)))))
// \FIFO_ctrl_inst|tx_data[1]~11  = CARRY((\FIFO_ctrl_inst|dat_reg3 [1] & (!\FIFO_ctrl_inst|Add3~2_combout  & !\FIFO_ctrl_inst|tx_data[0]~9 )) # (!\FIFO_ctrl_inst|dat_reg3 [1] & ((!\FIFO_ctrl_inst|tx_data[0]~9 ) # (!\FIFO_ctrl_inst|Add3~2_combout ))))

	.dataa(\FIFO_ctrl_inst|dat_reg3 [1]),
	.datab(\FIFO_ctrl_inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|tx_data[0]~9 ),
	.combout(\FIFO_ctrl_inst|tx_data[1]~10_combout ),
	.cout(\FIFO_ctrl_inst|tx_data[1]~11 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[1]~10 .lut_mask = 16'h9617;
defparam \FIFO_ctrl_inst|tx_data[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \FIFO_ctrl_inst|tx_data[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[1] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~4 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~4_combout  = ((\FIFO_ctrl_inst|dat_reg1 [2] $ (\FIFO_ctrl_inst|dat_reg2 [2] $ (!\FIFO_ctrl_inst|Add3~3 )))) # (GND)
// \FIFO_ctrl_inst|Add3~5  = CARRY((\FIFO_ctrl_inst|dat_reg1 [2] & ((\FIFO_ctrl_inst|dat_reg2 [2]) # (!\FIFO_ctrl_inst|Add3~3 ))) # (!\FIFO_ctrl_inst|dat_reg1 [2] & (\FIFO_ctrl_inst|dat_reg2 [2] & !\FIFO_ctrl_inst|Add3~3 )))

	.dataa(\FIFO_ctrl_inst|dat_reg1 [2]),
	.datab(\FIFO_ctrl_inst|dat_reg2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|Add3~3 ),
	.combout(\FIFO_ctrl_inst|Add3~4_combout ),
	.cout(\FIFO_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~4 .lut_mask = 16'h698E;
defparam \FIFO_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[2]~12 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[2]~12_combout  = ((\FIFO_ctrl_inst|dat_reg3 [2] $ (\FIFO_ctrl_inst|Add3~4_combout  $ (!\FIFO_ctrl_inst|tx_data[1]~11 )))) # (GND)
// \FIFO_ctrl_inst|tx_data[2]~13  = CARRY((\FIFO_ctrl_inst|dat_reg3 [2] & ((\FIFO_ctrl_inst|Add3~4_combout ) # (!\FIFO_ctrl_inst|tx_data[1]~11 ))) # (!\FIFO_ctrl_inst|dat_reg3 [2] & (\FIFO_ctrl_inst|Add3~4_combout  & !\FIFO_ctrl_inst|tx_data[1]~11 )))

	.dataa(\FIFO_ctrl_inst|dat_reg3 [2]),
	.datab(\FIFO_ctrl_inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|tx_data[1]~11 ),
	.combout(\FIFO_ctrl_inst|tx_data[2]~12_combout ),
	.cout(\FIFO_ctrl_inst|tx_data[2]~13 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[2]~12 .lut_mask = 16'h698E;
defparam \FIFO_ctrl_inst|tx_data[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \FIFO_ctrl_inst|tx_data[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[2] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~6 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~6_combout  = (\FIFO_ctrl_inst|dat_reg1 [3] & ((\FIFO_ctrl_inst|dat_reg2 [3] & (\FIFO_ctrl_inst|Add3~5  & VCC)) # (!\FIFO_ctrl_inst|dat_reg2 [3] & (!\FIFO_ctrl_inst|Add3~5 )))) # (!\FIFO_ctrl_inst|dat_reg1 [3] & 
// ((\FIFO_ctrl_inst|dat_reg2 [3] & (!\FIFO_ctrl_inst|Add3~5 )) # (!\FIFO_ctrl_inst|dat_reg2 [3] & ((\FIFO_ctrl_inst|Add3~5 ) # (GND)))))
// \FIFO_ctrl_inst|Add3~7  = CARRY((\FIFO_ctrl_inst|dat_reg1 [3] & (!\FIFO_ctrl_inst|dat_reg2 [3] & !\FIFO_ctrl_inst|Add3~5 )) # (!\FIFO_ctrl_inst|dat_reg1 [3] & ((!\FIFO_ctrl_inst|Add3~5 ) # (!\FIFO_ctrl_inst|dat_reg2 [3]))))

	.dataa(\FIFO_ctrl_inst|dat_reg1 [3]),
	.datab(\FIFO_ctrl_inst|dat_reg2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|Add3~5 ),
	.combout(\FIFO_ctrl_inst|Add3~6_combout ),
	.cout(\FIFO_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~6 .lut_mask = 16'h9617;
defparam \FIFO_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~8 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~8_combout  = ((\FIFO_ctrl_inst|dat_reg2 [4] $ (\FIFO_ctrl_inst|dat_reg1 [4] $ (!\FIFO_ctrl_inst|Add3~7 )))) # (GND)
// \FIFO_ctrl_inst|Add3~9  = CARRY((\FIFO_ctrl_inst|dat_reg2 [4] & ((\FIFO_ctrl_inst|dat_reg1 [4]) # (!\FIFO_ctrl_inst|Add3~7 ))) # (!\FIFO_ctrl_inst|dat_reg2 [4] & (\FIFO_ctrl_inst|dat_reg1 [4] & !\FIFO_ctrl_inst|Add3~7 )))

	.dataa(\FIFO_ctrl_inst|dat_reg2 [4]),
	.datab(\FIFO_ctrl_inst|dat_reg1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|Add3~7 ),
	.combout(\FIFO_ctrl_inst|Add3~8_combout ),
	.cout(\FIFO_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~8 .lut_mask = 16'h698E;
defparam \FIFO_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~10 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~10_combout  = (\FIFO_ctrl_inst|dat_reg2 [5] & ((\FIFO_ctrl_inst|dat_reg1 [5] & (\FIFO_ctrl_inst|Add3~9  & VCC)) # (!\FIFO_ctrl_inst|dat_reg1 [5] & (!\FIFO_ctrl_inst|Add3~9 )))) # (!\FIFO_ctrl_inst|dat_reg2 [5] & 
// ((\FIFO_ctrl_inst|dat_reg1 [5] & (!\FIFO_ctrl_inst|Add3~9 )) # (!\FIFO_ctrl_inst|dat_reg1 [5] & ((\FIFO_ctrl_inst|Add3~9 ) # (GND)))))
// \FIFO_ctrl_inst|Add3~11  = CARRY((\FIFO_ctrl_inst|dat_reg2 [5] & (!\FIFO_ctrl_inst|dat_reg1 [5] & !\FIFO_ctrl_inst|Add3~9 )) # (!\FIFO_ctrl_inst|dat_reg2 [5] & ((!\FIFO_ctrl_inst|Add3~9 ) # (!\FIFO_ctrl_inst|dat_reg1 [5]))))

	.dataa(\FIFO_ctrl_inst|dat_reg2 [5]),
	.datab(\FIFO_ctrl_inst|dat_reg1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|Add3~9 ),
	.combout(\FIFO_ctrl_inst|Add3~10_combout ),
	.cout(\FIFO_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~10 .lut_mask = 16'h9617;
defparam \FIFO_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[3]~14 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[3]~14_combout  = (\FIFO_ctrl_inst|Add3~6_combout  & ((\FIFO_ctrl_inst|dat_reg3 [3] & (\FIFO_ctrl_inst|tx_data[2]~13  & VCC)) # (!\FIFO_ctrl_inst|dat_reg3 [3] & (!\FIFO_ctrl_inst|tx_data[2]~13 )))) # (!\FIFO_ctrl_inst|Add3~6_combout 
//  & ((\FIFO_ctrl_inst|dat_reg3 [3] & (!\FIFO_ctrl_inst|tx_data[2]~13 )) # (!\FIFO_ctrl_inst|dat_reg3 [3] & ((\FIFO_ctrl_inst|tx_data[2]~13 ) # (GND)))))
// \FIFO_ctrl_inst|tx_data[3]~15  = CARRY((\FIFO_ctrl_inst|Add3~6_combout  & (!\FIFO_ctrl_inst|dat_reg3 [3] & !\FIFO_ctrl_inst|tx_data[2]~13 )) # (!\FIFO_ctrl_inst|Add3~6_combout  & ((!\FIFO_ctrl_inst|tx_data[2]~13 ) # (!\FIFO_ctrl_inst|dat_reg3 [3]))))

	.dataa(\FIFO_ctrl_inst|Add3~6_combout ),
	.datab(\FIFO_ctrl_inst|dat_reg3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|tx_data[2]~13 ),
	.combout(\FIFO_ctrl_inst|tx_data[3]~14_combout ),
	.cout(\FIFO_ctrl_inst|tx_data[3]~15 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[3]~14 .lut_mask = 16'h9617;
defparam \FIFO_ctrl_inst|tx_data[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[4]~16 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[4]~16_combout  = ((\FIFO_ctrl_inst|dat_reg3 [4] $ (\FIFO_ctrl_inst|Add3~8_combout  $ (!\FIFO_ctrl_inst|tx_data[3]~15 )))) # (GND)
// \FIFO_ctrl_inst|tx_data[4]~17  = CARRY((\FIFO_ctrl_inst|dat_reg3 [4] & ((\FIFO_ctrl_inst|Add3~8_combout ) # (!\FIFO_ctrl_inst|tx_data[3]~15 ))) # (!\FIFO_ctrl_inst|dat_reg3 [4] & (\FIFO_ctrl_inst|Add3~8_combout  & !\FIFO_ctrl_inst|tx_data[3]~15 )))

	.dataa(\FIFO_ctrl_inst|dat_reg3 [4]),
	.datab(\FIFO_ctrl_inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|tx_data[3]~15 ),
	.combout(\FIFO_ctrl_inst|tx_data[4]~16_combout ),
	.cout(\FIFO_ctrl_inst|tx_data[4]~17 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[4]~16 .lut_mask = 16'h698E;
defparam \FIFO_ctrl_inst|tx_data[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[5]~18 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[5]~18_combout  = (\FIFO_ctrl_inst|Add3~10_combout  & ((\FIFO_ctrl_inst|dat_reg3 [5] & (\FIFO_ctrl_inst|tx_data[4]~17  & VCC)) # (!\FIFO_ctrl_inst|dat_reg3 [5] & (!\FIFO_ctrl_inst|tx_data[4]~17 )))) # 
// (!\FIFO_ctrl_inst|Add3~10_combout  & ((\FIFO_ctrl_inst|dat_reg3 [5] & (!\FIFO_ctrl_inst|tx_data[4]~17 )) # (!\FIFO_ctrl_inst|dat_reg3 [5] & ((\FIFO_ctrl_inst|tx_data[4]~17 ) # (GND)))))
// \FIFO_ctrl_inst|tx_data[5]~19  = CARRY((\FIFO_ctrl_inst|Add3~10_combout  & (!\FIFO_ctrl_inst|dat_reg3 [5] & !\FIFO_ctrl_inst|tx_data[4]~17 )) # (!\FIFO_ctrl_inst|Add3~10_combout  & ((!\FIFO_ctrl_inst|tx_data[4]~17 ) # (!\FIFO_ctrl_inst|dat_reg3 [5]))))

	.dataa(\FIFO_ctrl_inst|Add3~10_combout ),
	.datab(\FIFO_ctrl_inst|dat_reg3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|tx_data[4]~17 ),
	.combout(\FIFO_ctrl_inst|tx_data[5]~18_combout ),
	.cout(\FIFO_ctrl_inst|tx_data[5]~19 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[5]~18 .lut_mask = 16'h9617;
defparam \FIFO_ctrl_inst|tx_data[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \FIFO_ctrl_inst|tx_data[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[5] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~12 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~12_combout  = ((\FIFO_ctrl_inst|dat_reg2 [6] $ (\FIFO_ctrl_inst|dat_reg1 [6] $ (!\FIFO_ctrl_inst|Add3~11 )))) # (GND)
// \FIFO_ctrl_inst|Add3~13  = CARRY((\FIFO_ctrl_inst|dat_reg2 [6] & ((\FIFO_ctrl_inst|dat_reg1 [6]) # (!\FIFO_ctrl_inst|Add3~11 ))) # (!\FIFO_ctrl_inst|dat_reg2 [6] & (\FIFO_ctrl_inst|dat_reg1 [6] & !\FIFO_ctrl_inst|Add3~11 )))

	.dataa(\FIFO_ctrl_inst|dat_reg2 [6]),
	.datab(\FIFO_ctrl_inst|dat_reg1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|Add3~11 ),
	.combout(\FIFO_ctrl_inst|Add3~12_combout ),
	.cout(\FIFO_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~12 .lut_mask = 16'h698E;
defparam \FIFO_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \FIFO_ctrl_inst|Add3~14 (
// Equation(s):
// \FIFO_ctrl_inst|Add3~14_combout  = \FIFO_ctrl_inst|dat_reg1 [7] $ (\FIFO_ctrl_inst|Add3~13  $ (\FIFO_ctrl_inst|dat_reg2 [7]))

	.dataa(\FIFO_ctrl_inst|dat_reg1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|dat_reg2 [7]),
	.cin(\FIFO_ctrl_inst|Add3~13 ),
	.combout(\FIFO_ctrl_inst|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|Add3~14 .lut_mask = 16'hA55A;
defparam \FIFO_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[6]~20 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[6]~20_combout  = ((\FIFO_ctrl_inst|dat_reg3 [6] $ (\FIFO_ctrl_inst|Add3~12_combout  $ (!\FIFO_ctrl_inst|tx_data[5]~19 )))) # (GND)
// \FIFO_ctrl_inst|tx_data[6]~21  = CARRY((\FIFO_ctrl_inst|dat_reg3 [6] & ((\FIFO_ctrl_inst|Add3~12_combout ) # (!\FIFO_ctrl_inst|tx_data[5]~19 ))) # (!\FIFO_ctrl_inst|dat_reg3 [6] & (\FIFO_ctrl_inst|Add3~12_combout  & !\FIFO_ctrl_inst|tx_data[5]~19 )))

	.dataa(\FIFO_ctrl_inst|dat_reg3 [6]),
	.datab(\FIFO_ctrl_inst|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ctrl_inst|tx_data[5]~19 ),
	.combout(\FIFO_ctrl_inst|tx_data[6]~20_combout ),
	.cout(\FIFO_ctrl_inst|tx_data[6]~21 ));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[6]~20 .lut_mask = 16'h698E;
defparam \FIFO_ctrl_inst|tx_data[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \FIFO_ctrl_inst|tx_data[7]~22 (
// Equation(s):
// \FIFO_ctrl_inst|tx_data[7]~22_combout  = \FIFO_ctrl_inst|Add3~14_combout  $ (\FIFO_ctrl_inst|dat_reg3 [7] $ (\FIFO_ctrl_inst|tx_data[6]~21 ))

	.dataa(\FIFO_ctrl_inst|Add3~14_combout ),
	.datab(\FIFO_ctrl_inst|dat_reg3 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ctrl_inst|tx_data[6]~21 ),
	.combout(\FIFO_ctrl_inst|tx_data[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[7]~22 .lut_mask = 16'h9696;
defparam \FIFO_ctrl_inst|tx_data[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \FIFO_ctrl_inst|tx_data[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[7]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[7] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \UART_TX_inst|data_reg~8 (
// Equation(s):
// \UART_TX_inst|data_reg~8_combout  = (\UART_TX_inst|start_flag~q  & (((\FIFO_ctrl_inst|tx_data [7])))) # (!\UART_TX_inst|start_flag~q  & (\UART_TX_inst|Equal2~3_combout  & (\UART_TX_inst|data_reg [7])))

	.dataa(\UART_TX_inst|Equal2~3_combout ),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(\UART_TX_inst|data_reg [7]),
	.datad(\FIFO_ctrl_inst|tx_data [7]),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~8 .lut_mask = 16'hEC20;
defparam \UART_TX_inst|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \UART_TX_inst|data_reg[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[7] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \FIFO_ctrl_inst|tx_data[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[6]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[6] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \UART_TX_inst|data_reg~7 (
// Equation(s):
// \UART_TX_inst|data_reg~7_combout  = (\UART_TX_inst|start_flag~q  & ((\FIFO_ctrl_inst|tx_data [6]))) # (!\UART_TX_inst|start_flag~q  & (\UART_TX_inst|data_reg [7]))

	.dataa(gnd),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(\UART_TX_inst|data_reg [7]),
	.datad(\FIFO_ctrl_inst|tx_data [6]),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~7 .lut_mask = 16'hFC30;
defparam \UART_TX_inst|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \UART_TX_inst|data_reg[0]~1 (
// Equation(s):
// \UART_TX_inst|data_reg[0]~1_combout  = (\UART_TX_inst|start_flag~q ) # (!\UART_TX_inst|Equal2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX_inst|Equal2~3_combout ),
	.datad(\UART_TX_inst|start_flag~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg[0]~1 .lut_mask = 16'hFF0F;
defparam \UART_TX_inst|data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \UART_TX_inst|data_reg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[6] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \UART_TX_inst|data_reg~6 (
// Equation(s):
// \UART_TX_inst|data_reg~6_combout  = (\UART_TX_inst|start_flag~q  & (\FIFO_ctrl_inst|tx_data [5])) # (!\UART_TX_inst|start_flag~q  & ((\UART_TX_inst|data_reg [6])))

	.dataa(\FIFO_ctrl_inst|tx_data [5]),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(\UART_TX_inst|data_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~6 .lut_mask = 16'hB8B8;
defparam \UART_TX_inst|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \UART_TX_inst|data_reg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[5] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \FIFO_ctrl_inst|tx_data[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[4] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \UART_TX_inst|data_reg~5 (
// Equation(s):
// \UART_TX_inst|data_reg~5_combout  = (\UART_TX_inst|start_flag~q  & ((\FIFO_ctrl_inst|tx_data [4]))) # (!\UART_TX_inst|start_flag~q  & (\UART_TX_inst|data_reg [5]))

	.dataa(\UART_TX_inst|data_reg [5]),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|tx_data [4]),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~5 .lut_mask = 16'hEE22;
defparam \UART_TX_inst|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \UART_TX_inst|data_reg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[4] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \FIFO_ctrl_inst|tx_data[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[3] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \UART_TX_inst|data_reg~4 (
// Equation(s):
// \UART_TX_inst|data_reg~4_combout  = (\UART_TX_inst|start_flag~q  & ((\FIFO_ctrl_inst|tx_data [3]))) # (!\UART_TX_inst|start_flag~q  & (\UART_TX_inst|data_reg [4]))

	.dataa(gnd),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(\UART_TX_inst|data_reg [4]),
	.datad(\FIFO_ctrl_inst|tx_data [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~4 .lut_mask = 16'hFC30;
defparam \UART_TX_inst|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \UART_TX_inst|data_reg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[3] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \UART_TX_inst|data_reg~3 (
// Equation(s):
// \UART_TX_inst|data_reg~3_combout  = (\UART_TX_inst|start_flag~q  & (\FIFO_ctrl_inst|tx_data [2])) # (!\UART_TX_inst|start_flag~q  & ((\UART_TX_inst|data_reg [3])))

	.dataa(gnd),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(\FIFO_ctrl_inst|tx_data [2]),
	.datad(\UART_TX_inst|data_reg [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~3 .lut_mask = 16'hF3C0;
defparam \UART_TX_inst|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \UART_TX_inst|data_reg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \UART_TX_inst|data_reg~2 (
// Equation(s):
// \UART_TX_inst|data_reg~2_combout  = (\UART_TX_inst|start_flag~q  & (\FIFO_ctrl_inst|tx_data [1])) # (!\UART_TX_inst|start_flag~q  & ((\UART_TX_inst|data_reg [2])))

	.dataa(gnd),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(\FIFO_ctrl_inst|tx_data [1]),
	.datad(\UART_TX_inst|data_reg [2]),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~2 .lut_mask = 16'hF3C0;
defparam \UART_TX_inst|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \UART_TX_inst|data_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \FIFO_ctrl_inst|tx_data[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\FIFO_ctrl_inst|tx_data[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ctrl_inst|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ctrl_inst|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ctrl_inst|tx_data[0] .is_wysiwyg = "true";
defparam \FIFO_ctrl_inst|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \UART_TX_inst|data_reg~0 (
// Equation(s):
// \UART_TX_inst|data_reg~0_combout  = (\UART_TX_inst|start_flag~q  & ((\FIFO_ctrl_inst|tx_data [0]))) # (!\UART_TX_inst|start_flag~q  & (\UART_TX_inst|data_reg [1]))

	.dataa(\UART_TX_inst|data_reg [1]),
	.datab(\UART_TX_inst|start_flag~q ),
	.datac(gnd),
	.datad(\FIFO_ctrl_inst|tx_data [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|data_reg~0 .lut_mask = 16'hEE22;
defparam \UART_TX_inst|data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \UART_TX_inst|data_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|data_reg[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N20
cycloneive_lcell_comb \UART_TX_inst|always6~0 (
// Equation(s):
// \UART_TX_inst|always6~0_combout  = (\UART_TX_inst|bit_cnt [3]) # (\UART_TX_inst|Equal2~3_combout )

	.dataa(gnd),
	.datab(\UART_TX_inst|bit_cnt [3]),
	.datac(gnd),
	.datad(\UART_TX_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|always6~0 .lut_mask = 16'hFFCC;
defparam \UART_TX_inst|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N14
cycloneive_lcell_comb \UART_TX_inst|tx~1 (
// Equation(s):
// \UART_TX_inst|tx~1_combout  = ((!\UART_TX_inst|bit_cnt [0] & (\UART_TX_inst|tx~0_combout  & !\UART_TX_inst|Equal2~3_combout ))) # (!\UART_TX_inst|tx~q )

	.dataa(\UART_TX_inst|tx~q ),
	.datab(\UART_TX_inst|bit_cnt [0]),
	.datac(\UART_TX_inst|tx~0_combout ),
	.datad(\UART_TX_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|tx~1 .lut_mask = 16'h5575;
defparam \UART_TX_inst|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
cycloneive_lcell_comb \UART_TX_inst|tx~2 (
// Equation(s):
// \UART_TX_inst|tx~2_combout  = (\UART_TX_inst|start_flag~q ) # ((\UART_TX_inst|always6~0_combout  & ((!\UART_TX_inst|tx~1_combout ))) # (!\UART_TX_inst|always6~0_combout  & (!\UART_TX_inst|data_reg [0])))

	.dataa(\UART_TX_inst|data_reg [0]),
	.datab(\UART_TX_inst|always6~0_combout ),
	.datac(\UART_TX_inst|tx~1_combout ),
	.datad(\UART_TX_inst|start_flag~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|tx~2 .lut_mask = 16'hFF1D;
defparam \UART_TX_inst|tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N11
dffeas \UART_TX_inst|tx (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|tx~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|tx .is_wysiwyg = "true";
defparam \UART_TX_inst|tx .power_up = "low";
// synopsys translate_on

assign busy_flag = \busy_flag~output_o ;

assign tx = \tx~output_o ;

endmodule
