// Seed: 3221046246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_4;
  logic id_5;
  logic id_6;
  always @(id_6 or posedge id_4) begin
    id_4 = 1 == id_4;
  end
endmodule
