
MPPT_Solar_Charge_Controller_TestBoard_F303RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a7c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000824  08009c20  08009c20  00019c20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a444  0800a444  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a444  0800a444  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a444  0800a444  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a444  0800a444  0001a444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a448  0800a448  0001a448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a44c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d8  2**0
                  CONTENTS
 10 .bss          000006f4  200001d8  200001d8  000201d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200008cc  200008cc  000201d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e744  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003d2d  00000000  00000000  0003e98f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ff0  00000000  00000000  000426c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c33  00000000  00000000  000436b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00026d74  00000000  00000000  000442e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018d5e  00000000  00000000  0006b057  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d6adf  00000000  00000000  00083db5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000053d4  00000000  00000000  0015a894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  0015fc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009c04 	.word	0x08009c04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08009c04 	.word	0x08009c04

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <_ZN4blib6AnalogC1Ev>:

#include "Analog.h"

namespace blib
{
    Analog::Analog() : mHadc(&hadc1), mHdmaAdc(&hdma_adc1)
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 f9f2 	bl	8000fac <_ZN4blib2dp9SingletonINS_6AnalogEEC1Ev>
 8000bc8:	4a0c      	ldr	r2, [pc, #48]	; (8000bfc <_ZN4blib6AnalogC1Ev+0x44>)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	3304      	adds	r3, #4
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
 8000bda:	60da      	str	r2, [r3, #12]
 8000bdc:	611a      	str	r2, [r3, #16]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4a07      	ldr	r2, [pc, #28]	; (8000c00 <_ZN4blib6AnalogC1Ev+0x48>)
 8000be2:	619a      	str	r2, [r3, #24]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	4a07      	ldr	r2, [pc, #28]	; (8000c04 <_ZN4blib6AnalogC1Ev+0x4c>)
 8000be8:	61da      	str	r2, [r3, #28]
    {
        sampling();
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f000 f834 	bl	8000c58 <_ZN4blib6Analog8samplingEv>
    }
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	0800a040 	.word	0x0800a040
 8000c00:	200001f4 	.word	0x200001f4
 8000c04:	20000244 	.word	0x20000244

08000c08 <_ZN4blib6AnalogD1Ev>:

    Analog::~Analog()
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	4a08      	ldr	r2, [pc, #32]	; (8000c34 <_ZN4blib6AnalogD1Ev+0x2c>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	601a      	str	r2, [r3, #0]
    {
        HAL_ADC_Stop_DMA(mHadc);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	699b      	ldr	r3, [r3, #24]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 ff6c 	bl	8002af8 <HAL_ADC_Stop_DMA>
    Analog::~Analog()
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f000 f9d2 	bl	8000fcc <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev>
    }
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	0800a040 	.word	0x0800a040

08000c38 <_ZN4blib6AnalogD0Ev>:
    Analog::~Analog()
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
    }
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f7ff ffe1 	bl	8000c08 <_ZN4blib6AnalogD1Ev>
 8000c46:	2148      	movs	r1, #72	; 0x48
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f006 f919 	bl	8006e80 <_ZdlPvj>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4618      	mov	r0, r3
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <_ZN4blib6Analog8samplingEv>:

    // Lay mau ADC bang DMA
    void Analog::sampling()
    {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
        HAL_ADC_Start_DMA(mHadc, mAdcValues, NUMBER_OF_CHANNELS);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6998      	ldr	r0, [r3, #24]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	3304      	adds	r3, #4
 8000c68:	2205      	movs	r2, #5
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f001 fe28 	bl	80028c0 <HAL_ADC_Start_DMA>
    }
 8000c70:	bf00      	nop
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <_ZN4blib6Analog10readAnalogEv>:
    {
        return mTemp;
    }

    void Analog::readAnalog()
    {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
        mVin = convertAdcChannel1(mAdcValues[0]);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	4619      	mov	r1, r3
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f000 f842 	bl	8000d10 <_ZN4blib6Analog18convertAdcChannel1Em>
 8000c8c:	eeb0 7a40 	vmov.f32	s14, s0
 8000c90:	eef0 7a60 	vmov.f32	s15, s1
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	ed83 7b08 	vstr	d7, [r3, #32]
        mIin = convertAdcChannel2(mAdcValues[1]);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f000 f86d 	bl	8000d80 <_ZN4blib6Analog18convertAdcChannel2Em>
 8000ca6:	eeb0 7a40 	vmov.f32	s14, s0
 8000caa:	eef0 7a60 	vmov.f32	s15, s1
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
        mVout = convertAdcChannel3(mAdcValues[2]);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f000 f8b4 	bl	8000e28 <_ZN4blib6Analog18convertAdcChannel3Em>
 8000cc0:	eeb0 7a40 	vmov.f32	s14, s0
 8000cc4:	eef0 7a60 	vmov.f32	s15, s1
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
        mIout = convertAdcChannel4(mAdcValues[3]);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	691b      	ldr	r3, [r3, #16]
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f000 f8df 	bl	8000e98 <_ZN4blib6Analog18convertAdcChannel4Em>
 8000cda:	eeb0 7a40 	vmov.f32	s14, s0
 8000cde:	eef0 7a60 	vmov.f32	s15, s1
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
        mTemp = convertAdcChannel5(mAdcValues[4]);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	695b      	ldr	r3, [r3, #20]
 8000cec:	4619      	mov	r1, r3
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f000 f926 	bl	8000f40 <_ZN4blib6Analog18convertAdcChannel5Em>
 8000cf4:	eeb0 7a40 	vmov.f32	s14, s0
 8000cf8:	eef0 7a60 	vmov.f32	s15, s1
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	ed83 7b10 	vstr	d7, [r3, #64]	; 0x40
//        LOGI("mVin : [%.2f] V", mVin);
//        LOGI("mIin : [%.2f] A", mIin);
//        LOGI("mVout : [%.2f] V", mVout);
//        LOGI("mIout : [%.2f] A", mIout);
//        LOGI("mTemp : [%.2f] C", mTemp);
    }
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	0000      	movs	r0, r0
 8000d0c:	0000      	movs	r0, r0
	...

08000d10 <_ZN4blib6Analog18convertAdcChannel1Em>:

    double Analog::convertAdcChannel1(uint32_t adcValue)    // Convert adcValue -> Vin
    {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
        return CHANNEL_1_RATIO * ((double) adcValue / 4095) * 3.3;
 8000d1a:	6838      	ldr	r0, [r7, #0]
 8000d1c:	f7ff fbfa 	bl	8000514 <__aeabi_ui2d>
 8000d20:	a314      	add	r3, pc, #80	; (adr r3, 8000d74 <_ZN4blib6Analog18convertAdcChannel1Em+0x64>)
 8000d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d26:	f7ff fd99 	bl	800085c <__aeabi_ddiv>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	4610      	mov	r0, r2
 8000d30:	4619      	mov	r1, r3
 8000d32:	f04f 0200 	mov.w	r2, #0
 8000d36:	4b0e      	ldr	r3, [pc, #56]	; (8000d70 <_ZN4blib6Analog18convertAdcChannel1Em+0x60>)
 8000d38:	f7ff fc66 	bl	8000608 <__aeabi_dmul>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4610      	mov	r0, r2
 8000d42:	4619      	mov	r1, r3
 8000d44:	a308      	add	r3, pc, #32	; (adr r3, 8000d68 <_ZN4blib6Analog18convertAdcChannel1Em+0x58>)
 8000d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d4a:	f7ff fc5d 	bl	8000608 <__aeabi_dmul>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	460b      	mov	r3, r1
 8000d52:	ec43 2b17 	vmov	d7, r2, r3
    }
 8000d56:	eeb0 0a47 	vmov.f32	s0, s14
 8000d5a:	eef0 0a67 	vmov.f32	s1, s15
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	f3af 8000 	nop.w
 8000d68:	66666666 	.word	0x66666666
 8000d6c:	400a6666 	.word	0x400a6666
 8000d70:	40240000 	.word	0x40240000
 8000d74:	00000000 	.word	0x00000000
 8000d78:	40affe00 	.word	0x40affe00
 8000d7c:	00000000 	.word	0x00000000

08000d80 <_ZN4blib6Analog18convertAdcChannel2Em>:

    double Analog::convertAdcChannel2(uint32_t adcValue)    // Convert adcValue -> Iin
    {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
        double voltage = CHANNEL_2_RATIO * ((double) adcValue / 4095) * 3.3;
 8000d8a:	6838      	ldr	r0, [r7, #0]
 8000d8c:	f7ff fbc2 	bl	8000514 <__aeabi_ui2d>
 8000d90:	a323      	add	r3, pc, #140	; (adr r3, 8000e20 <_ZN4blib6Analog18convertAdcChannel2Em+0xa0>)
 8000d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d96:	f7ff fd61 	bl	800085c <__aeabi_ddiv>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	4610      	mov	r0, r2
 8000da0:	4619      	mov	r1, r3
 8000da2:	f04f 0200 	mov.w	r2, #0
 8000da6:	4b1c      	ldr	r3, [pc, #112]	; (8000e18 <_ZN4blib6Analog18convertAdcChannel2Em+0x98>)
 8000da8:	f7ff fc2e 	bl	8000608 <__aeabi_dmul>
 8000dac:	4602      	mov	r2, r0
 8000dae:	460b      	mov	r3, r1
 8000db0:	4610      	mov	r0, r2
 8000db2:	4619      	mov	r1, r3
 8000db4:	a314      	add	r3, pc, #80	; (adr r3, 8000e08 <_ZN4blib6Analog18convertAdcChannel2Em+0x88>)
 8000db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dba:	f7ff fc25 	bl	8000608 <__aeabi_dmul>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	e9c7 2304 	strd	r2, r3, [r7, #16]
        double current = (voltage - (5 * 0.5)) / ACS_SENSITIVITY;    // Vic = 5V
 8000dc6:	f04f 0200 	mov.w	r2, #0
 8000dca:	4b14      	ldr	r3, [pc, #80]	; (8000e1c <_ZN4blib6Analog18convertAdcChannel2Em+0x9c>)
 8000dcc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000dd0:	f7ff fa62 	bl	8000298 <__aeabi_dsub>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	4610      	mov	r0, r2
 8000dda:	4619      	mov	r1, r3
 8000ddc:	a30c      	add	r3, pc, #48	; (adr r3, 8000e10 <_ZN4blib6Analog18convertAdcChannel2Em+0x90>)
 8000dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000de2:	f7ff fd3b 	bl	800085c <__aeabi_ddiv>
 8000de6:	4602      	mov	r2, r0
 8000de8:	460b      	mov	r3, r1
 8000dea:	e9c7 2302 	strd	r2, r3, [r7, #8]

        return current;
 8000dee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000df2:	ec43 2b17 	vmov	d7, r2, r3
    }
 8000df6:	eeb0 0a47 	vmov.f32	s0, s14
 8000dfa:	eef0 0a67 	vmov.f32	s1, s15
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	f3af 8000 	nop.w
 8000e08:	66666666 	.word	0x66666666
 8000e0c:	400a6666 	.word	0x400a6666
 8000e10:	9999999a 	.word	0x9999999a
 8000e14:	3fb99999 	.word	0x3fb99999
 8000e18:	40080000 	.word	0x40080000
 8000e1c:	40040000 	.word	0x40040000
 8000e20:	00000000 	.word	0x00000000
 8000e24:	40affe00 	.word	0x40affe00

08000e28 <_ZN4blib6Analog18convertAdcChannel3Em>:
    double Analog::convertAdcChannel3(uint32_t adcValue)    // Convert adcValue -> Vout
    {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
        return CHANNEL_3_RATIO * ((double) adcValue / 4095) * 3.3;
 8000e32:	6838      	ldr	r0, [r7, #0]
 8000e34:	f7ff fb6e 	bl	8000514 <__aeabi_ui2d>
 8000e38:	a314      	add	r3, pc, #80	; (adr r3, 8000e8c <_ZN4blib6Analog18convertAdcChannel3Em+0x64>)
 8000e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e3e:	f7ff fd0d 	bl	800085c <__aeabi_ddiv>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	4610      	mov	r0, r2
 8000e48:	4619      	mov	r1, r3
 8000e4a:	f04f 0200 	mov.w	r2, #0
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <_ZN4blib6Analog18convertAdcChannel3Em+0x60>)
 8000e50:	f7ff fbda 	bl	8000608 <__aeabi_dmul>
 8000e54:	4602      	mov	r2, r0
 8000e56:	460b      	mov	r3, r1
 8000e58:	4610      	mov	r0, r2
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	a308      	add	r3, pc, #32	; (adr r3, 8000e80 <_ZN4blib6Analog18convertAdcChannel3Em+0x58>)
 8000e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e62:	f7ff fbd1 	bl	8000608 <__aeabi_dmul>
 8000e66:	4602      	mov	r2, r0
 8000e68:	460b      	mov	r3, r1
 8000e6a:	ec43 2b17 	vmov	d7, r2, r3
    }
 8000e6e:	eeb0 0a47 	vmov.f32	s0, s14
 8000e72:	eef0 0a67 	vmov.f32	s1, s15
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	f3af 8000 	nop.w
 8000e80:	66666666 	.word	0x66666666
 8000e84:	400a6666 	.word	0x400a6666
 8000e88:	40140000 	.word	0x40140000
 8000e8c:	00000000 	.word	0x00000000
 8000e90:	40affe00 	.word	0x40affe00
 8000e94:	00000000 	.word	0x00000000

08000e98 <_ZN4blib6Analog18convertAdcChannel4Em>:
    double Analog::convertAdcChannel4(uint32_t adcValue)    // Convert adcValue -> Iout
    {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	6039      	str	r1, [r7, #0]
        double voltage = CHANNEL_4_RATIO * ((double) adcValue / 4095) * 3.3;
 8000ea2:	6838      	ldr	r0, [r7, #0]
 8000ea4:	f7ff fb36 	bl	8000514 <__aeabi_ui2d>
 8000ea8:	a323      	add	r3, pc, #140	; (adr r3, 8000f38 <_ZN4blib6Analog18convertAdcChannel4Em+0xa0>)
 8000eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eae:	f7ff fcd5 	bl	800085c <__aeabi_ddiv>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f04f 0200 	mov.w	r2, #0
 8000ebe:	4b1c      	ldr	r3, [pc, #112]	; (8000f30 <_ZN4blib6Analog18convertAdcChannel4Em+0x98>)
 8000ec0:	f7ff fba2 	bl	8000608 <__aeabi_dmul>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	4610      	mov	r0, r2
 8000eca:	4619      	mov	r1, r3
 8000ecc:	a314      	add	r3, pc, #80	; (adr r3, 8000f20 <_ZN4blib6Analog18convertAdcChannel4Em+0x88>)
 8000ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed2:	f7ff fb99 	bl	8000608 <__aeabi_dmul>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	460b      	mov	r3, r1
 8000eda:	e9c7 2304 	strd	r2, r3, [r7, #16]
        double current = (voltage - (5 * 0.5)) / ACS_SENSITIVITY;    // Vic = 5V
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <_ZN4blib6Analog18convertAdcChannel4Em+0x9c>)
 8000ee4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000ee8:	f7ff f9d6 	bl	8000298 <__aeabi_dsub>
 8000eec:	4602      	mov	r2, r0
 8000eee:	460b      	mov	r3, r1
 8000ef0:	4610      	mov	r0, r2
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	a30c      	add	r3, pc, #48	; (adr r3, 8000f28 <_ZN4blib6Analog18convertAdcChannel4Em+0x90>)
 8000ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efa:	f7ff fcaf 	bl	800085c <__aeabi_ddiv>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	e9c7 2302 	strd	r2, r3, [r7, #8]

        return current;
 8000f06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000f0a:	ec43 2b17 	vmov	d7, r2, r3
    }
 8000f0e:	eeb0 0a47 	vmov.f32	s0, s14
 8000f12:	eef0 0a67 	vmov.f32	s1, s15
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	f3af 8000 	nop.w
 8000f20:	66666666 	.word	0x66666666
 8000f24:	400a6666 	.word	0x400a6666
 8000f28:	9999999a 	.word	0x9999999a
 8000f2c:	3fb99999 	.word	0x3fb99999
 8000f30:	40240000 	.word	0x40240000
 8000f34:	40040000 	.word	0x40040000
 8000f38:	00000000 	.word	0x00000000
 8000f3c:	40affe00 	.word	0x40affe00

08000f40 <_ZN4blib6Analog18convertAdcChannel5Em>:
    double Analog::convertAdcChannel5(uint32_t adcValue)    // Convert adcValue -> Temperature
    {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
        return CHANNEL_5_RATIO * ((double) adcValue / 4095) * 3.3;
 8000f4a:	6838      	ldr	r0, [r7, #0]
 8000f4c:	f7ff fae2 	bl	8000514 <__aeabi_ui2d>
 8000f50:	a314      	add	r3, pc, #80	; (adr r3, 8000fa4 <_ZN4blib6Analog18convertAdcChannel5Em+0x64>)
 8000f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f56:	f7ff fc81 	bl	800085c <__aeabi_ddiv>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	4610      	mov	r0, r2
 8000f60:	4619      	mov	r1, r3
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	4b0e      	ldr	r3, [pc, #56]	; (8000fa0 <_ZN4blib6Analog18convertAdcChannel5Em+0x60>)
 8000f68:	f7ff fb4e 	bl	8000608 <__aeabi_dmul>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4610      	mov	r0, r2
 8000f72:	4619      	mov	r1, r3
 8000f74:	a308      	add	r3, pc, #32	; (adr r3, 8000f98 <_ZN4blib6Analog18convertAdcChannel5Em+0x58>)
 8000f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7a:	f7ff fb45 	bl	8000608 <__aeabi_dmul>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	ec43 2b17 	vmov	d7, r2, r3
    }
 8000f86:	eeb0 0a47 	vmov.f32	s0, s14
 8000f8a:	eef0 0a67 	vmov.f32	s1, s15
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	f3af 8000 	nop.w
 8000f98:	66666666 	.word	0x66666666
 8000f9c:	400a6666 	.word	0x400a6666
 8000fa0:	40240000 	.word	0x40240000
 8000fa4:	00000000 	.word	0x00000000
 8000fa8:	40affe00 	.word	0x40affe00

08000fac <_ZN4blib2dp9SingletonINS_6AnalogEEC1Ev>:
                        mInstance = nullptr;
                    }
                }

            protected:
                Singleton()
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
                {
 8000fb4:	4a04      	ldr	r2, [pc, #16]	; (8000fc8 <_ZN4blib2dp9SingletonINS_6AnalogEEC1Ev+0x1c>)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	601a      	str	r2, [r3, #0]
                }
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	0800a050 	.word	0x0800a050

08000fcc <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev>:
                virtual ~Singleton()
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
                {
                }
 8000fd4:	4a04      	ldr	r2, [pc, #16]	; (8000fe8 <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev+0x1c>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	0800a050 	.word	0x0800a050

08000fec <_ZN4blib2dp9SingletonINS_6AnalogEED0Ev>:
                virtual ~Singleton()
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
                }
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff ffe9 	bl	8000fcc <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev>
 8000ffa:	2104      	movs	r1, #4
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f005 ff3f 	bl	8006e80 <_ZdlPvj>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4618      	mov	r0, r3
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <_ZN4blib6Logger5printEPKc>:
        private:
            static const uint16_t LOG_BUFFER_SIZE = 1024U;
            static UART_HandleTypeDef *mHuart;
            static char mBuffer[LOG_BUFFER_SIZE];

            static void print(const char *msg)
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
            {
                HAL_UART_Transmit(mHuart, (uint8_t*) const_cast<char*>(msg), strlen(msg), 1000);
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <_ZN4blib6Logger5printEPKc+0x2c>)
 8001016:	681c      	ldr	r4, [r3, #0]
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff f931 	bl	8000280 <strlen>
 800101e:	4603      	mov	r3, r0
 8001020:	b29a      	uxth	r2, r3
 8001022:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	4620      	mov	r0, r4
 800102a:	f005 f983 	bl	8006334 <HAL_UART_Transmit>
            }
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	bd90      	pop	{r4, r7, pc}
 8001036:	bf00      	nop
 8001038:	2000000c 	.word	0x2000000c

0800103c <_ZN4blib7MonitorC1Ev>:
#include "Monitor.h"
#include "Button.h"

namespace blib
{
    Monitor::Monitor()
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	4618      	mov	r0, r3
 8001048:	f000 fb54 	bl	80016f4 <_ZN4blib2dp9SingletonINS_7MonitorEEC1Ev>
 800104c:	4a0c      	ldr	r2, [pc, #48]	; (8001080 <_ZN4blib7MonitorC1Ev+0x44>)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2200      	movs	r2, #0
 8001056:	711a      	strb	r2, [r3, #4]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2200      	movs	r2, #0
 8001068:	741a      	strb	r2, [r3, #16]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	745a      	strb	r2, [r3, #17]
    {
//        mSettingMode = true;    // TODO: test
        showInit();
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f000 f829 	bl	80010c8 <_ZN4blib7Monitor8showInitEv>
    }
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4618      	mov	r0, r3
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	0800a060 	.word	0x0800a060

08001084 <_ZN4blib7MonitorD1Ev>:
    Monitor::~Monitor()
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	4a05      	ldr	r2, [pc, #20]	; (80010a4 <_ZN4blib7MonitorD1Ev+0x20>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4618      	mov	r0, r3
 8001096:	f000 fb3d 	bl	8001714 <_ZN4blib2dp9SingletonINS_7MonitorEED1Ev>
    {

    }
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	0800a060 	.word	0x0800a060

080010a8 <_ZN4blib7MonitorD0Ev>:
    Monitor::~Monitor()
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
    }
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ffe7 	bl	8001084 <_ZN4blib7MonitorD1Ev>
 80010b6:	2114      	movs	r1, #20
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f005 fee1 	bl	8006e80 <_ZdlPvj>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <_ZN4blib7Monitor8showInitEv>:

    // Show when begin
    void Monitor::showInit()
    {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
        LOGI("MPPT INITIALIZED");
 80010d0:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <_ZN4blib7Monitor8showInitEv+0x28>)
 80010d2:	221a      	movs	r2, #26
 80010d4:	4907      	ldr	r1, [pc, #28]	; (80010f4 <_ZN4blib7Monitor8showInitEv+0x2c>)
 80010d6:	4808      	ldr	r0, [pc, #32]	; (80010f8 <_ZN4blib7Monitor8showInitEv+0x30>)
 80010d8:	f000 fb3c 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        LOGI("FIRMWARE V1.00");
 80010dc:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <_ZN4blib7Monitor8showInitEv+0x28>)
 80010de:	221b      	movs	r2, #27
 80010e0:	4904      	ldr	r1, [pc, #16]	; (80010f4 <_ZN4blib7Monitor8showInitEv+0x2c>)
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <_ZN4blib7Monitor8showInitEv+0x34>)
 80010e4:	f000 fb36 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
//        HAL_Delay(1500);
    }
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	08009c20 	.word	0x08009c20
 80010f4:	08009c2c 	.word	0x08009c2c
 80010f8:	08009c38 	.word	0x08009c38
 80010fc:	08009c58 	.word	0x08009c58

08001100 <_ZN4blib7Monitor8showMenuEv>:

    // Show when button pressed
    void Monitor::showMenu()
    {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
        //TODO: need to add check is permission shown

        // Check whether in setting mode or not
        if (getSetttingMode() == true)
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 f8b2 	bl	8001272 <_ZNK4blib7Monitor15getSetttingModeEv>
 800110e:	4603      	mov	r3, r0
 8001110:	2b01      	cmp	r3, #1
 8001112:	bf0c      	ite	eq
 8001114:	2301      	moveq	r3, #1
 8001116:	2300      	movne	r3, #0
 8001118:	b2db      	uxtb	r3, r3
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <_ZN4blib7Monitor8showMenuEv+0x26>
        {
            showSetting();
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f000 f808 	bl	8001134 <_ZN4blib7Monitor11showSettingEv>
        }
        else    // Not in setting mode - Display mode
        {
            showDisplay();
        }
    }
 8001124:	e002      	b.n	800112c <_ZN4blib7Monitor8showMenuEv+0x2c>
            showDisplay();
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f000 f85a 	bl	80011e0 <_ZN4blib7Monitor11showDisplayEv>
    }
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <_ZN4blib7Monitor11showSettingEv>:

    void Monitor::showSetting()
    {
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
        switch (getSettingLevel())
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f000 f8f2 	bl	8001326 <_ZNK4blib7Monitor15getSettingLevelEv>
 8001142:	4603      	mov	r3, r0
 8001144:	2b0a      	cmp	r3, #10
 8001146:	d845      	bhi.n	80011d4 <_ZN4blib7Monitor11showSettingEv+0xa0>
 8001148:	a201      	add	r2, pc, #4	; (adr r2, 8001150 <_ZN4blib7Monitor11showSettingEv+0x1c>)
 800114a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800114e:	bf00      	nop
 8001150:	0800117d 	.word	0x0800117d
 8001154:	08001185 	.word	0x08001185
 8001158:	0800118d 	.word	0x0800118d
 800115c:	08001195 	.word	0x08001195
 8001160:	0800119d 	.word	0x0800119d
 8001164:	080011a5 	.word	0x080011a5
 8001168:	080011ad 	.word	0x080011ad
 800116c:	080011b5 	.word	0x080011b5
 8001170:	080011bd 	.word	0x080011bd
 8001174:	080011c5 	.word	0x080011c5
 8001178:	080011cd 	.word	0x080011cd
        {
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_0:
                showSettingSupplyAlgorithm();
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f000 f9d1 	bl	8001524 <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv>
                break;
 8001182:	e028      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_1:
                showSettingChargerPsuMode();
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f000 f9e1 	bl	800154c <_ZN4blib7Monitor25showSettingChargerPsuModeEv>
                break;
 800118a:	e024      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_2:
                showSettingMaxBatteryVoltage();
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f000 f9f1 	bl	8001574 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv>
                break;
 8001192:	e020      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_3:
                showSettingMinBatteryVoltage();
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f000 fa01 	bl	800159c <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv>
                break;
 800119a:	e01c      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_4:
                showSettingChargingCurrent();
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 fa11 	bl	80015c4 <_ZN4blib7Monitor26showSettingChargingCurrentEv>
                break;
 80011a2:	e018      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_5:
                showSettingCoolingFan();
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f000 fa21 	bl	80015ec <_ZN4blib7Monitor21showSettingCoolingFanEv>
                break;
 80011aa:	e014      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_6:
                showSettingFanTriggerTemp();
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 fa33 	bl	8001618 <_ZN4blib7Monitor25showSettingFanTriggerTempEv>
                break;
 80011b2:	e010      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_7:
                showSettingShutdownTemp();
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 fa45 	bl	8001644 <_ZN4blib7Monitor23showSettingShutdownTempEv>
                break;
 80011ba:	e00c      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_8:
                showSettingAutoLoadFeature();
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f000 fa57 	bl	8001670 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv>
                break;
 80011c2:	e008      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_9:
                showSettingBackligthSleep();
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f000 fa69 	bl	800169c <_ZN4blib7Monitor25showSettingBackligthSleepEv>
                break;
 80011ca:	e004      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            case Monitor::SettingLevel::SETTING_LEVEL_CONFIG_10:
                showSettingFactoryReset();
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 fa7b 	bl	80016c8 <_ZN4blib7Monitor23showSettingFactoryResetEv>
                break;
 80011d2:	e000      	b.n	80011d6 <_ZN4blib7Monitor11showSettingEv+0xa2>
            default:
                break;
 80011d4:	bf00      	nop
        }
    }
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop

080011e0 <_ZN4blib7Monitor11showDisplayEv>:
    void Monitor::showDisplay()
    {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
        const Monitor::DisplayLevel displayLevel = getDisplayLevel();
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f000 f8bd 	bl	8001368 <_ZNK4blib7Monitor15getDisplayLevelEv>
 80011ee:	60f8      	str	r0, [r7, #12]
        switch (displayLevel)
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	2b06      	cmp	r3, #6
 80011f4:	d828      	bhi.n	8001248 <_ZN4blib7Monitor11showDisplayEv+0x68>
 80011f6:	a201      	add	r2, pc, #4	; (adr r2, 80011fc <_ZN4blib7Monitor11showDisplayEv+0x1c>)
 80011f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011fc:	08001249 	.word	0x08001249
 8001200:	08001219 	.word	0x08001219
 8001204:	08001221 	.word	0x08001221
 8001208:	08001229 	.word	0x08001229
 800120c:	08001231 	.word	0x08001231
 8001210:	08001239 	.word	0x08001239
 8001214:	08001241 	.word	0x08001241
        {
            case Monitor::DisplayLevel::DISPLAY_LEVEL_CONFIG_0:
                // Do not show anything - Maybe show display off
                break;
            case Monitor::DisplayLevel::DISPLAY_LEVEL_CONFIG_1:
                showDisplayLevel1();
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 f8b1 	bl	8001380 <_ZN4blib7Monitor17showDisplayLevel1Ev>
                break;
 800121e:	e014      	b.n	800124a <_ZN4blib7Monitor11showDisplayEv+0x6a>
            case Monitor::DisplayLevel::DISPLAY_LEVEL_CONFIG_2:
                showDisplayLevel2();
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 f8c1 	bl	80013a8 <_ZN4blib7Monitor17showDisplayLevel2Ev>
                break;
 8001226:	e010      	b.n	800124a <_ZN4blib7Monitor11showDisplayEv+0x6a>
            case Monitor::DisplayLevel::DISPLAY_LEVEL_CONFIG_3:
                showDisplayLevel3();
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 f8d1 	bl	80013d0 <_ZN4blib7Monitor17showDisplayLevel3Ev>
                break;
 800122e:	e00c      	b.n	800124a <_ZN4blib7Monitor11showDisplayEv+0x6a>
            case Monitor::DisplayLevel::DISPLAY_LEVEL_CONFIG_4:
                showDisplayLevel4();
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 f8e1 	bl	80013f8 <_ZN4blib7Monitor17showDisplayLevel4Ev>
                break;
 8001236:	e008      	b.n	800124a <_ZN4blib7Monitor11showDisplayEv+0x6a>
            case Monitor::DisplayLevel::DISPLAY_LEVEL_CONFIG_5:
                showDisplayChooseSettingMode();
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f000 f8f1 	bl	8001420 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv>
                break;
 800123e:	e004      	b.n	800124a <_ZN4blib7Monitor11showDisplayEv+0x6a>
            case Monitor::DisplayLevel::DISPLAY_LEVEL_CONFIG_6:
                showDisplayFactoryReset();
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f000 f909 	bl	8001458 <_ZN4blib7Monitor23showDisplayFactoryResetEv>
                break;
 8001246:	e000      	b.n	800124a <_ZN4blib7Monitor11showDisplayEv+0x6a>
            default:
                break;
 8001248:	bf00      	nop
        }
    }
 800124a:	bf00      	nop
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop

08001254 <_ZN4blib7Monitor14setSettingModeEb>:

    void Monitor::setSettingMode(const bool val)
    {
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
        mSettingMode = val;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	78fa      	ldrb	r2, [r7, #3]
 8001264:	711a      	strb	r2, [r3, #4]
    }
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <_ZNK4blib7Monitor15getSetttingModeEv>:
    bool Monitor::getSetttingMode() const
    {
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
        return mSettingMode;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	791b      	ldrb	r3, [r3, #4]
 800127e:	b2db      	uxtb	r3, r3
    }
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <_ZN4blib7Monitor15setFactoryResetEb>:

    void Monitor::setFactoryReset(const bool val)
    {
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	70fb      	strb	r3, [r7, #3]
        mFactoryResetEnable = val;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	78fa      	ldrb	r2, [r7, #3]
 800129c:	741a      	strb	r2, [r3, #16]
    }
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <_ZNK4blib7Monitor15getFactoryResetEv>:
    bool Monitor::getFactoryReset() const
    {
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
        return mFactoryResetEnable;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	7c1b      	ldrb	r3, [r3, #16]
 80012b6:	b2db      	uxtb	r3, r3
    }
 80012b8:	4618      	mov	r0, r3
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <_ZN4blib7Monitor22setConfirmFactoryResetEb>:
    void Monitor::setConfirmFactoryReset(const bool val)
    {
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
        mConfirmFactoryReset = val;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	78fa      	ldrb	r2, [r7, #3]
 80012d4:	745a      	strb	r2, [r3, #17]
    }
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <_ZNK4blib7Monitor22getConfirmFactoryResetEv>:
    bool Monitor::getConfirmFactoryReset() const
    {
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
        return mConfirmFactoryReset;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	7c5b      	ldrb	r3, [r3, #17]
 80012ee:	b2db      	uxtb	r3, r3
    }
 80012f0:	4618      	mov	r0, r3
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr

080012fc <_ZN4blib7Monitor15setSettingLevelENS0_12SettingLevelE>:

    void Monitor::setSettingLevel(const SettingLevel val)
    {
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
        uint8_t u8SettingLevel = (uint8_t) val;
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	73fb      	strb	r3, [r7, #15]

        if (u8SettingLevel < 0)
        {
            u8SettingLevel = 0;
        }
        else if (u8SettingLevel >= (uint8_t) SettingLevel::SETTING_LEVEL_MAX)
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	2b0a      	cmp	r3, #10
 800130e:	d901      	bls.n	8001314 <_ZN4blib7Monitor15setSettingLevelENS0_12SettingLevelE+0x18>
        {
            u8SettingLevel = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	73fb      	strb	r3, [r7, #15]
        }

        mSettingLevel = (SettingLevel) u8SettingLevel;
 8001314:	7bfa      	ldrb	r2, [r7, #15]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	609a      	str	r2, [r3, #8]
    }
 800131a:	bf00      	nop
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <_ZNK4blib7Monitor15getSettingLevelEv>:
    Monitor::SettingLevel Monitor::getSettingLevel() const
    {
 8001326:	b480      	push	{r7}
 8001328:	b083      	sub	sp, #12
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
        return mSettingLevel;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	689b      	ldr	r3, [r3, #8]
    }
 8001332:	4618      	mov	r0, r3
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <_ZN4blib7Monitor15setDisplayLevelENS0_12DisplayLevelE>:

    void Monitor::setDisplayLevel(const DisplayLevel val)
    {
 800133e:	b480      	push	{r7}
 8001340:	b085      	sub	sp, #20
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
 8001346:	6039      	str	r1, [r7, #0]
        uint8_t u8DisplayLevel = (uint8_t) val;
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	73fb      	strb	r3, [r7, #15]

        if (u8DisplayLevel < 0)
        {
            u8DisplayLevel = 0;
        }
        else if (u8DisplayLevel >= (uint8_t) DisplayLevel::DISPLAY_LEVEL_MAX)
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	2b06      	cmp	r3, #6
 8001350:	d901      	bls.n	8001356 <_ZN4blib7Monitor15setDisplayLevelENS0_12DisplayLevelE+0x18>
        {
            u8DisplayLevel = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	73fb      	strb	r3, [r7, #15]
        }

        mDisplayLevel = (DisplayLevel) u8DisplayLevel;
 8001356:	7bfa      	ldrb	r2, [r7, #15]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	60da      	str	r2, [r3, #12]
    }
 800135c:	bf00      	nop
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <_ZNK4blib7Monitor15getDisplayLevelEv>:
    Monitor::DisplayLevel Monitor::getDisplayLevel() const
    {
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
        return mDisplayLevel;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	68db      	ldr	r3, [r3, #12]
    }
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_ZN4blib7Monitor17showDisplayLevel1Ev>:

    void Monitor::showDisplayLevel1()
    {
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
        LOGI();
 8001388:	4b04      	ldr	r3, [pc, #16]	; (800139c <_ZN4blib7Monitor17showDisplayLevel1Ev+0x1c>)
 800138a:	22bb      	movs	r2, #187	; 0xbb
 800138c:	4904      	ldr	r1, [pc, #16]	; (80013a0 <_ZN4blib7Monitor17showDisplayLevel1Ev+0x20>)
 800138e:	4805      	ldr	r0, [pc, #20]	; (80013a4 <_ZN4blib7Monitor17showDisplayLevel1Ev+0x24>)
 8001390:	f000 f9e0 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	08009c74 	.word	0x08009c74
 80013a0:	08009c2c 	.word	0x08009c2c
 80013a4:	08009c88 	.word	0x08009c88

080013a8 <_ZN4blib7Monitor17showDisplayLevel2Ev>:
    void Monitor::showDisplayLevel2()
    {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
        LOGI();
 80013b0:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <_ZN4blib7Monitor17showDisplayLevel2Ev+0x1c>)
 80013b2:	22bf      	movs	r2, #191	; 0xbf
 80013b4:	4904      	ldr	r1, [pc, #16]	; (80013c8 <_ZN4blib7Monitor17showDisplayLevel2Ev+0x20>)
 80013b6:	4805      	ldr	r0, [pc, #20]	; (80013cc <_ZN4blib7Monitor17showDisplayLevel2Ev+0x24>)
 80013b8:	f000 f9cc 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	08009c98 	.word	0x08009c98
 80013c8:	08009c2c 	.word	0x08009c2c
 80013cc:	08009c88 	.word	0x08009c88

080013d0 <_ZN4blib7Monitor17showDisplayLevel3Ev>:
    void Monitor::showDisplayLevel3()
    {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
        LOGI();
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <_ZN4blib7Monitor17showDisplayLevel3Ev+0x1c>)
 80013da:	22c3      	movs	r2, #195	; 0xc3
 80013dc:	4904      	ldr	r1, [pc, #16]	; (80013f0 <_ZN4blib7Monitor17showDisplayLevel3Ev+0x20>)
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <_ZN4blib7Monitor17showDisplayLevel3Ev+0x24>)
 80013e0:	f000 f9b8 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80013e4:	bf00      	nop
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	08009cac 	.word	0x08009cac
 80013f0:	08009c2c 	.word	0x08009c2c
 80013f4:	08009c88 	.word	0x08009c88

080013f8 <_ZN4blib7Monitor17showDisplayLevel4Ev>:
    void Monitor::showDisplayLevel4()
    {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
        LOGI();
 8001400:	4b04      	ldr	r3, [pc, #16]	; (8001414 <_ZN4blib7Monitor17showDisplayLevel4Ev+0x1c>)
 8001402:	22c7      	movs	r2, #199	; 0xc7
 8001404:	4904      	ldr	r1, [pc, #16]	; (8001418 <_ZN4blib7Monitor17showDisplayLevel4Ev+0x20>)
 8001406:	4805      	ldr	r0, [pc, #20]	; (800141c <_ZN4blib7Monitor17showDisplayLevel4Ev+0x24>)
 8001408:	f000 f9a4 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	08009cc0 	.word	0x08009cc0
 8001418:	08009c2c 	.word	0x08009c2c
 800141c:	08009c88 	.word	0x08009c88

08001420 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv>:
    void Monitor::showDisplayChooseSettingMode()
    {
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
        LOGI("SETTINGS MENU");
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x28>)
 800142a:	22cb      	movs	r2, #203	; 0xcb
 800142c:	4907      	ldr	r1, [pc, #28]	; (800144c <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x2c>)
 800142e:	4808      	ldr	r0, [pc, #32]	; (8001450 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x30>)
 8001430:	f000 f990 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        LOGI("--PRESS SELECT--");
 8001434:	4b04      	ldr	r3, [pc, #16]	; (8001448 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x28>)
 8001436:	22cc      	movs	r2, #204	; 0xcc
 8001438:	4904      	ldr	r1, [pc, #16]	; (800144c <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x2c>)
 800143a:	4806      	ldr	r0, [pc, #24]	; (8001454 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x34>)
 800143c:	f000 f98a 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001440:	bf00      	nop
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	08009cd4 	.word	0x08009cd4
 800144c:	08009c2c 	.word	0x08009c2c
 8001450:	08009cf4 	.word	0x08009cf4
 8001454:	08009d10 	.word	0x08009d10

08001458 <_ZN4blib7Monitor23showDisplayFactoryResetEv>:
    void Monitor::showDisplayFactoryReset()
    {
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
        if (getFactoryReset() == false)
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff22 	bl	80012aa <_ZNK4blib7Monitor15getFactoryResetEv>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	bf0c      	ite	eq
 800146c:	2301      	moveq	r3, #1
 800146e:	2300      	movne	r3, #0
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00c      	beq.n	8001490 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x38>
        {
            LOGI("FACTORY RESET");
 8001476:	4b24      	ldr	r3, [pc, #144]	; (8001508 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb0>)
 8001478:	22d2      	movs	r2, #210	; 0xd2
 800147a:	4924      	ldr	r1, [pc, #144]	; (800150c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb4>)
 800147c:	4824      	ldr	r0, [pc, #144]	; (8001510 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb8>)
 800147e:	f000 f969 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
            LOGI("--PRESS SELECT--");
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb0>)
 8001484:	22d3      	movs	r2, #211	; 0xd3
 8001486:	4921      	ldr	r1, [pc, #132]	; (800150c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb4>)
 8001488:	4822      	ldr	r0, [pc, #136]	; (8001514 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xbc>)
 800148a:	f000 f963 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                // Go to setting mode - show supply algorithm screen
                setSettingMode(true);
                setSettingLevel(SettingLevel::SETTING_LEVEL_CONFIG_1);    // TODO: Check correct screen
            }
        }
    }
 800148e:	e037      	b.n	8001500 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xa8>
            if (getConfirmFactoryReset() == false)
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff ff26 	bl	80012e2 <_ZNK4blib7Monitor22getConfirmFactoryResetEv>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	bf0c      	ite	eq
 800149c:	2301      	moveq	r3, #1
 800149e:	2300      	movne	r3, #0
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00c      	beq.n	80014c0 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x68>
                LOGI("ARE YOU SURE?");
 80014a6:	4b18      	ldr	r3, [pc, #96]	; (8001508 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb0>)
 80014a8:	22d9      	movs	r2, #217	; 0xd9
 80014aa:	4918      	ldr	r1, [pc, #96]	; (800150c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb4>)
 80014ac:	481a      	ldr	r0, [pc, #104]	; (8001518 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xc0>)
 80014ae:	f000 f951 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                LOGI(" >NO   >YES");
 80014b2:	4b15      	ldr	r3, [pc, #84]	; (8001508 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb0>)
 80014b4:	22da      	movs	r2, #218	; 0xda
 80014b6:	4915      	ldr	r1, [pc, #84]	; (800150c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb4>)
 80014b8:	4818      	ldr	r0, [pc, #96]	; (800151c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xc4>)
 80014ba:	f000 f94b 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80014be:	e01f      	b.n	8001500 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xa8>
                LOGI("FACTORY RESET");
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb0>)
 80014c2:	22de      	movs	r2, #222	; 0xde
 80014c4:	4911      	ldr	r1, [pc, #68]	; (800150c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb4>)
 80014c6:	4812      	ldr	r0, [pc, #72]	; (8001510 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb8>)
 80014c8:	f000 f944 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                LOGI("SUCCESSFULLY");
 80014cc:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb0>)
 80014ce:	22df      	movs	r2, #223	; 0xdf
 80014d0:	490e      	ldr	r1, [pc, #56]	; (800150c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xb4>)
 80014d2:	4813      	ldr	r0, [pc, #76]	; (8001520 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0xc8>)
 80014d4:	f000 f93e 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                HAL_Delay(1500);
 80014d8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80014dc:	f000 ffb4 	bl	8002448 <HAL_Delay>
                setConfirmFactoryReset(false);
 80014e0:	2100      	movs	r1, #0
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff feee 	bl	80012c4 <_ZN4blib7Monitor22setConfirmFactoryResetEb>
                setFactoryReset(false);
 80014e8:	2100      	movs	r1, #0
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fece 	bl	800128c <_ZN4blib7Monitor15setFactoryResetEb>
                setSettingMode(true);
 80014f0:	2101      	movs	r1, #1
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff feae 	bl	8001254 <_ZN4blib7Monitor14setSettingModeEb>
                setSettingLevel(SettingLevel::SETTING_LEVEL_CONFIG_1);    // TODO: Check correct screen
 80014f8:	2101      	movs	r1, #1
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff fefe 	bl	80012fc <_ZN4blib7Monitor15setSettingLevelENS0_12SettingLevelE>
    }
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	08009d30 	.word	0x08009d30
 800150c:	08009c2c 	.word	0x08009c2c
 8001510:	08009d48 	.word	0x08009d48
 8001514:	08009d10 	.word	0x08009d10
 8001518:	08009d64 	.word	0x08009d64
 800151c:	08009d80 	.word	0x08009d80
 8001520:	08009d9c 	.word	0x08009d9c

08001524 <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv>:
    void Monitor::showSettingSupplyAlgorithm()
    {
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
        LOGI();
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv+0x1c>)
 800152e:	22ee      	movs	r2, #238	; 0xee
 8001530:	4904      	ldr	r1, [pc, #16]	; (8001544 <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv+0x20>)
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv+0x24>)
 8001534:	f000 f90e 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	08009db8 	.word	0x08009db8
 8001544:	08009c2c 	.word	0x08009c2c
 8001548:	08009c88 	.word	0x08009c88

0800154c <_ZN4blib7Monitor25showSettingChargerPsuModeEv>:
    void Monitor::showSettingChargerPsuMode()
    {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
        LOGI();
 8001554:	4b04      	ldr	r3, [pc, #16]	; (8001568 <_ZN4blib7Monitor25showSettingChargerPsuModeEv+0x1c>)
 8001556:	22f2      	movs	r2, #242	; 0xf2
 8001558:	4904      	ldr	r1, [pc, #16]	; (800156c <_ZN4blib7Monitor25showSettingChargerPsuModeEv+0x20>)
 800155a:	4805      	ldr	r0, [pc, #20]	; (8001570 <_ZN4blib7Monitor25showSettingChargerPsuModeEv+0x24>)
 800155c:	f000 f8fa 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	08009dd4 	.word	0x08009dd4
 800156c:	08009c2c 	.word	0x08009c2c
 8001570:	08009c88 	.word	0x08009c88

08001574 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv>:
    void Monitor::showSettingMaxBatteryVoltage()
    {
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
        LOGI();
 800157c:	4b04      	ldr	r3, [pc, #16]	; (8001590 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv+0x1c>)
 800157e:	22f6      	movs	r2, #246	; 0xf6
 8001580:	4904      	ldr	r1, [pc, #16]	; (8001594 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv+0x20>)
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv+0x24>)
 8001584:	f000 f8e6 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	08009df0 	.word	0x08009df0
 8001594:	08009c2c 	.word	0x08009c2c
 8001598:	08009c88 	.word	0x08009c88

0800159c <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv>:
    void Monitor::showSettingMinBatteryVoltage()
    {
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
        LOGI();
 80015a4:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv+0x1c>)
 80015a6:	22fa      	movs	r2, #250	; 0xfa
 80015a8:	4904      	ldr	r1, [pc, #16]	; (80015bc <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv+0x20>)
 80015aa:	4805      	ldr	r0, [pc, #20]	; (80015c0 <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv+0x24>)
 80015ac:	f000 f8d2 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	08009e10 	.word	0x08009e10
 80015bc:	08009c2c 	.word	0x08009c2c
 80015c0:	08009c88 	.word	0x08009c88

080015c4 <_ZN4blib7Monitor26showSettingChargingCurrentEv>:
    void Monitor::showSettingChargingCurrent()
    {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
        LOGI();
 80015cc:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <_ZN4blib7Monitor26showSettingChargingCurrentEv+0x1c>)
 80015ce:	22fe      	movs	r2, #254	; 0xfe
 80015d0:	4904      	ldr	r1, [pc, #16]	; (80015e4 <_ZN4blib7Monitor26showSettingChargingCurrentEv+0x20>)
 80015d2:	4805      	ldr	r0, [pc, #20]	; (80015e8 <_ZN4blib7Monitor26showSettingChargingCurrentEv+0x24>)
 80015d4:	f000 f8be 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	08009e30 	.word	0x08009e30
 80015e4:	08009c2c 	.word	0x08009c2c
 80015e8:	08009c88 	.word	0x08009c88

080015ec <_ZN4blib7Monitor21showSettingCoolingFanEv>:
    void Monitor::showSettingCoolingFan()
    {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
        LOGI();
 80015f4:	4b05      	ldr	r3, [pc, #20]	; (800160c <_ZN4blib7Monitor21showSettingCoolingFanEv+0x20>)
 80015f6:	f44f 7281 	mov.w	r2, #258	; 0x102
 80015fa:	4905      	ldr	r1, [pc, #20]	; (8001610 <_ZN4blib7Monitor21showSettingCoolingFanEv+0x24>)
 80015fc:	4805      	ldr	r0, [pc, #20]	; (8001614 <_ZN4blib7Monitor21showSettingCoolingFanEv+0x28>)
 80015fe:	f000 f8a9 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	08009e4c 	.word	0x08009e4c
 8001610:	08009c2c 	.word	0x08009c2c
 8001614:	08009c88 	.word	0x08009c88

08001618 <_ZN4blib7Monitor25showSettingFanTriggerTempEv>:
    void Monitor::showSettingFanTriggerTemp()
    {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
        LOGI();
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <_ZN4blib7Monitor25showSettingFanTriggerTempEv+0x20>)
 8001622:	f44f 7283 	mov.w	r2, #262	; 0x106
 8001626:	4905      	ldr	r1, [pc, #20]	; (800163c <_ZN4blib7Monitor25showSettingFanTriggerTempEv+0x24>)
 8001628:	4805      	ldr	r0, [pc, #20]	; (8001640 <_ZN4blib7Monitor25showSettingFanTriggerTempEv+0x28>)
 800162a:	f000 f893 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	08009e64 	.word	0x08009e64
 800163c:	08009c2c 	.word	0x08009c2c
 8001640:	08009c88 	.word	0x08009c88

08001644 <_ZN4blib7Monitor23showSettingShutdownTempEv>:
    void Monitor::showSettingShutdownTemp()
    {
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
        LOGI();
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <_ZN4blib7Monitor23showSettingShutdownTempEv+0x20>)
 800164e:	f44f 7285 	mov.w	r2, #266	; 0x10a
 8001652:	4905      	ldr	r1, [pc, #20]	; (8001668 <_ZN4blib7Monitor23showSettingShutdownTempEv+0x24>)
 8001654:	4805      	ldr	r0, [pc, #20]	; (800166c <_ZN4blib7Monitor23showSettingShutdownTempEv+0x28>)
 8001656:	f000 f87d 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	08009e80 	.word	0x08009e80
 8001668:	08009c2c 	.word	0x08009c2c
 800166c:	08009c88 	.word	0x08009c88

08001670 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv>:
    void Monitor::showSettingAutoLoadFeature()
    {
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
        LOGI();
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv+0x20>)
 800167a:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800167e:	4905      	ldr	r1, [pc, #20]	; (8001694 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv+0x24>)
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv+0x28>)
 8001682:	f000 f867 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	08009e98 	.word	0x08009e98
 8001694:	08009c2c 	.word	0x08009c2c
 8001698:	08009c88 	.word	0x08009c88

0800169c <_ZN4blib7Monitor25showSettingBackligthSleepEv>:
    void Monitor::showSettingBackligthSleep()
    {
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
        LOGI();
 80016a4:	4b05      	ldr	r3, [pc, #20]	; (80016bc <_ZN4blib7Monitor25showSettingBackligthSleepEv+0x20>)
 80016a6:	f44f 7289 	mov.w	r2, #274	; 0x112
 80016aa:	4905      	ldr	r1, [pc, #20]	; (80016c0 <_ZN4blib7Monitor25showSettingBackligthSleepEv+0x24>)
 80016ac:	4805      	ldr	r0, [pc, #20]	; (80016c4 <_ZN4blib7Monitor25showSettingBackligthSleepEv+0x28>)
 80016ae:	f000 f851 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	08009eb4 	.word	0x08009eb4
 80016c0:	08009c2c 	.word	0x08009c2c
 80016c4:	08009c88 	.word	0x08009c88

080016c8 <_ZN4blib7Monitor23showSettingFactoryResetEv>:
    void Monitor::showSettingFactoryReset()
    {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
        LOGI();
 80016d0:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <_ZN4blib7Monitor23showSettingFactoryResetEv+0x20>)
 80016d2:	f44f 728b 	mov.w	r2, #278	; 0x116
 80016d6:	4905      	ldr	r1, [pc, #20]	; (80016ec <_ZN4blib7Monitor23showSettingFactoryResetEv+0x24>)
 80016d8:	4805      	ldr	r0, [pc, #20]	; (80016f0 <_ZN4blib7Monitor23showSettingFactoryResetEv+0x28>)
 80016da:	f000 f83b 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	08009ed0 	.word	0x08009ed0
 80016ec:	08009c2c 	.word	0x08009c2c
 80016f0:	08009c88 	.word	0x08009c88

080016f4 <_ZN4blib2dp9SingletonINS_7MonitorEEC1Ev>:
                Singleton()
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
                {
 80016fc:	4a04      	ldr	r2, [pc, #16]	; (8001710 <_ZN4blib2dp9SingletonINS_7MonitorEEC1Ev+0x1c>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	601a      	str	r2, [r3, #0]
                }
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	0800a070 	.word	0x0800a070

08001714 <_ZN4blib2dp9SingletonINS_7MonitorEED1Ev>:
                virtual ~Singleton()
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
                }
 800171c:	4a04      	ldr	r2, [pc, #16]	; (8001730 <_ZN4blib2dp9SingletonINS_7MonitorEED1Ev+0x1c>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	0800a070 	.word	0x0800a070

08001734 <_ZN4blib2dp9SingletonINS_7MonitorEED0Ev>:
                virtual ~Singleton()
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
                }
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f7ff ffe9 	bl	8001714 <_ZN4blib2dp9SingletonINS_7MonitorEED1Ev>
 8001742:	2104      	movs	r1, #4
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f005 fb9b 	bl	8006e80 <_ZdlPvj>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4618      	mov	r0, r3
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>:
            static void Log(const char *message, Args ... args)
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af02      	add	r7, sp, #8
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
 8001760:	603b      	str	r3, [r7, #0]
                print("[>]  ");
 8001762:	480c      	ldr	r0, [pc, #48]	; (8001794 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x40>)
 8001764:	f7ff fc52 	bl	800100c <_ZN4blib6Logger5printEPKc>
                snprintf(mBuffer, LOG_BUFFER_SIZE, message, args...);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001778:	4807      	ldr	r0, [pc, #28]	; (8001798 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x44>)
 800177a:	f006 f98b 	bl	8007a94 <sniprintf>
                print(mBuffer);
 800177e:	4806      	ldr	r0, [pc, #24]	; (8001798 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x44>)
 8001780:	f7ff fc44 	bl	800100c <_ZN4blib6Logger5printEPKc>
                print("\n");
 8001784:	4805      	ldr	r0, [pc, #20]	; (800179c <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x48>)
 8001786:	f7ff fc41 	bl	800100c <_ZN4blib6Logger5printEPKc>
            }
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	08009ee8 	.word	0x08009ee8
 8001798:	2000037c 	.word	0x2000037c
 800179c:	08009ef0 	.word	0x08009ef0

080017a0 <HAL_GPIO_EXTI_Callback>:
static void MX_ADC1_Init(void);
static void MX_I2C1_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_pin)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	80fb      	strh	r3, [r7, #6]
    GPIO_TypeDef *pGPIOx = nullptr;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
    static blib::Button::ButtonName lastedPressButton = blib::Button::ButtonName::UNDEFINED;
    uint32_t timedelay = 160000U;
 80017ae:	4b4e      	ldr	r3, [pc, #312]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x148>)
 80017b0:	61bb      	str	r3, [r7, #24]

    for (volatile uint32_t i = 0; i < timedelay; i++);
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
 80017b6:	e002      	b.n	80017be <HAL_GPIO_EXTI_Callback+0x1e>
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	3301      	adds	r3, #1
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	bf8c      	ite	hi
 80017c6:	2301      	movhi	r3, #1
 80017c8:	2300      	movls	r3, #0
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1f3      	bne.n	80017b8 <HAL_GPIO_EXTI_Callback+0x18>

    volatile uint32_t i = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]

    if (GPIO_pin == BUT_LEFT_Pin)
 80017d4:	88fb      	ldrh	r3, [r7, #6]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d10b      	bne.n	80017f2 <HAL_GPIO_EXTI_Callback+0x52>
    {
        LOGI("Button Left pin");
 80017da:	4b44      	ldr	r3, [pc, #272]	; (80018ec <HAL_GPIO_EXTI_Callback+0x14c>)
 80017dc:	224d      	movs	r2, #77	; 0x4d
 80017de:	4944      	ldr	r1, [pc, #272]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x150>)
 80017e0:	4844      	ldr	r0, [pc, #272]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x154>)
 80017e2:	f7ff ffb7 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::LEFT;
 80017e6:	4b44      	ldr	r3, [pc, #272]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x158>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_LEFT_GPIO_Port;
 80017ec:	4b43      	ldr	r3, [pc, #268]	; (80018fc <HAL_GPIO_EXTI_Callback+0x15c>)
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	e032      	b.n	8001858 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else if (GPIO_pin == BUT_RIGHT_Pin)
 80017f2:	88fb      	ldrh	r3, [r7, #6]
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d10b      	bne.n	8001810 <HAL_GPIO_EXTI_Callback+0x70>
    {
        LOGI("Button Right pin");
 80017f8:	4b3c      	ldr	r3, [pc, #240]	; (80018ec <HAL_GPIO_EXTI_Callback+0x14c>)
 80017fa:	2253      	movs	r2, #83	; 0x53
 80017fc:	493c      	ldr	r1, [pc, #240]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x150>)
 80017fe:	4840      	ldr	r0, [pc, #256]	; (8001900 <HAL_GPIO_EXTI_Callback+0x160>)
 8001800:	f7ff ffa8 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::RIGHT;
 8001804:	4b3c      	ldr	r3, [pc, #240]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x158>)
 8001806:	2202      	movs	r2, #2
 8001808:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_RIGHT_GPIO_Port;
 800180a:	4b3c      	ldr	r3, [pc, #240]	; (80018fc <HAL_GPIO_EXTI_Callback+0x15c>)
 800180c:	61fb      	str	r3, [r7, #28]
 800180e:	e023      	b.n	8001858 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else if (GPIO_pin == BUT_BACK_Pin)
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	2b04      	cmp	r3, #4
 8001814:	d10b      	bne.n	800182e <HAL_GPIO_EXTI_Callback+0x8e>
    {
        LOGI("Button Back pin");
 8001816:	4b35      	ldr	r3, [pc, #212]	; (80018ec <HAL_GPIO_EXTI_Callback+0x14c>)
 8001818:	2259      	movs	r2, #89	; 0x59
 800181a:	4935      	ldr	r1, [pc, #212]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x150>)
 800181c:	4839      	ldr	r0, [pc, #228]	; (8001904 <HAL_GPIO_EXTI_Callback+0x164>)
 800181e:	f7ff ff99 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::BACK;
 8001822:	4b35      	ldr	r3, [pc, #212]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x158>)
 8001824:	2203      	movs	r2, #3
 8001826:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_BACK_GPIO_Port;
 8001828:	4b34      	ldr	r3, [pc, #208]	; (80018fc <HAL_GPIO_EXTI_Callback+0x15c>)
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	e014      	b.n	8001858 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else if (GPIO_pin == BUT_SELECT_Pin)
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	2b08      	cmp	r3, #8
 8001832:	d10b      	bne.n	800184c <HAL_GPIO_EXTI_Callback+0xac>
    {
        LOGI("Button Select pin");
 8001834:	4b2d      	ldr	r3, [pc, #180]	; (80018ec <HAL_GPIO_EXTI_Callback+0x14c>)
 8001836:	225f      	movs	r2, #95	; 0x5f
 8001838:	492d      	ldr	r1, [pc, #180]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x150>)
 800183a:	4833      	ldr	r0, [pc, #204]	; (8001908 <HAL_GPIO_EXTI_Callback+0x168>)
 800183c:	f7ff ff8a 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::SELECT;
 8001840:	4b2d      	ldr	r3, [pc, #180]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x158>)
 8001842:	2204      	movs	r2, #4
 8001844:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_SELECT_GPIO_Port;
 8001846:	4b2d      	ldr	r3, [pc, #180]	; (80018fc <HAL_GPIO_EXTI_Callback+0x15c>)
 8001848:	61fb      	str	r3, [r7, #28]
 800184a:	e005      	b.n	8001858 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else
    {
        LOGI("Undefined Exti Signal");
 800184c:	4b27      	ldr	r3, [pc, #156]	; (80018ec <HAL_GPIO_EXTI_Callback+0x14c>)
 800184e:	2265      	movs	r2, #101	; 0x65
 8001850:	4927      	ldr	r1, [pc, #156]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x150>)
 8001852:	482e      	ldr	r0, [pc, #184]	; (800190c <HAL_GPIO_EXTI_Callback+0x16c>)
 8001854:	f7ff ff7e 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }

    blib::Button::getInstance().setLatestPressedButton(lastedPressButton);
 8001858:	f000 fac0 	bl	8001ddc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 800185c:	4602      	mov	r2, r0
 800185e:	4b26      	ldr	r3, [pc, #152]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x158>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4619      	mov	r1, r3
 8001864:	4610      	mov	r0, r2
 8001866:	f005 fa0d 	bl	8006c84 <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
    blib::Button::getInstance().handleSignal();
 800186a:	f000 fab7 	bl	8001ddc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 800186e:	4603      	mov	r3, r0
 8001870:	4618      	mov	r0, r3
 8001872:	f005 fa21 	bl	8006cb8 <_ZN4blib6Button12handleSignalEv>
    if (pGPIOx != nullptr)
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d01e      	beq.n	80018ba <HAL_GPIO_EXTI_Callback+0x11a>
    {
        while ((HAL_GPIO_ReadPin(pGPIOx, GPIO_pin) == GPIO_PIN_RESET) & (i < (timedelay)))
 800187c:	e002      	b.n	8001884 <HAL_GPIO_EXTI_Callback+0xe4>
        {
            i++;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	3301      	adds	r3, #1
 8001882:	617b      	str	r3, [r7, #20]
        while ((HAL_GPIO_ReadPin(pGPIOx, GPIO_pin) == GPIO_PIN_RESET) & (i < (timedelay)))
 8001884:	88fb      	ldrh	r3, [r7, #6]
 8001886:	4619      	mov	r1, r3
 8001888:	69f8      	ldr	r0, [r7, #28]
 800188a:	f002 feef 	bl	800466c <HAL_GPIO_ReadPin>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	bf0c      	ite	eq
 8001894:	2301      	moveq	r3, #1
 8001896:	2300      	movne	r3, #0
 8001898:	b2da      	uxtb	r2, r3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	69b9      	ldr	r1, [r7, #24]
 800189e:	4299      	cmp	r1, r3
 80018a0:	bf8c      	ite	hi
 80018a2:	2301      	movhi	r3, #1
 80018a4:	2300      	movls	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4013      	ands	r3, r2
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	bf14      	ite	ne
 80018b0:	2301      	movne	r3, #1
 80018b2:	2300      	moveq	r3, #0
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1e1      	bne.n	800187e <HAL_GPIO_EXTI_Callback+0xde>
        }
    }

    for (volatile uint32_t i = 0; i < timedelay; i++);
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	e002      	b.n	80018c6 <HAL_GPIO_EXTI_Callback+0x126>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	3301      	adds	r3, #1
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	bf8c      	ite	hi
 80018ce:	2301      	movhi	r3, #1
 80018d0:	2300      	movls	r3, #0
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1f3      	bne.n	80018c0 <HAL_GPIO_EXTI_Callback+0x120>

    __HAL_GPIO_EXTI_CLEAR_FLAG(GPIO_pin);
 80018d8:	4a0d      	ldr	r2, [pc, #52]	; (8001910 <HAL_GPIO_EXTI_Callback+0x170>)
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	6153      	str	r3, [r2, #20]
}
 80018de:	bf00      	nop
 80018e0:	3720      	adds	r7, #32
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	00027100 	.word	0x00027100
 80018ec:	08009ef4 	.word	0x08009ef4
 80018f0:	08009f0c 	.word	0x08009f0c
 80018f4:	08009f18 	.word	0x08009f18
 80018f8:	20000364 	.word	0x20000364
 80018fc:	48000800 	.word	0x48000800
 8001900:	08009f38 	.word	0x08009f38
 8001904:	08009f58 	.word	0x08009f58
 8001908:	08009f78 	.word	0x08009f78
 800190c:	08009f98 	.word	0x08009f98
 8001910:	40010400 	.word	0x40010400

08001914 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    blib::Analog::getInstance().sampling();
 800191c:	f000 fa74 	bl	8001e08 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 8001920:	4603      	mov	r3, r0
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff f998 	bl	8000c58 <_ZN4blib6Analog8samplingEv>
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001936:	f000 fd21 	bl	800237c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800193a:	f000 f837 	bl	80019ac <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800193e:	f000 f9d5 	bl	8001cec <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001942:	f000 f9b5 	bl	8001cb0 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8001946:	f000 f89f 	bl	8001a88 <_ZL12MX_ADC1_Initv>
  MX_I2C1_Init();
 800194a:	f000 f92f 	bl	8001bac <_ZL12MX_I2C1_Initv>
  MX_USART2_UART_Init();
 800194e:	f000 f97b 	bl	8001c48 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
    LOGI("MPPT SOLAR CHARGE CONTROLLER");
 8001952:	4b11      	ldr	r3, [pc, #68]	; (8001998 <main+0x68>)
 8001954:	22a3      	movs	r2, #163	; 0xa3
 8001956:	4911      	ldr	r1, [pc, #68]	; (800199c <main+0x6c>)
 8001958:	4811      	ldr	r0, [pc, #68]	; (80019a0 <main+0x70>)
 800195a:	f7ff fefb 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("DESIGNED BY ");
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <main+0x68>)
 8001960:	22a4      	movs	r2, #164	; 0xa4
 8001962:	490e      	ldr	r1, [pc, #56]	; (800199c <main+0x6c>)
 8001964:	480f      	ldr	r0, [pc, #60]	; (80019a4 <main+0x74>)
 8001966:	f7ff fef5 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("STARTING DEVICE...");
 800196a:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <main+0x68>)
 800196c:	22a5      	movs	r2, #165	; 0xa5
 800196e:	490b      	ldr	r1, [pc, #44]	; (800199c <main+0x6c>)
 8001970:	480d      	ldr	r0, [pc, #52]	; (80019a8 <main+0x78>)
 8001972:	f7ff feef 	bl	8001754 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>

    auto &analog = blib::Analog::getInstance();
 8001976:	f000 fa47 	bl	8001e08 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 800197a:	6078      	str	r0, [r7, #4]
    auto &monitor = blib::Monitor::getInstance();
 800197c:	f000 fa5a 	bl	8001e34 <_ZN4blib2dp9SingletonINS_7MonitorEE11getInstanceEv>
 8001980:	6038      	str	r0, [r7, #0]
    while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
        analog.readAnalog();
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff f978 	bl	8000c78 <_ZN4blib6Analog10readAnalogEv>
        monitor.showMenu();
 8001988:	6838      	ldr	r0, [r7, #0]
 800198a:	f7ff fbb9 	bl	8001100 <_ZN4blib7Monitor8showMenuEv>
        HAL_Delay(1000);
 800198e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001992:	f000 fd59 	bl	8002448 <HAL_Delay>
        analog.readAnalog();
 8001996:	e7f4      	b.n	8001982 <main+0x52>
 8001998:	08009fbc 	.word	0x08009fbc
 800199c:	08009f0c 	.word	0x08009f0c
 80019a0:	08009fc4 	.word	0x08009fc4
 80019a4:	08009ff0 	.word	0x08009ff0
 80019a8:	0800a00c 	.word	0x0800a00c

080019ac <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b0a6      	sub	sp, #152	; 0x98
 80019b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80019b6:	2228      	movs	r2, #40	; 0x28
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f006 f8e1 	bl	8007b82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	2258      	movs	r2, #88	; 0x58
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f006 f8d3 	bl	8007b82 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019dc:	2302      	movs	r3, #2
 80019de:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e0:	2301      	movs	r3, #1
 80019e2:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e4:	2310      	movs	r3, #16
 80019e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ea:	2302      	movs	r3, #2
 80019ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80019fe:	2300      	movs	r3, #0
 8001a00:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a04:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f002 ff9d 	bl	8004948 <HAL_RCC_OscConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf14      	ite	ne
 8001a14:	2301      	movne	r3, #1
 8001a16:	2300      	moveq	r3, #0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <_Z18SystemClock_Configv+0x76>
  {
    Error_Handler();
 8001a1e:	f000 f9d7 	bl	8001dd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a22:	230f      	movs	r3, #15
 8001a24:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a26:	2302      	movs	r3, #2
 8001a28:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a32:	2300      	movs	r3, #0
 8001a34:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a36:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f003 ffd7 	bl	80059f0 <HAL_RCC_ClockConfig>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	bf14      	ite	ne
 8001a48:	2301      	movne	r3, #1
 8001a4a:	2300      	moveq	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 8001a52:	f000 f9bd 	bl	8001dd0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8001a56:	2322      	movs	r3, #34	; 0x22
 8001a58:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	4618      	mov	r0, r3
 8001a66:	f004 f9f9 	bl	8005e5c <HAL_RCCEx_PeriphCLKConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	bf14      	ite	ne
 8001a70:	2301      	movne	r3, #1
 8001a72:	2300      	moveq	r3, #0
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8001a7a:	f000 f9a9 	bl	8001dd0 <Error_Handler>
  }
}
 8001a7e:	bf00      	nop
 8001a80:	3798      	adds	r7, #152	; 0x98
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08a      	sub	sp, #40	; 0x28
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001a8e:	f107 031c 	add.w	r3, r7, #28
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
 8001aa8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001aaa:	4b3f      	ldr	r3, [pc, #252]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001aac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001ab0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ab2:	4b3d      	ldr	r3, [pc, #244]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001ab4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001ab8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aba:	4b3b      	ldr	r3, [pc, #236]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ac0:	4b39      	ldr	r3, [pc, #228]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ac6:	4b38      	ldr	r3, [pc, #224]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001acc:	4b36      	ldr	r3, [pc, #216]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ad4:	4b34      	ldr	r3, [pc, #208]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ada:	4b33      	ldr	r3, [pc, #204]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ae0:	4b31      	ldr	r3, [pc, #196]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001ae6:	4b30      	ldr	r3, [pc, #192]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001ae8:	2202      	movs	r2, #2
 8001aea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001aec:	4b2e      	ldr	r3, [pc, #184]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001af4:	4b2c      	ldr	r3, [pc, #176]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001af6:	2204      	movs	r2, #4
 8001af8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001afa:	4b2b      	ldr	r3, [pc, #172]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001b00:	4b29      	ldr	r3, [pc, #164]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b06:	4828      	ldr	r0, [pc, #160]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001b08:	f000 fce0 	bl	80024cc <HAL_ADC_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	bf14      	ite	ne
 8001b12:	2301      	movne	r3, #1
 8001b14:	2300      	moveq	r3, #0
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <_ZL12MX_ADC1_Initv+0x98>
  {
    Error_Handler();
 8001b1c:	f000 f958 	bl	8001dd0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	4619      	mov	r1, r3
 8001b2a:	481f      	ldr	r0, [pc, #124]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001b2c:	f001 fe3e 	bl	80037ac <HAL_ADCEx_MultiModeConfigChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	bf14      	ite	ne
 8001b36:	2301      	movne	r3, #1
 8001b38:	2300      	moveq	r3, #0
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <_ZL12MX_ADC1_Initv+0xbc>
  {
    Error_Handler();
 8001b40:	f000 f946 	bl	8001dd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b44:	2301      	movs	r3, #1
 8001b46:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8001b50:	2307      	movs	r3, #7
 8001b52:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b5c:	1d3b      	adds	r3, r7, #4
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4811      	ldr	r0, [pc, #68]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001b62:	f001 fb39 	bl	80031d8 <HAL_ADC_ConfigChannel>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	bf14      	ite	ne
 8001b6c:	2301      	movne	r3, #1
 8001b6e:	2300      	moveq	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <_ZL12MX_ADC1_Initv+0xf2>
  {
    Error_Handler();
 8001b76:	f000 f92b 	bl	8001dd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	4808      	ldr	r0, [pc, #32]	; (8001ba8 <_ZL12MX_ADC1_Initv+0x120>)
 8001b88:	f001 fb26 	bl	80031d8 <HAL_ADC_ConfigChannel>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	bf14      	ite	ne
 8001b92:	2301      	movne	r3, #1
 8001b94:	2300      	moveq	r3, #0
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <_ZL12MX_ADC1_Initv+0x118>
  {
    Error_Handler();
 8001b9c:	f000 f918 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ba0:	bf00      	nop
 8001ba2:	3728      	adds	r7, #40	; 0x28
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	200001f4 	.word	0x200001f4

08001bac <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bb0:	4b22      	ldr	r3, [pc, #136]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bb2:	4a23      	ldr	r2, [pc, #140]	; (8001c40 <_ZL12MX_I2C1_Initv+0x94>)
 8001bb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001bb6:	4b21      	ldr	r3, [pc, #132]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bb8:	4a22      	ldr	r2, [pc, #136]	; (8001c44 <_ZL12MX_I2C1_Initv+0x98>)
 8001bba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bbc:	4b1f      	ldr	r3, [pc, #124]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bc2:	4b1e      	ldr	r3, [pc, #120]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bc8:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bce:	4b1b      	ldr	r3, [pc, #108]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bd4:	4b19      	ldr	r3, [pc, #100]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bda:	4b18      	ldr	r3, [pc, #96]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001be0:	4b16      	ldr	r3, [pc, #88]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001be6:	4815      	ldr	r0, [pc, #84]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001be8:	f002 fd88 	bl	80046fc <HAL_I2C_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	bf14      	ite	ne
 8001bf2:	2301      	movne	r3, #1
 8001bf4:	2300      	moveq	r3, #0
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8001bfc:	f000 f8e8 	bl	8001dd0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c00:	2100      	movs	r1, #0
 8001c02:	480e      	ldr	r0, [pc, #56]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001c04:	f002 fe09 	bl	800481a <HAL_I2CEx_ConfigAnalogFilter>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	bf14      	ite	ne
 8001c0e:	2301      	movne	r3, #1
 8001c10:	2300      	moveq	r3, #0
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8001c18:	f000 f8da 	bl	8001dd0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4807      	ldr	r0, [pc, #28]	; (8001c3c <_ZL12MX_I2C1_Initv+0x90>)
 8001c20:	f002 fe46 	bl	80048b0 <HAL_I2CEx_ConfigDigitalFilter>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	bf14      	ite	ne
 8001c2a:	2301      	movne	r3, #1
 8001c2c:	2300      	moveq	r3, #0
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8001c34:	f000 f8cc 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000288 	.word	0x20000288
 8001c40:	40005400 	.word	0x40005400
 8001c44:	2000090e 	.word	0x2000090e

08001c48 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c4c:	4b16      	ldr	r3, [pc, #88]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c4e:	4a17      	ldr	r2, [pc, #92]	; (8001cac <_ZL19MX_USART2_UART_Initv+0x64>)
 8001c50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c52:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5a:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c6e:	220c      	movs	r2, #12
 8001c70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c72:	4b0d      	ldr	r3, [pc, #52]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c78:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c84:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c8a:	4807      	ldr	r0, [pc, #28]	; (8001ca8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001c8c:	f004 fb04 	bl	8006298 <HAL_UART_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	bf14      	ite	ne
 8001c96:	2301      	movne	r3, #1
 8001c98:	2300      	moveq	r3, #0
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8001ca0:	f000 f896 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200002dc 	.word	0x200002dc
 8001cac:	40004400 	.word	0x40004400

08001cb0 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <_ZL11MX_DMA_Initv+0x38>)
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	4a0b      	ldr	r2, [pc, #44]	; (8001ce8 <_ZL11MX_DMA_Initv+0x38>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6153      	str	r3, [r2, #20]
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <_ZL11MX_DMA_Initv+0x38>)
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	200b      	movs	r0, #11
 8001cd4:	f002 f91d 	bl	8003f12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cd8:	200b      	movs	r0, #11
 8001cda:	f002 f936 	bl	8003f4a <HAL_NVIC_EnableIRQ>

}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40021000 	.word	0x40021000

08001cec <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf2:	f107 030c 	add.w	r3, r7, #12
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
 8001d00:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d02:	4b31      	ldr	r3, [pc, #196]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	4a30      	ldr	r2, [pc, #192]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d08:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001d0c:	6153      	str	r3, [r2, #20]
 8001d0e:	4b2e      	ldr	r3, [pc, #184]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1a:	4b2b      	ldr	r3, [pc, #172]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	4a2a      	ldr	r2, [pc, #168]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d24:	6153      	str	r3, [r2, #20]
 8001d26:	4b28      	ldr	r3, [pc, #160]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d32:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	4a24      	ldr	r2, [pc, #144]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d3c:	6153      	str	r3, [r2, #20]
 8001d3e:	4b22      	ldr	r3, [pc, #136]	; (8001dc8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d46:	603b      	str	r3, [r7, #0]
 8001d48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_INDICATOR_GPIO_Port, LED_INDICATOR_Pin, GPIO_PIN_RESET);
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	2120      	movs	r1, #32
 8001d4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d52:	f002 fca3 	bl	800469c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUT_LEFT_Pin BUT_RIGHT_Pin BUT_BACK_Pin BUT_SELECT_Pin */
  GPIO_InitStruct.Pin = BUT_LEFT_Pin|BUT_RIGHT_Pin|BUT_BACK_Pin|BUT_SELECT_Pin;
 8001d56:	230f      	movs	r3, #15
 8001d58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d5a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d60:	2301      	movs	r3, #1
 8001d62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d64:	f107 030c 	add.w	r3, r7, #12
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4818      	ldr	r0, [pc, #96]	; (8001dcc <_ZL12MX_GPIO_Initv+0xe0>)
 8001d6c:	f002 faf4 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_INDICATOR_Pin */
  GPIO_InitStruct.Pin = LED_INDICATOR_Pin;
 8001d70:	2320      	movs	r3, #32
 8001d72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d74:	2301      	movs	r3, #1
 8001d76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_INDICATOR_GPIO_Port, &GPIO_InitStruct);
 8001d80:	f107 030c 	add.w	r3, r7, #12
 8001d84:	4619      	mov	r1, r3
 8001d86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d8a:	f002 fae5 	bl	8004358 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2100      	movs	r1, #0
 8001d92:	2006      	movs	r0, #6
 8001d94:	f002 f8bd 	bl	8003f12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d98:	2006      	movs	r0, #6
 8001d9a:	f002 f8d6 	bl	8003f4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2100      	movs	r1, #0
 8001da2:	2007      	movs	r0, #7
 8001da4:	f002 f8b5 	bl	8003f12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001da8:	2007      	movs	r0, #7
 8001daa:	f002 f8ce 	bl	8003f4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2100      	movs	r1, #0
 8001db2:	2009      	movs	r0, #9
 8001db4:	f002 f8ad 	bl	8003f12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001db8:	2009      	movs	r0, #9
 8001dba:	f002 f8c6 	bl	8003f4a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dbe:	bf00      	nop
 8001dc0:	3720      	adds	r7, #32
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	48000800 	.word	0x48000800

08001dd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd4:	b672      	cpsid	i
}
 8001dd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001dd8:	e7fe      	b.n	8001dd8 <Error_Handler+0x8>
	...

08001ddc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>:
                static T& getInstance()
 8001ddc:	b598      	push	{r3, r4, r7, lr}
 8001dde:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x28>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d109      	bne.n	8001dfc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x20>
                        mInstance = new T();
 8001de8:	2008      	movs	r0, #8
 8001dea:	f005 f84b 	bl	8006e84 <_Znwj>
 8001dee:	4603      	mov	r3, r0
 8001df0:	461c      	mov	r4, r3
 8001df2:	4620      	mov	r0, r4
 8001df4:	f004 ff12 	bl	8006c1c <_ZN4blib6ButtonC1Ev>
 8001df8:	4b02      	ldr	r3, [pc, #8]	; (8001e04 <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x28>)
 8001dfa:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 8001dfc:	4b01      	ldr	r3, [pc, #4]	; (8001e04 <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x28>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
                }
 8001e00:	4618      	mov	r0, r3
 8001e02:	bd98      	pop	{r3, r4, r7, pc}
 8001e04:	2000036c 	.word	0x2000036c

08001e08 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>:
                static T& getInstance()
 8001e08:	b598      	push	{r3, r4, r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x28>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d109      	bne.n	8001e28 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x20>
                        mInstance = new T();
 8001e14:	2048      	movs	r0, #72	; 0x48
 8001e16:	f005 f835 	bl	8006e84 <_Znwj>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	461c      	mov	r4, r3
 8001e1e:	4620      	mov	r0, r4
 8001e20:	f7fe feca 	bl	8000bb8 <_ZN4blib6AnalogC1Ev>
 8001e24:	4b02      	ldr	r3, [pc, #8]	; (8001e30 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x28>)
 8001e26:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 8001e28:	4b01      	ldr	r3, [pc, #4]	; (8001e30 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x28>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
                }
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	bd98      	pop	{r3, r4, r7, pc}
 8001e30:	20000370 	.word	0x20000370

08001e34 <_ZN4blib2dp9SingletonINS_7MonitorEE11getInstanceEv>:
                static T& getInstance()
 8001e34:	b598      	push	{r3, r4, r7, lr}
 8001e36:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 8001e38:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <_ZN4blib2dp9SingletonINS_7MonitorEE11getInstanceEv+0x28>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d109      	bne.n	8001e54 <_ZN4blib2dp9SingletonINS_7MonitorEE11getInstanceEv+0x20>
                        mInstance = new T();
 8001e40:	2014      	movs	r0, #20
 8001e42:	f005 f81f 	bl	8006e84 <_Znwj>
 8001e46:	4603      	mov	r3, r0
 8001e48:	461c      	mov	r4, r3
 8001e4a:	4620      	mov	r0, r4
 8001e4c:	f7ff f8f6 	bl	800103c <_ZN4blib7MonitorC1Ev>
 8001e50:	4b02      	ldr	r3, [pc, #8]	; (8001e5c <_ZN4blib2dp9SingletonINS_7MonitorEE11getInstanceEv+0x28>)
 8001e52:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 8001e54:	4b01      	ldr	r3, [pc, #4]	; (8001e5c <_ZN4blib2dp9SingletonINS_7MonitorEE11getInstanceEv+0x28>)
 8001e56:	681b      	ldr	r3, [r3, #0]
                }
 8001e58:	4618      	mov	r0, r3
 8001e5a:	bd98      	pop	{r3, r4, r7, pc}
 8001e5c:	20000368 	.word	0x20000368

08001e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <HAL_MspInit+0x44>)
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ea4 <HAL_MspInit+0x44>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6193      	str	r3, [r2, #24]
 8001e72:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <HAL_MspInit+0x44>)
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	607b      	str	r3, [r7, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e7e:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <HAL_MspInit+0x44>)
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_MspInit+0x44>)
 8001e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e88:	61d3      	str	r3, [r2, #28]
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_MspInit+0x44>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e92:	603b      	str	r3, [r7, #0]
 8001e94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	40021000 	.word	0x40021000

08001ea8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	; 0x28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ec8:	d154      	bne.n	8001f74 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001eca:	4b2c      	ldr	r3, [pc, #176]	; (8001f7c <HAL_ADC_MspInit+0xd4>)
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	4a2b      	ldr	r2, [pc, #172]	; (8001f7c <HAL_ADC_MspInit+0xd4>)
 8001ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	6153      	str	r3, [r2, #20]
 8001ed6:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <HAL_ADC_MspInit+0xd4>)
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee2:	4b26      	ldr	r3, [pc, #152]	; (8001f7c <HAL_ADC_MspInit+0xd4>)
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	4a25      	ldr	r2, [pc, #148]	; (8001f7c <HAL_ADC_MspInit+0xd4>)
 8001ee8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eec:	6153      	str	r3, [r2, #20]
 8001eee:	4b23      	ldr	r3, [pc, #140]	; (8001f7c <HAL_ADC_MspInit+0xd4>)
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001efa:	2303      	movs	r3, #3
 8001efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001efe:	2303      	movs	r3, #3
 8001f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f10:	f002 fa22 	bl	8004358 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001f14:	4b1a      	ldr	r3, [pc, #104]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f16:	4a1b      	ldr	r2, [pc, #108]	; (8001f84 <HAL_ADC_MspInit+0xdc>)
 8001f18:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f1a:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f20:	4b17      	ldr	r3, [pc, #92]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f26:	4b16      	ldr	r3, [pc, #88]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f28:	2280      	movs	r2, #128	; 0x80
 8001f2a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f2c:	4b14      	ldr	r3, [pc, #80]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f32:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f3a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f3c:	4b10      	ldr	r3, [pc, #64]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f3e:	2220      	movs	r2, #32
 8001f40:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f42:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f48:	480d      	ldr	r0, [pc, #52]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f4a:	f002 f818 	bl	8003f7e <HAL_DMA_Init>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001f54:	f7ff ff3c 	bl	8001dd0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a09      	ldr	r2, [pc, #36]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f5c:	639a      	str	r2, [r3, #56]	; 0x38
 8001f5e:	4a08      	ldr	r2, [pc, #32]	; (8001f80 <HAL_ADC_MspInit+0xd8>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2100      	movs	r1, #0
 8001f68:	2012      	movs	r0, #18
 8001f6a:	f001 ffd2 	bl	8003f12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001f6e:	2012      	movs	r0, #18
 8001f70:	f001 ffeb 	bl	8003f4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f74:	bf00      	nop
 8001f76:	3728      	adds	r7, #40	; 0x28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	20000244 	.word	0x20000244
 8001f84:	40020008 	.word	0x40020008

08001f88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	; 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a26      	ldr	r2, [pc, #152]	; (8002040 <HAL_I2C_MspInit+0xb8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d145      	bne.n	8002036 <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001faa:	4b26      	ldr	r3, [pc, #152]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	4a25      	ldr	r2, [pc, #148]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8001fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb4:	6153      	str	r3, [r2, #20]
 8001fb6:	4b23      	ldr	r3, [pc, #140]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc2:	4b20      	ldr	r3, [pc, #128]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	4a1f      	ldr	r2, [pc, #124]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8001fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fcc:	6153      	str	r3, [r2, #20]
 8001fce:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001fda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fe0:	2312      	movs	r3, #18
 8001fe2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fec:	2304      	movs	r3, #4
 8001fee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ffa:	f002 f9ad 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002002:	2312      	movs	r3, #18
 8002004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800200a:	2303      	movs	r3, #3
 800200c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800200e:	2304      	movs	r3, #4
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	480b      	ldr	r0, [pc, #44]	; (8002048 <HAL_I2C_MspInit+0xc0>)
 800201a:	f002 f99d 	bl	8004358 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800201e:	4b09      	ldr	r3, [pc, #36]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	4a08      	ldr	r2, [pc, #32]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 8002024:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002028:	61d3      	str	r3, [r2, #28]
 800202a:	4b06      	ldr	r3, [pc, #24]	; (8002044 <HAL_I2C_MspInit+0xbc>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002036:	bf00      	nop
 8002038:	3728      	adds	r7, #40	; 0x28
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40005400 	.word	0x40005400
 8002044:	40021000 	.word	0x40021000
 8002048:	48000400 	.word	0x48000400

0800204c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	; 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a17      	ldr	r2, [pc, #92]	; (80020c8 <HAL_UART_MspInit+0x7c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d128      	bne.n	80020c0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800206e:	4b17      	ldr	r3, [pc, #92]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	4a16      	ldr	r2, [pc, #88]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002078:	61d3      	str	r3, [r2, #28]
 800207a:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_UART_MspInit+0x80>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002086:	4b11      	ldr	r3, [pc, #68]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	4a10      	ldr	r2, [pc, #64]	; (80020cc <HAL_UART_MspInit+0x80>)
 800208c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002090:	6153      	str	r3, [r2, #20]
 8002092:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800209e:	230c      	movs	r3, #12
 80020a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020aa:	2303      	movs	r3, #3
 80020ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ae:	2307      	movs	r3, #7
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020bc:	f002 f94c 	bl	8004358 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020c0:	bf00      	nop
 80020c2:	3728      	adds	r7, #40	; 0x28
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40004400 	.word	0x40004400
 80020cc:	40021000 	.word	0x40021000

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <NMI_Handler+0x4>

080020d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <HardFault_Handler+0x4>

080020dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <MemManage_Handler+0x4>

080020e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <BusFault_Handler+0x4>

080020e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <UsageFault_Handler+0x4>

080020ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800211c:	f000 f974 	bl	8002408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}

08002124 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT_LEFT_Pin);
 8002128:	2001      	movs	r0, #1
 800212a:	f002 facf 	bl	80046cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}

08002132 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT_RIGHT_Pin);
 8002136:	2002      	movs	r0, #2
 8002138:	f002 fac8 	bl	80046cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}

08002140 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT_SELECT_Pin);
 8002144:	2008      	movs	r0, #8
 8002146:	f002 fac1 	bl	80046cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002154:	4802      	ldr	r0, [pc, #8]	; (8002160 <DMA1_Channel1_IRQHandler+0x10>)
 8002156:	f001 fff1 	bl	800413c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000244 	.word	0x20000244

08002164 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002168:	4802      	ldr	r0, [pc, #8]	; (8002174 <ADC1_2_IRQHandler+0x10>)
 800216a:	f000 fd27 	bl	8002bbc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	200001f4 	.word	0x200001f4

08002178 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return 1;
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <_kill>:

int _kill(int pid, int sig)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002192:	f005 fd9d 	bl	8007cd0 <__errno>
 8002196:	4603      	mov	r3, r0
 8002198:	2216      	movs	r2, #22
 800219a:	601a      	str	r2, [r3, #0]
  return -1;
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <_exit>:

void _exit (int status)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ffe7 	bl	8002188 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021ba:	e7fe      	b.n	80021ba <_exit+0x12>

080021bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	e00a      	b.n	80021e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021ce:	f3af 8000 	nop.w
 80021d2:	4601      	mov	r1, r0
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	60ba      	str	r2, [r7, #8]
 80021da:	b2ca      	uxtb	r2, r1
 80021dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	3301      	adds	r3, #1
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	dbf0      	blt.n	80021ce <_read+0x12>
  }

  return len;
 80021ec:	687b      	ldr	r3, [r7, #4]
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3718      	adds	r7, #24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b086      	sub	sp, #24
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	60f8      	str	r0, [r7, #12]
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	e009      	b.n	800221c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	60ba      	str	r2, [r7, #8]
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	3301      	adds	r3, #1
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	429a      	cmp	r2, r3
 8002222:	dbf1      	blt.n	8002208 <_write+0x12>
  }
  return len;
 8002224:	687b      	ldr	r3, [r7, #4]
}
 8002226:	4618      	mov	r0, r3
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <_close>:

int _close(int file)
{
 800222e:	b480      	push	{r7}
 8002230:	b083      	sub	sp, #12
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002236:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002256:	605a      	str	r2, [r3, #4]
  return 0;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <_isatty>:

int _isatty(int file)
{
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800226e:	2301      	movs	r3, #1
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a0:	4a14      	ldr	r2, [pc, #80]	; (80022f4 <_sbrk+0x5c>)
 80022a2:	4b15      	ldr	r3, [pc, #84]	; (80022f8 <_sbrk+0x60>)
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022ac:	4b13      	ldr	r3, [pc, #76]	; (80022fc <_sbrk+0x64>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b4:	4b11      	ldr	r3, [pc, #68]	; (80022fc <_sbrk+0x64>)
 80022b6:	4a12      	ldr	r2, [pc, #72]	; (8002300 <_sbrk+0x68>)
 80022b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ba:	4b10      	ldr	r3, [pc, #64]	; (80022fc <_sbrk+0x64>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4413      	add	r3, r2
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d207      	bcs.n	80022d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022c8:	f005 fd02 	bl	8007cd0 <__errno>
 80022cc:	4603      	mov	r3, r0
 80022ce:	220c      	movs	r2, #12
 80022d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022d2:	f04f 33ff 	mov.w	r3, #4294967295
 80022d6:	e009      	b.n	80022ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022d8:	4b08      	ldr	r3, [pc, #32]	; (80022fc <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022de:	4b07      	ldr	r3, [pc, #28]	; (80022fc <_sbrk+0x64>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	4a05      	ldr	r2, [pc, #20]	; (80022fc <_sbrk+0x64>)
 80022e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ea:	68fb      	ldr	r3, [r7, #12]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20010000 	.word	0x20010000
 80022f8:	00000400 	.word	0x00000400
 80022fc:	20000374 	.word	0x20000374
 8002300:	200008d0 	.word	0x200008d0

08002304 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <SystemInit+0x20>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800230e:	4a05      	ldr	r2, [pc, #20]	; (8002324 <SystemInit+0x20>)
 8002310:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002314:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002360 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800232c:	f7ff ffea 	bl	8002304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002330:	480c      	ldr	r0, [pc, #48]	; (8002364 <LoopForever+0x6>)
  ldr r1, =_edata
 8002332:	490d      	ldr	r1, [pc, #52]	; (8002368 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002334:	4a0d      	ldr	r2, [pc, #52]	; (800236c <LoopForever+0xe>)
  movs r3, #0
 8002336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002338:	e002      	b.n	8002340 <LoopCopyDataInit>

0800233a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800233a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800233c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800233e:	3304      	adds	r3, #4

08002340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002344:	d3f9      	bcc.n	800233a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002346:	4a0a      	ldr	r2, [pc, #40]	; (8002370 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002348:	4c0a      	ldr	r4, [pc, #40]	; (8002374 <LoopForever+0x16>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800234c:	e001      	b.n	8002352 <LoopFillZerobss>

0800234e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800234e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002350:	3204      	adds	r2, #4

08002352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002354:	d3fb      	bcc.n	800234e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002356:	f005 fcc1 	bl	8007cdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800235a:	f7ff fae9 	bl	8001930 <main>

0800235e <LoopForever>:

LoopForever:
    b LoopForever
 800235e:	e7fe      	b.n	800235e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002360:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002368:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800236c:	0800a44c 	.word	0x0800a44c
  ldr r2, =_sbss
 8002370:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002374:	200008cc 	.word	0x200008cc

08002378 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002378:	e7fe      	b.n	8002378 <ADC3_IRQHandler>
	...

0800237c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002380:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <HAL_Init+0x28>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a07      	ldr	r2, [pc, #28]	; (80023a4 <HAL_Init+0x28>)
 8002386:	f043 0310 	orr.w	r3, r3, #16
 800238a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800238c:	2003      	movs	r0, #3
 800238e:	f001 fdb5 	bl	8003efc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002392:	200f      	movs	r0, #15
 8002394:	f000 f808 	bl	80023a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002398:	f7ff fd62 	bl	8001e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40022000 	.word	0x40022000

080023a8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023b0:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_InitTick+0x54>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4b12      	ldr	r3, [pc, #72]	; (8002400 <HAL_InitTick+0x58>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	4619      	mov	r1, r3
 80023ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023be:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c6:	4618      	mov	r0, r3
 80023c8:	f001 fdcd 	bl	8003f66 <HAL_SYSTICK_Config>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e00e      	b.n	80023f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b0f      	cmp	r3, #15
 80023da:	d80a      	bhi.n	80023f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023dc:	2200      	movs	r2, #0
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	f04f 30ff 	mov.w	r0, #4294967295
 80023e4:	f001 fd95 	bl	8003f12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023e8:	4a06      	ldr	r2, [pc, #24]	; (8002404 <HAL_InitTick+0x5c>)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	e000      	b.n	80023f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000000 	.word	0x20000000
 8002400:	20000008 	.word	0x20000008
 8002404:	20000004 	.word	0x20000004

08002408 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800240c:	4b06      	ldr	r3, [pc, #24]	; (8002428 <HAL_IncTick+0x20>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	461a      	mov	r2, r3
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_IncTick+0x24>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4413      	add	r3, r2
 8002418:	4a04      	ldr	r2, [pc, #16]	; (800242c <HAL_IncTick+0x24>)
 800241a:	6013      	str	r3, [r2, #0]
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000008 	.word	0x20000008
 800242c:	20000378 	.word	0x20000378

08002430 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return uwTick;  
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <HAL_GetTick+0x14>)
 8002436:	681b      	ldr	r3, [r3, #0]
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20000378 	.word	0x20000378

08002448 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002450:	f7ff ffee 	bl	8002430 <HAL_GetTick>
 8002454:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002460:	d005      	beq.n	800246e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002462:	4b0a      	ldr	r3, [pc, #40]	; (800248c <HAL_Delay+0x44>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	461a      	mov	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4413      	add	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800246e:	bf00      	nop
 8002470:	f7ff ffde 	bl	8002430 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	429a      	cmp	r2, r3
 800247e:	d8f7      	bhi.n	8002470 <HAL_Delay+0x28>
  {
  }
}
 8002480:	bf00      	nop
 8002482:	bf00      	nop
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20000008 	.word	0x20000008

08002490 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b09a      	sub	sp, #104	; 0x68
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80024da:	2300      	movs	r3, #0
 80024dc:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80024de:	2300      	movs	r3, #0
 80024e0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e1e3      	b.n	80028b4 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d176      	bne.n	80025ec <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d152      	bne.n	80025ac <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7ff fcc1 	bl	8001ea8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d13b      	bne.n	80025ac <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f001 faf5 	bl	8003b24 <ADC_Disable>
 800253a:	4603      	mov	r3, r0
 800253c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	f003 0310 	and.w	r3, r3, #16
 8002548:	2b00      	cmp	r3, #0
 800254a:	d12f      	bne.n	80025ac <HAL_ADC_Init+0xe0>
 800254c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002550:	2b00      	cmp	r3, #0
 8002552:	d12b      	bne.n	80025ac <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002558:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800255c:	f023 0302 	bic.w	r3, r3, #2
 8002560:	f043 0202 	orr.w	r2, r3, #2
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002576:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002586:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002588:	4b92      	ldr	r3, [pc, #584]	; (80027d4 <HAL_ADC_Init+0x308>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a92      	ldr	r2, [pc, #584]	; (80027d8 <HAL_ADC_Init+0x30c>)
 800258e:	fba2 2303 	umull	r2, r3, r2, r3
 8002592:	0c9a      	lsrs	r2, r3, #18
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800259e:	e002      	b.n	80025a6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1f9      	bne.n	80025a0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d007      	beq.n	80025ca <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80025c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025c8:	d110      	bne.n	80025ec <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	f023 0312 	bic.w	r3, r3, #18
 80025d2:	f043 0210 	orr.w	r2, r3, #16
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	f043 0201 	orr.w	r2, r3, #1
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	f003 0310 	and.w	r3, r3, #16
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f040 8150 	bne.w	800289a <HAL_ADC_Init+0x3ce>
 80025fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f040 814b 	bne.w	800289a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800260e:	2b00      	cmp	r3, #0
 8002610:	f040 8143 	bne.w	800289a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002618:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800261c:	f043 0202 	orr.w	r2, r3, #2
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800262c:	d004      	beq.n	8002638 <HAL_ADC_Init+0x16c>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a6a      	ldr	r2, [pc, #424]	; (80027dc <HAL_ADC_Init+0x310>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d101      	bne.n	800263c <HAL_ADC_Init+0x170>
 8002638:	4b69      	ldr	r3, [pc, #420]	; (80027e0 <HAL_ADC_Init+0x314>)
 800263a:	e000      	b.n	800263e <HAL_ADC_Init+0x172>
 800263c:	4b69      	ldr	r3, [pc, #420]	; (80027e4 <HAL_ADC_Init+0x318>)
 800263e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002648:	d102      	bne.n	8002650 <HAL_ADC_Init+0x184>
 800264a:	4b64      	ldr	r3, [pc, #400]	; (80027dc <HAL_ADC_Init+0x310>)
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	e01a      	b.n	8002686 <HAL_ADC_Init+0x1ba>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a61      	ldr	r2, [pc, #388]	; (80027dc <HAL_ADC_Init+0x310>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d103      	bne.n	8002662 <HAL_ADC_Init+0x196>
 800265a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	e011      	b.n	8002686 <HAL_ADC_Init+0x1ba>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a60      	ldr	r2, [pc, #384]	; (80027e8 <HAL_ADC_Init+0x31c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d102      	bne.n	8002672 <HAL_ADC_Init+0x1a6>
 800266c:	4b5f      	ldr	r3, [pc, #380]	; (80027ec <HAL_ADC_Init+0x320>)
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	e009      	b.n	8002686 <HAL_ADC_Init+0x1ba>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a5d      	ldr	r2, [pc, #372]	; (80027ec <HAL_ADC_Init+0x320>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d102      	bne.n	8002682 <HAL_ADC_Init+0x1b6>
 800267c:	4b5a      	ldr	r3, [pc, #360]	; (80027e8 <HAL_ADC_Init+0x31c>)
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	e001      	b.n	8002686 <HAL_ADC_Init+0x1ba>
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f003 0303 	and.w	r3, r3, #3
 8002690:	2b01      	cmp	r3, #1
 8002692:	d108      	bne.n	80026a6 <HAL_ADC_Init+0x1da>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d101      	bne.n	80026a6 <HAL_ADC_Init+0x1da>
 80026a2:	2301      	movs	r3, #1
 80026a4:	e000      	b.n	80026a8 <HAL_ADC_Init+0x1dc>
 80026a6:	2300      	movs	r3, #0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d11c      	bne.n	80026e6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80026ac:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d010      	beq.n	80026d4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d107      	bne.n	80026ce <HAL_ADC_Init+0x202>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d101      	bne.n	80026ce <HAL_ADC_Init+0x202>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <HAL_ADC_Init+0x204>
 80026ce:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d108      	bne.n	80026e6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80026d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	431a      	orrs	r2, r3
 80026e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026e4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	7e5b      	ldrb	r3, [r3, #25]
 80026ea:	035b      	lsls	r3, r3, #13
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026f0:	2a01      	cmp	r2, #1
 80026f2:	d002      	beq.n	80026fa <HAL_ADC_Init+0x22e>
 80026f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026f8:	e000      	b.n	80026fc <HAL_ADC_Init+0x230>
 80026fa:	2200      	movs	r2, #0
 80026fc:	431a      	orrs	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	431a      	orrs	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	4313      	orrs	r3, r2
 800270a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800270c:	4313      	orrs	r3, r2
 800270e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d11b      	bne.n	8002752 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	7e5b      	ldrb	r3, [r3, #25]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d109      	bne.n	8002736 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002726:	3b01      	subs	r3, #1
 8002728:	045a      	lsls	r2, r3, #17
 800272a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800272c:	4313      	orrs	r3, r2
 800272e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002732:	663b      	str	r3, [r7, #96]	; 0x60
 8002734:	e00d      	b.n	8002752 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800273e:	f043 0220 	orr.w	r2, r3, #32
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800274a:	f043 0201 	orr.w	r2, r3, #1
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002756:	2b01      	cmp	r3, #1
 8002758:	d054      	beq.n	8002804 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a22      	ldr	r2, [pc, #136]	; (80027e8 <HAL_ADC_Init+0x31c>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d004      	beq.n	800276e <HAL_ADC_Init+0x2a2>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a20      	ldr	r2, [pc, #128]	; (80027ec <HAL_ADC_Init+0x320>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d140      	bne.n	80027f0 <HAL_ADC_Init+0x324>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002772:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002776:	d02a      	beq.n	80027ce <HAL_ADC_Init+0x302>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002780:	d022      	beq.n	80027c8 <HAL_ADC_Init+0x2fc>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002786:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800278a:	d01a      	beq.n	80027c2 <HAL_ADC_Init+0x2f6>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002790:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002794:	d012      	beq.n	80027bc <HAL_ADC_Init+0x2f0>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800279e:	d00a      	beq.n	80027b6 <HAL_ADC_Init+0x2ea>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a4:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80027a8:	d002      	beq.n	80027b0 <HAL_ADC_Init+0x2e4>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ae:	e023      	b.n	80027f8 <HAL_ADC_Init+0x32c>
 80027b0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80027b4:	e020      	b.n	80027f8 <HAL_ADC_Init+0x32c>
 80027b6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80027ba:	e01d      	b.n	80027f8 <HAL_ADC_Init+0x32c>
 80027bc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80027c0:	e01a      	b.n	80027f8 <HAL_ADC_Init+0x32c>
 80027c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027c6:	e017      	b.n	80027f8 <HAL_ADC_Init+0x32c>
 80027c8:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80027cc:	e014      	b.n	80027f8 <HAL_ADC_Init+0x32c>
 80027ce:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80027d2:	e011      	b.n	80027f8 <HAL_ADC_Init+0x32c>
 80027d4:	20000000 	.word	0x20000000
 80027d8:	431bde83 	.word	0x431bde83
 80027dc:	50000100 	.word	0x50000100
 80027e0:	50000300 	.word	0x50000300
 80027e4:	50000700 	.word	0x50000700
 80027e8:	50000400 	.word	0x50000400
 80027ec:	50000500 	.word	0x50000500
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80027fc:	4313      	orrs	r3, r2
 80027fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002800:	4313      	orrs	r3, r2
 8002802:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 030c 	and.w	r3, r3, #12
 800280e:	2b00      	cmp	r3, #0
 8002810:	d114      	bne.n	800283c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6812      	ldr	r2, [r2, #0]
 800281c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002820:	f023 0302 	bic.w	r3, r3, #2
 8002824:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	7e1b      	ldrb	r3, [r3, #24]
 800282a:	039a      	lsls	r2, r3, #14
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	4313      	orrs	r3, r2
 8002836:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002838:	4313      	orrs	r3, r2
 800283a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68da      	ldr	r2, [r3, #12]
 8002842:	4b1e      	ldr	r3, [pc, #120]	; (80028bc <HAL_ADC_Init+0x3f0>)
 8002844:	4013      	ands	r3, r2
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	6812      	ldr	r2, [r2, #0]
 800284a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800284c:	430b      	orrs	r3, r1
 800284e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	691b      	ldr	r3, [r3, #16]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d10c      	bne.n	8002872 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	f023 010f 	bic.w	r1, r3, #15
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	1e5a      	subs	r2, r3, #1
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	430a      	orrs	r2, r1
 800286e:	631a      	str	r2, [r3, #48]	; 0x30
 8002870:	e007      	b.n	8002882 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 020f 	bic.w	r2, r2, #15
 8002880:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	f023 0303 	bic.w	r3, r3, #3
 8002890:	f043 0201 	orr.w	r2, r3, #1
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	641a      	str	r2, [r3, #64]	; 0x40
 8002898:	e00a      	b.n	80028b0 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	f023 0312 	bic.w	r3, r3, #18
 80028a2:	f043 0210 	orr.w	r2, r3, #16
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80028aa:	2301      	movs	r3, #1
 80028ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80028b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3768      	adds	r7, #104	; 0x68
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	fff0c007 	.word	0xfff0c007

080028c0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028cc:	2300      	movs	r3, #0
 80028ce:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 0304 	and.w	r3, r3, #4
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f040 80f7 	bne.w	8002ace <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d101      	bne.n	80028ee <HAL_ADC_Start_DMA+0x2e>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e0f2      	b.n	8002ad4 <HAL_ADC_Start_DMA+0x214>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028fe:	d004      	beq.n	800290a <HAL_ADC_Start_DMA+0x4a>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a75      	ldr	r2, [pc, #468]	; (8002adc <HAL_ADC_Start_DMA+0x21c>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d109      	bne.n	800291e <HAL_ADC_Start_DMA+0x5e>
 800290a:	4b75      	ldr	r3, [pc, #468]	; (8002ae0 <HAL_ADC_Start_DMA+0x220>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 031f 	and.w	r3, r3, #31
 8002912:	2b00      	cmp	r3, #0
 8002914:	bf0c      	ite	eq
 8002916:	2301      	moveq	r3, #1
 8002918:	2300      	movne	r3, #0
 800291a:	b2db      	uxtb	r3, r3
 800291c:	e008      	b.n	8002930 <HAL_ADC_Start_DMA+0x70>
 800291e:	4b71      	ldr	r3, [pc, #452]	; (8002ae4 <HAL_ADC_Start_DMA+0x224>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 031f 	and.w	r3, r3, #31
 8002926:	2b00      	cmp	r3, #0
 8002928:	bf0c      	ite	eq
 800292a:	2301      	moveq	r3, #1
 800292c:	2300      	movne	r3, #0
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80c5 	beq.w	8002ac0 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f001 f890 	bl	8003a5c <ADC_Enable>
 800293c:	4603      	mov	r3, r0
 800293e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002940:	7dfb      	ldrb	r3, [r7, #23]
 8002942:	2b00      	cmp	r3, #0
 8002944:	f040 80b7 	bne.w	8002ab6 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002950:	f023 0301 	bic.w	r3, r3, #1
 8002954:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002964:	d004      	beq.n	8002970 <HAL_ADC_Start_DMA+0xb0>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a5c      	ldr	r2, [pc, #368]	; (8002adc <HAL_ADC_Start_DMA+0x21c>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d106      	bne.n	800297e <HAL_ADC_Start_DMA+0xbe>
 8002970:	4b5b      	ldr	r3, [pc, #364]	; (8002ae0 <HAL_ADC_Start_DMA+0x220>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	2b00      	cmp	r3, #0
 800297a:	d010      	beq.n	800299e <HAL_ADC_Start_DMA+0xde>
 800297c:	e005      	b.n	800298a <HAL_ADC_Start_DMA+0xca>
 800297e:	4b59      	ldr	r3, [pc, #356]	; (8002ae4 <HAL_ADC_Start_DMA+0x224>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	2b00      	cmp	r3, #0
 8002988:	d009      	beq.n	800299e <HAL_ADC_Start_DMA+0xde>
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002992:	d004      	beq.n	800299e <HAL_ADC_Start_DMA+0xde>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a53      	ldr	r2, [pc, #332]	; (8002ae8 <HAL_ADC_Start_DMA+0x228>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d115      	bne.n	80029ca <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d036      	beq.n	8002a26 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029c0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80029c8:	e02d      	b.n	8002a26 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029de:	d004      	beq.n	80029ea <HAL_ADC_Start_DMA+0x12a>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a3d      	ldr	r2, [pc, #244]	; (8002adc <HAL_ADC_Start_DMA+0x21c>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d10a      	bne.n	8002a00 <HAL_ADC_Start_DMA+0x140>
 80029ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	bf14      	ite	ne
 80029f8:	2301      	movne	r3, #1
 80029fa:	2300      	moveq	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	e008      	b.n	8002a12 <HAL_ADC_Start_DMA+0x152>
 8002a00:	4b39      	ldr	r3, [pc, #228]	; (8002ae8 <HAL_ADC_Start_DMA+0x228>)
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	bf14      	ite	ne
 8002a0c:	2301      	movne	r3, #1
 8002a0e:	2300      	moveq	r3, #0
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d007      	beq.n	8002a26 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a1e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a32:	d106      	bne.n	8002a42 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a38:	f023 0206 	bic.w	r2, r3, #6
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	645a      	str	r2, [r3, #68]	; 0x44
 8002a40:	e002      	b.n	8002a48 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a54:	4a25      	ldr	r2, [pc, #148]	; (8002aec <HAL_ADC_Start_DMA+0x22c>)
 8002a56:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5c:	4a24      	ldr	r2, [pc, #144]	; (8002af0 <HAL_ADC_Start_DMA+0x230>)
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a64:	4a23      	ldr	r2, [pc, #140]	; (8002af4 <HAL_ADC_Start_DMA+0x234>)
 8002a66:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	221c      	movs	r2, #28
 8002a6e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f042 0210 	orr.w	r2, r2, #16
 8002a7e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68da      	ldr	r2, [r3, #12]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0201 	orr.w	r2, r2, #1
 8002a8e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	3340      	adds	r3, #64	; 0x40
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	68ba      	ldr	r2, [r7, #8]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f001 fab4 	bl	800400c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0204 	orr.w	r2, r2, #4
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	e00d      	b.n	8002ad2 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002abe:	e008      	b.n	8002ad2 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002acc:	e001      	b.n	8002ad2 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3718      	adds	r7, #24
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	50000100 	.word	0x50000100
 8002ae0:	50000300 	.word	0x50000300
 8002ae4:	50000700 	.word	0x50000700
 8002ae8:	50000400 	.word	0x50000400
 8002aec:	08003991 	.word	0x08003991
 8002af0:	08003a0b 	.word	0x08003a0b
 8002af4:	08003a27 	.word	0x08003a27

08002af8 <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d101      	bne.n	8002b12 <HAL_ADC_Stop_DMA+0x1a>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e050      	b.n	8002bb4 <HAL_ADC_Stop_DMA+0xbc>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002b1a:	216c      	movs	r1, #108	; 0x6c
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f001 f867 	bl	8003bf0 <ADC_ConversionStop>
 8002b22:	4603      	mov	r3, r0
 8002b24:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d13e      	bne.n	8002baa <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0201 	bic.w	r2, r2, #1
 8002b3a:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b40:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d10f      	bne.n	8002b68 <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f001 fabc 	bl	80040ca <HAL_DMA_Abort>
 8002b52:	4603      	mov	r3, r0
 8002b54:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b60:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0210 	bic.w	r2, r2, #16
 8002b76:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8002b78:	7bfb      	ldrb	r3, [r7, #15]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d105      	bne.n	8002b8a <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 ffd0 	bl	8003b24 <ADC_Disable>
 8002b84:	4603      	mov	r3, r0
 8002b86:	73fb      	strb	r3, [r7, #15]
 8002b88:	e002      	b.n	8002b90 <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 ffca 	bl	8003b24 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d109      	bne.n	8002baa <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b9e:	f023 0301 	bic.w	r3, r3, #1
 8002ba2:	f043 0201 	orr.w	r2, r3, #1
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b088      	sub	sp, #32
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d004      	beq.n	8002bf4 <HAL_ADC_IRQHandler+0x38>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10b      	bne.n	8002c0c <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80bc 	beq.w	8002d78 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 80b6 	beq.w	8002d78 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	f003 0310 	and.w	r3, r3, #16
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d105      	bne.n	8002c24 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c2c:	d004      	beq.n	8002c38 <HAL_ADC_IRQHandler+0x7c>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a90      	ldr	r2, [pc, #576]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d106      	bne.n	8002c46 <HAL_ADC_IRQHandler+0x8a>
 8002c38:	4b8f      	ldr	r3, [pc, #572]	; (8002e78 <HAL_ADC_IRQHandler+0x2bc>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d03e      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0x106>
 8002c44:	e005      	b.n	8002c52 <HAL_ADC_IRQHandler+0x96>
 8002c46:	4b8d      	ldr	r3, [pc, #564]	; (8002e7c <HAL_ADC_IRQHandler+0x2c0>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 031f 	and.w	r3, r3, #31
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d037      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0x106>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c5a:	d004      	beq.n	8002c66 <HAL_ADC_IRQHandler+0xaa>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a84      	ldr	r2, [pc, #528]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d106      	bne.n	8002c74 <HAL_ADC_IRQHandler+0xb8>
 8002c66:	4b84      	ldr	r3, [pc, #528]	; (8002e78 <HAL_ADC_IRQHandler+0x2bc>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	2b05      	cmp	r3, #5
 8002c70:	d027      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0x106>
 8002c72:	e005      	b.n	8002c80 <HAL_ADC_IRQHandler+0xc4>
 8002c74:	4b81      	ldr	r3, [pc, #516]	; (8002e7c <HAL_ADC_IRQHandler+0x2c0>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 031f 	and.w	r3, r3, #31
 8002c7c:	2b05      	cmp	r3, #5
 8002c7e:	d020      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0x106>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c88:	d004      	beq.n	8002c94 <HAL_ADC_IRQHandler+0xd8>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a79      	ldr	r2, [pc, #484]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d106      	bne.n	8002ca2 <HAL_ADC_IRQHandler+0xe6>
 8002c94:	4b78      	ldr	r3, [pc, #480]	; (8002e78 <HAL_ADC_IRQHandler+0x2bc>)
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f003 031f 	and.w	r3, r3, #31
 8002c9c:	2b09      	cmp	r3, #9
 8002c9e:	d010      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0x106>
 8002ca0:	e005      	b.n	8002cae <HAL_ADC_IRQHandler+0xf2>
 8002ca2:	4b76      	ldr	r3, [pc, #472]	; (8002e7c <HAL_ADC_IRQHandler+0x2c0>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 031f 	and.w	r3, r3, #31
 8002caa:	2b09      	cmp	r3, #9
 8002cac:	d009      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0x106>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cb6:	d004      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0x106>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a70      	ldr	r2, [pc, #448]	; (8002e80 <HAL_ADC_IRQHandler+0x2c4>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d104      	bne.n	8002ccc <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	61bb      	str	r3, [r7, #24]
 8002cca:	e00f      	b.n	8002cec <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cd4:	d004      	beq.n	8002ce0 <HAL_ADC_IRQHandler+0x124>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a66      	ldr	r2, [pc, #408]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d102      	bne.n	8002ce6 <HAL_ADC_IRQHandler+0x12a>
 8002ce0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ce4:	e000      	b.n	8002ce8 <HAL_ADC_IRQHandler+0x12c>
 8002ce6:	4b66      	ldr	r3, [pc, #408]	; (8002e80 <HAL_ADC_IRQHandler+0x2c4>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d137      	bne.n	8002d6a <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d132      	bne.n	8002d6a <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d02d      	beq.n	8002d6a <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d11a      	bne.n	8002d52 <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 020c 	bic.w	r2, r2, #12
 8002d2a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d112      	bne.n	8002d6a <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d48:	f043 0201 	orr.w	r2, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	641a      	str	r2, [r3, #64]	; 0x40
 8002d50:	e00b      	b.n	8002d6a <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	f043 0210 	orr.w	r2, r3, #16
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7fe fdd2 	bl	8001914 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	220c      	movs	r2, #12
 8002d76:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	f003 0320 	and.w	r3, r3, #32
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d004      	beq.n	8002d8c <HAL_ADC_IRQHandler+0x1d0>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f003 0320 	and.w	r3, r3, #32
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d10b      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 8138 	beq.w	8003008 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 8132 	beq.w	8003008 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002db8:	d004      	beq.n	8002dc4 <HAL_ADC_IRQHandler+0x208>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a2d      	ldr	r2, [pc, #180]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d106      	bne.n	8002dd2 <HAL_ADC_IRQHandler+0x216>
 8002dc4:	4b2c      	ldr	r3, [pc, #176]	; (8002e78 <HAL_ADC_IRQHandler+0x2bc>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f003 031f 	and.w	r3, r3, #31
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d03e      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x292>
 8002dd0:	e005      	b.n	8002dde <HAL_ADC_IRQHandler+0x222>
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	; (8002e7c <HAL_ADC_IRQHandler+0x2c0>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 031f 	and.w	r3, r3, #31
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d037      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x292>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002de6:	d004      	beq.n	8002df2 <HAL_ADC_IRQHandler+0x236>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a21      	ldr	r2, [pc, #132]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d106      	bne.n	8002e00 <HAL_ADC_IRQHandler+0x244>
 8002df2:	4b21      	ldr	r3, [pc, #132]	; (8002e78 <HAL_ADC_IRQHandler+0x2bc>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 031f 	and.w	r3, r3, #31
 8002dfa:	2b05      	cmp	r3, #5
 8002dfc:	d027      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x292>
 8002dfe:	e005      	b.n	8002e0c <HAL_ADC_IRQHandler+0x250>
 8002e00:	4b1e      	ldr	r3, [pc, #120]	; (8002e7c <HAL_ADC_IRQHandler+0x2c0>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f003 031f 	and.w	r3, r3, #31
 8002e08:	2b05      	cmp	r3, #5
 8002e0a:	d020      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x292>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e14:	d004      	beq.n	8002e20 <HAL_ADC_IRQHandler+0x264>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a16      	ldr	r2, [pc, #88]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d106      	bne.n	8002e2e <HAL_ADC_IRQHandler+0x272>
 8002e20:	4b15      	ldr	r3, [pc, #84]	; (8002e78 <HAL_ADC_IRQHandler+0x2bc>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 031f 	and.w	r3, r3, #31
 8002e28:	2b09      	cmp	r3, #9
 8002e2a:	d010      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x292>
 8002e2c:	e005      	b.n	8002e3a <HAL_ADC_IRQHandler+0x27e>
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <HAL_ADC_IRQHandler+0x2c0>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 031f 	and.w	r3, r3, #31
 8002e36:	2b09      	cmp	r3, #9
 8002e38:	d009      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x292>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e42:	d004      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x292>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0d      	ldr	r2, [pc, #52]	; (8002e80 <HAL_ADC_IRQHandler+0x2c4>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d104      	bne.n	8002e58 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	61bb      	str	r3, [r7, #24]
 8002e56:	e018      	b.n	8002e8a <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e60:	d004      	beq.n	8002e6c <HAL_ADC_IRQHandler+0x2b0>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a03      	ldr	r2, [pc, #12]	; (8002e74 <HAL_ADC_IRQHandler+0x2b8>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d10b      	bne.n	8002e84 <HAL_ADC_IRQHandler+0x2c8>
 8002e6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e70:	e009      	b.n	8002e86 <HAL_ADC_IRQHandler+0x2ca>
 8002e72:	bf00      	nop
 8002e74:	50000100 	.word	0x50000100
 8002e78:	50000300 	.word	0x50000300
 8002e7c:	50000700 	.word	0x50000700
 8002e80:	50000400 	.word	0x50000400
 8002e84:	4b92      	ldr	r3, [pc, #584]	; (80030d0 <HAL_ADC_IRQHandler+0x514>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e90:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f040 80b0 	bne.w	8002ffa <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00d      	beq.n	8002ec0 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f040 80a3 	bne.w	8002ffa <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f040 809d 	bne.w	8002ffa <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 8097 	beq.w	8002ffa <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ed4:	d004      	beq.n	8002ee0 <HAL_ADC_IRQHandler+0x324>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a7e      	ldr	r2, [pc, #504]	; (80030d4 <HAL_ADC_IRQHandler+0x518>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d106      	bne.n	8002eee <HAL_ADC_IRQHandler+0x332>
 8002ee0:	4b7d      	ldr	r3, [pc, #500]	; (80030d8 <HAL_ADC_IRQHandler+0x51c>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 031f 	and.w	r3, r3, #31
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d03e      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x3ae>
 8002eec:	e005      	b.n	8002efa <HAL_ADC_IRQHandler+0x33e>
 8002eee:	4b7b      	ldr	r3, [pc, #492]	; (80030dc <HAL_ADC_IRQHandler+0x520>)
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f003 031f 	and.w	r3, r3, #31
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d037      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x3ae>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f02:	d004      	beq.n	8002f0e <HAL_ADC_IRQHandler+0x352>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a72      	ldr	r2, [pc, #456]	; (80030d4 <HAL_ADC_IRQHandler+0x518>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d106      	bne.n	8002f1c <HAL_ADC_IRQHandler+0x360>
 8002f0e:	4b72      	ldr	r3, [pc, #456]	; (80030d8 <HAL_ADC_IRQHandler+0x51c>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 031f 	and.w	r3, r3, #31
 8002f16:	2b06      	cmp	r3, #6
 8002f18:	d027      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x3ae>
 8002f1a:	e005      	b.n	8002f28 <HAL_ADC_IRQHandler+0x36c>
 8002f1c:	4b6f      	ldr	r3, [pc, #444]	; (80030dc <HAL_ADC_IRQHandler+0x520>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 031f 	and.w	r3, r3, #31
 8002f24:	2b06      	cmp	r3, #6
 8002f26:	d020      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x3ae>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f30:	d004      	beq.n	8002f3c <HAL_ADC_IRQHandler+0x380>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a67      	ldr	r2, [pc, #412]	; (80030d4 <HAL_ADC_IRQHandler+0x518>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d106      	bne.n	8002f4a <HAL_ADC_IRQHandler+0x38e>
 8002f3c:	4b66      	ldr	r3, [pc, #408]	; (80030d8 <HAL_ADC_IRQHandler+0x51c>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 031f 	and.w	r3, r3, #31
 8002f44:	2b07      	cmp	r3, #7
 8002f46:	d010      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x3ae>
 8002f48:	e005      	b.n	8002f56 <HAL_ADC_IRQHandler+0x39a>
 8002f4a:	4b64      	ldr	r3, [pc, #400]	; (80030dc <HAL_ADC_IRQHandler+0x520>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 031f 	and.w	r3, r3, #31
 8002f52:	2b07      	cmp	r3, #7
 8002f54:	d009      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x3ae>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f5e:	d004      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x3ae>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a5a      	ldr	r2, [pc, #360]	; (80030d0 <HAL_ADC_IRQHandler+0x514>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d104      	bne.n	8002f74 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	e00f      	b.n	8002f94 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f7c:	d004      	beq.n	8002f88 <HAL_ADC_IRQHandler+0x3cc>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a54      	ldr	r2, [pc, #336]	; (80030d4 <HAL_ADC_IRQHandler+0x518>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d102      	bne.n	8002f8e <HAL_ADC_IRQHandler+0x3d2>
 8002f88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f8c:	e000      	b.n	8002f90 <HAL_ADC_IRQHandler+0x3d4>
 8002f8e:	4b50      	ldr	r3, [pc, #320]	; (80030d0 <HAL_ADC_IRQHandler+0x514>)
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d12d      	bne.n	8002ffa <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d11a      	bne.n	8002fe2 <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002fba:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d112      	bne.n	8002ffa <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	f043 0201 	orr.w	r2, r3, #1
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	641a      	str	r2, [r3, #64]	; 0x40
 8002fe0:	e00b      	b.n	8002ffa <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f043 0210 	orr.w	r2, r3, #16
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff2:	f043 0201 	orr.w	r2, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f8c4 	bl	8003188 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2260      	movs	r2, #96	; 0x60
 8003006:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800300e:	2b00      	cmp	r3, #0
 8003010:	d011      	beq.n	8003036 <HAL_ADC_IRQHandler+0x47a>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00c      	beq.n	8003036 <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003020:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f7ff fa3b 	bl	80024a4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2280      	movs	r2, #128	; 0x80
 8003034:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303c:	2b00      	cmp	r3, #0
 800303e:	d012      	beq.n	8003066 <HAL_ADC_IRQHandler+0x4aa>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00d      	beq.n	8003066 <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f8aa 	bl	80031b0 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003064:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800306c:	2b00      	cmp	r3, #0
 800306e:	d012      	beq.n	8003096 <HAL_ADC_IRQHandler+0x4da>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00d      	beq.n	8003096 <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f89c 	bl	80031c4 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003094:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	f003 0310 	and.w	r3, r3, #16
 800309c:	2b00      	cmp	r3, #0
 800309e:	d04f      	beq.n	8003140 <HAL_ADC_IRQHandler+0x584>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f003 0310 	and.w	r3, r3, #16
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d04a      	beq.n	8003140 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d102      	bne.n	80030b8 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 80030b2:	2301      	movs	r3, #1
 80030b4:	61fb      	str	r3, [r7, #28]
 80030b6:	e02d      	b.n	8003114 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030c0:	d004      	beq.n	80030cc <HAL_ADC_IRQHandler+0x510>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a03      	ldr	r2, [pc, #12]	; (80030d4 <HAL_ADC_IRQHandler+0x518>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d109      	bne.n	80030e0 <HAL_ADC_IRQHandler+0x524>
 80030cc:	4b02      	ldr	r3, [pc, #8]	; (80030d8 <HAL_ADC_IRQHandler+0x51c>)
 80030ce:	e008      	b.n	80030e2 <HAL_ADC_IRQHandler+0x526>
 80030d0:	50000400 	.word	0x50000400
 80030d4:	50000100 	.word	0x50000100
 80030d8:	50000300 	.word	0x50000300
 80030dc:	50000700 	.word	0x50000700
 80030e0:	4b28      	ldr	r3, [pc, #160]	; (8003184 <HAL_ADC_IRQHandler+0x5c8>)
 80030e2:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 031f 	and.w	r3, r3, #31
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d109      	bne.n	8003104 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d10a      	bne.n	8003114 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80030fe:	2301      	movs	r3, #1
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	e007      	b.n	8003114 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8003110:	2301      	movs	r3, #1
 8003112:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d10e      	bne.n	8003138 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312a:	f043 0202 	orr.w	r2, r3, #2
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff f9c0 	bl	80024b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2210      	movs	r2, #16
 800313e:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003146:	2b00      	cmp	r3, #0
 8003148:	d018      	beq.n	800317c <HAL_ADC_IRQHandler+0x5c0>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003150:	2b00      	cmp	r3, #0
 8003152:	d013      	beq.n	800317c <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003158:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003164:	f043 0208 	orr.w	r2, r3, #8
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003174:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f810 	bl	800319c <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 800317c:	bf00      	nop
 800317e:	3720      	adds	r7, #32
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	50000700 	.word	0x50000700

08003188 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031d8:	b480      	push	{r7}
 80031da:	b09b      	sub	sp, #108	; 0x6c
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x22>
 80031f6:	2302      	movs	r3, #2
 80031f8:	e2c8      	b.n	800378c <HAL_ADC_ConfigChannel+0x5b4>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	2b00      	cmp	r3, #0
 800320e:	f040 82ac 	bne.w	800376a <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b04      	cmp	r3, #4
 8003218:	d81c      	bhi.n	8003254 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	461a      	mov	r2, r3
 800322e:	231f      	movs	r3, #31
 8003230:	4093      	lsls	r3, r2
 8003232:	43db      	mvns	r3, r3
 8003234:	4019      	ands	r1, r3
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6818      	ldr	r0, [r3, #0]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	4413      	add	r3, r2
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	fa00 f203 	lsl.w	r2, r0, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
 8003252:	e063      	b.n	800331c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2b09      	cmp	r3, #9
 800325a:	d81e      	bhi.n	800329a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	4613      	mov	r3, r2
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	4413      	add	r3, r2
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	3b1e      	subs	r3, #30
 8003270:	221f      	movs	r2, #31
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	43db      	mvns	r3, r3
 8003278:	4019      	ands	r1, r3
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	6818      	ldr	r0, [r3, #0]
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	4413      	add	r3, r2
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	3b1e      	subs	r3, #30
 800328c:	fa00 f203 	lsl.w	r2, r0, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	635a      	str	r2, [r3, #52]	; 0x34
 8003298:	e040      	b.n	800331c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b0e      	cmp	r3, #14
 80032a0:	d81e      	bhi.n	80032e0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	4613      	mov	r3, r2
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	4413      	add	r3, r2
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	3b3c      	subs	r3, #60	; 0x3c
 80032b6:	221f      	movs	r2, #31
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	4019      	ands	r1, r3
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	4413      	add	r3, r2
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	3b3c      	subs	r3, #60	; 0x3c
 80032d2:	fa00 f203 	lsl.w	r2, r0, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	639a      	str	r2, [r3, #56]	; 0x38
 80032de:	e01d      	b.n	800331c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	4613      	mov	r3, r2
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	4413      	add	r3, r2
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	3b5a      	subs	r3, #90	; 0x5a
 80032f4:	221f      	movs	r2, #31
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43db      	mvns	r3, r3
 80032fc:	4019      	ands	r1, r3
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	4413      	add	r3, r2
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	3b5a      	subs	r3, #90	; 0x5a
 8003310:	fa00 f203 	lsl.w	r2, r0, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b00      	cmp	r3, #0
 8003328:	f040 80e5 	bne.w	80034f6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2b09      	cmp	r3, #9
 8003332:	d91c      	bls.n	800336e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6999      	ldr	r1, [r3, #24]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4613      	mov	r3, r2
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	4413      	add	r3, r2
 8003344:	3b1e      	subs	r3, #30
 8003346:	2207      	movs	r2, #7
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	4019      	ands	r1, r3
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	6898      	ldr	r0, [r3, #8]
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	3b1e      	subs	r3, #30
 8003360:	fa00 f203 	lsl.w	r2, r0, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	619a      	str	r2, [r3, #24]
 800336c:	e019      	b.n	80033a2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6959      	ldr	r1, [r3, #20]
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4613      	mov	r3, r2
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	4413      	add	r3, r2
 800337e:	2207      	movs	r2, #7
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	4019      	ands	r1, r3
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	6898      	ldr	r0, [r3, #8]
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	4613      	mov	r3, r2
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	4413      	add	r3, r2
 8003396:	fa00 f203 	lsl.w	r2, r0, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	695a      	ldr	r2, [r3, #20]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	08db      	lsrs	r3, r3, #3
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	3b01      	subs	r3, #1
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d84f      	bhi.n	8003464 <HAL_ADC_ConfigChannel+0x28c>
 80033c4:	a201      	add	r2, pc, #4	; (adr r2, 80033cc <HAL_ADC_ConfigChannel+0x1f4>)
 80033c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ca:	bf00      	nop
 80033cc:	080033dd 	.word	0x080033dd
 80033d0:	080033ff 	.word	0x080033ff
 80033d4:	08003421 	.word	0x08003421
 80033d8:	08003443 	.word	0x08003443
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033e2:	4b99      	ldr	r3, [pc, #612]	; (8003648 <HAL_ADC_ConfigChannel+0x470>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	0691      	lsls	r1, r2, #26
 80033ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80033ee:	430a      	orrs	r2, r1
 80033f0:	431a      	orrs	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80033fa:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80033fc:	e07b      	b.n	80034f6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003404:	4b90      	ldr	r3, [pc, #576]	; (8003648 <HAL_ADC_ConfigChannel+0x470>)
 8003406:	4013      	ands	r3, r2
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	6812      	ldr	r2, [r2, #0]
 800340c:	0691      	lsls	r1, r2, #26
 800340e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003410:	430a      	orrs	r2, r1
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800341c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800341e:	e06a      	b.n	80034f6 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003426:	4b88      	ldr	r3, [pc, #544]	; (8003648 <HAL_ADC_ConfigChannel+0x470>)
 8003428:	4013      	ands	r3, r2
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	0691      	lsls	r1, r2, #26
 8003430:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003432:	430a      	orrs	r2, r1
 8003434:	431a      	orrs	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800343e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003440:	e059      	b.n	80034f6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003448:	4b7f      	ldr	r3, [pc, #508]	; (8003648 <HAL_ADC_ConfigChannel+0x470>)
 800344a:	4013      	ands	r3, r2
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	0691      	lsls	r1, r2, #26
 8003452:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003454:	430a      	orrs	r2, r1
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003460:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003462:	e048      	b.n	80034f6 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800346a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	069b      	lsls	r3, r3, #26
 8003474:	429a      	cmp	r2, r3
 8003476:	d107      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003486:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800348e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	069b      	lsls	r3, r3, #26
 8003498:	429a      	cmp	r2, r3
 800349a:	d107      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034aa:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	069b      	lsls	r3, r3, #26
 80034bc:	429a      	cmp	r2, r3
 80034be:	d107      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034ce:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	069b      	lsls	r3, r3, #26
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d107      	bne.n	80034f4 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034f2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80034f4:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d108      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x33e>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b01      	cmp	r3, #1
 8003510:	d101      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x33e>
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <HAL_ADC_ConfigChannel+0x340>
 8003516:	2300      	movs	r3, #0
 8003518:	2b00      	cmp	r3, #0
 800351a:	f040 8131 	bne.w	8003780 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d00f      	beq.n	8003546 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2201      	movs	r2, #1
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	43da      	mvns	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	400a      	ands	r2, r1
 8003540:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003544:	e049      	b.n	80035da <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2201      	movs	r2, #1
 8003554:	409a      	lsls	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b09      	cmp	r3, #9
 8003566:	d91c      	bls.n	80035a2 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6999      	ldr	r1, [r3, #24]
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	4613      	mov	r3, r2
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	4413      	add	r3, r2
 8003578:	3b1b      	subs	r3, #27
 800357a:	2207      	movs	r2, #7
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	43db      	mvns	r3, r3
 8003582:	4019      	ands	r1, r3
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	6898      	ldr	r0, [r3, #8]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	4613      	mov	r3, r2
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	4413      	add	r3, r2
 8003592:	3b1b      	subs	r3, #27
 8003594:	fa00 f203 	lsl.w	r2, r0, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	430a      	orrs	r2, r1
 800359e:	619a      	str	r2, [r3, #24]
 80035a0:	e01b      	b.n	80035da <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	6959      	ldr	r1, [r3, #20]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	4613      	mov	r3, r2
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	4413      	add	r3, r2
 80035b4:	2207      	movs	r2, #7
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	43db      	mvns	r3, r3
 80035bc:	4019      	ands	r1, r3
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	6898      	ldr	r0, [r3, #8]
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	4613      	mov	r3, r2
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	4413      	add	r3, r2
 80035ce:	fa00 f203 	lsl.w	r2, r0, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035e2:	d004      	beq.n	80035ee <HAL_ADC_ConfigChannel+0x416>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a18      	ldr	r2, [pc, #96]	; (800364c <HAL_ADC_ConfigChannel+0x474>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d101      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x41a>
 80035ee:	4b18      	ldr	r3, [pc, #96]	; (8003650 <HAL_ADC_ConfigChannel+0x478>)
 80035f0:	e000      	b.n	80035f4 <HAL_ADC_ConfigChannel+0x41c>
 80035f2:	4b18      	ldr	r3, [pc, #96]	; (8003654 <HAL_ADC_ConfigChannel+0x47c>)
 80035f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b10      	cmp	r3, #16
 80035fc:	d105      	bne.n	800360a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80035fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003606:	2b00      	cmp	r3, #0
 8003608:	d015      	beq.n	8003636 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800360e:	2b11      	cmp	r3, #17
 8003610:	d105      	bne.n	800361e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003612:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00b      	beq.n	8003636 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003622:	2b12      	cmp	r3, #18
 8003624:	f040 80ac 	bne.w	8003780 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003628:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003630:	2b00      	cmp	r3, #0
 8003632:	f040 80a5 	bne.w	8003780 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800363e:	d10b      	bne.n	8003658 <HAL_ADC_ConfigChannel+0x480>
 8003640:	4b02      	ldr	r3, [pc, #8]	; (800364c <HAL_ADC_ConfigChannel+0x474>)
 8003642:	60fb      	str	r3, [r7, #12]
 8003644:	e023      	b.n	800368e <HAL_ADC_ConfigChannel+0x4b6>
 8003646:	bf00      	nop
 8003648:	83fff000 	.word	0x83fff000
 800364c:	50000100 	.word	0x50000100
 8003650:	50000300 	.word	0x50000300
 8003654:	50000700 	.word	0x50000700
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a4e      	ldr	r2, [pc, #312]	; (8003798 <HAL_ADC_ConfigChannel+0x5c0>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d103      	bne.n	800366a <HAL_ADC_ConfigChannel+0x492>
 8003662:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003666:	60fb      	str	r3, [r7, #12]
 8003668:	e011      	b.n	800368e <HAL_ADC_ConfigChannel+0x4b6>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a4b      	ldr	r2, [pc, #300]	; (800379c <HAL_ADC_ConfigChannel+0x5c4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d102      	bne.n	800367a <HAL_ADC_ConfigChannel+0x4a2>
 8003674:	4b4a      	ldr	r3, [pc, #296]	; (80037a0 <HAL_ADC_ConfigChannel+0x5c8>)
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	e009      	b.n	800368e <HAL_ADC_ConfigChannel+0x4b6>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a48      	ldr	r2, [pc, #288]	; (80037a0 <HAL_ADC_ConfigChannel+0x5c8>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d102      	bne.n	800368a <HAL_ADC_ConfigChannel+0x4b2>
 8003684:	4b45      	ldr	r3, [pc, #276]	; (800379c <HAL_ADC_ConfigChannel+0x5c4>)
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	e001      	b.n	800368e <HAL_ADC_ConfigChannel+0x4b6>
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	2b01      	cmp	r3, #1
 800369a:	d108      	bne.n	80036ae <HAL_ADC_ConfigChannel+0x4d6>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d101      	bne.n	80036ae <HAL_ADC_ConfigChannel+0x4d6>
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x4d8>
 80036ae:	2300      	movs	r3, #0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d150      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80036b4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d010      	beq.n	80036dc <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d107      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x4fe>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d101      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x4fe>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <HAL_ADC_ConfigChannel+0x500>
 80036d6:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d13c      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2b10      	cmp	r3, #16
 80036e2:	d11d      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x548>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036ec:	d118      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80036ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80036f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036f8:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036fa:	4b2a      	ldr	r3, [pc, #168]	; (80037a4 <HAL_ADC_ConfigChannel+0x5cc>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a2a      	ldr	r2, [pc, #168]	; (80037a8 <HAL_ADC_ConfigChannel+0x5d0>)
 8003700:	fba2 2303 	umull	r2, r3, r2, r3
 8003704:	0c9a      	lsrs	r2, r3, #18
 8003706:	4613      	mov	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4413      	add	r3, r2
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003710:	e002      	b.n	8003718 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	3b01      	subs	r3, #1
 8003716:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1f9      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800371e:	e02e      	b.n	800377e <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2b11      	cmp	r3, #17
 8003726:	d10b      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x568>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003730:	d106      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003732:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800373a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800373c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800373e:	e01e      	b.n	800377e <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b12      	cmp	r3, #18
 8003746:	d11a      	bne.n	800377e <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003748:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003750:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003752:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003754:	e013      	b.n	800377e <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	f043 0220 	orr.w	r2, r3, #32
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003768:	e00a      	b.n	8003780 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f043 0220 	orr.w	r2, r3, #32
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800377c:	e000      	b.n	8003780 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800377e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003788:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800378c:	4618      	mov	r0, r3
 800378e:	376c      	adds	r7, #108	; 0x6c
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	50000100 	.word	0x50000100
 800379c:	50000400 	.word	0x50000400
 80037a0:	50000500 	.word	0x50000500
 80037a4:	20000000 	.word	0x20000000
 80037a8:	431bde83 	.word	0x431bde83

080037ac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b099      	sub	sp, #100	; 0x64
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037c4:	d102      	bne.n	80037cc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80037c6:	4b6d      	ldr	r3, [pc, #436]	; (800397c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80037c8:	60bb      	str	r3, [r7, #8]
 80037ca:	e01a      	b.n	8003802 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a6a      	ldr	r2, [pc, #424]	; (800397c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d103      	bne.n	80037de <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80037d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80037da:	60bb      	str	r3, [r7, #8]
 80037dc:	e011      	b.n	8003802 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a67      	ldr	r2, [pc, #412]	; (8003980 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d102      	bne.n	80037ee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80037e8:	4b66      	ldr	r3, [pc, #408]	; (8003984 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	e009      	b.n	8003802 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a64      	ldr	r2, [pc, #400]	; (8003984 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d102      	bne.n	80037fe <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80037f8:	4b61      	ldr	r3, [pc, #388]	; (8003980 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80037fa:	60bb      	str	r3, [r7, #8]
 80037fc:	e001      	b.n	8003802 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80037fe:	2300      	movs	r3, #0
 8003800:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e0b0      	b.n	800396e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003816:	2302      	movs	r3, #2
 8003818:	e0a9      	b.n	800396e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f003 0304 	and.w	r3, r3, #4
 800382c:	2b00      	cmp	r3, #0
 800382e:	f040 808d 	bne.w	800394c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 0304 	and.w	r3, r3, #4
 800383a:	2b00      	cmp	r3, #0
 800383c:	f040 8086 	bne.w	800394c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003848:	d004      	beq.n	8003854 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a4b      	ldr	r2, [pc, #300]	; (800397c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d101      	bne.n	8003858 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003854:	4b4c      	ldr	r3, [pc, #304]	; (8003988 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003856:	e000      	b.n	800385a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003858:	4b4c      	ldr	r3, [pc, #304]	; (800398c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800385a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d040      	beq.n	80038e6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003864:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	6859      	ldr	r1, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003876:	035b      	lsls	r3, r3, #13
 8003878:	430b      	orrs	r3, r1
 800387a:	431a      	orrs	r2, r3
 800387c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800387e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	2b01      	cmp	r3, #1
 800388c:	d108      	bne.n	80038a0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b01      	cmp	r3, #1
 800389a:	d101      	bne.n	80038a0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800389c:	2301      	movs	r3, #1
 800389e:	e000      	b.n	80038a2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80038a0:	2300      	movs	r3, #0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d15c      	bne.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d107      	bne.n	80038c2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80038c2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d14b      	bne.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80038c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80038d0:	f023 030f 	bic.w	r3, r3, #15
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	6811      	ldr	r1, [r2, #0]
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	6892      	ldr	r2, [r2, #8]
 80038dc:	430a      	orrs	r2, r1
 80038de:	431a      	orrs	r2, r3
 80038e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038e2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80038e4:	e03c      	b.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80038e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038f0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 0303 	and.w	r3, r3, #3
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d108      	bne.n	8003912 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	2b01      	cmp	r3, #1
 800390c:	d101      	bne.n	8003912 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800390e:	2301      	movs	r3, #1
 8003910:	e000      	b.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003912:	2300      	movs	r3, #0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d123      	bne.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	2b01      	cmp	r3, #1
 8003922:	d107      	bne.n	8003934 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b01      	cmp	r3, #1
 800392e:	d101      	bne.n	8003934 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003930:	2301      	movs	r3, #1
 8003932:	e000      	b.n	8003936 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003934:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003936:	2b00      	cmp	r3, #0
 8003938:	d112      	bne.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800393a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003942:	f023 030f 	bic.w	r3, r3, #15
 8003946:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003948:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800394a:	e009      	b.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	f043 0220 	orr.w	r2, r3, #32
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800395e:	e000      	b.n	8003962 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003960:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800396a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800396e:	4618      	mov	r0, r3
 8003970:	3764      	adds	r7, #100	; 0x64
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	50000100 	.word	0x50000100
 8003980:	50000400 	.word	0x50000400
 8003984:	50000500 	.word	0x50000500
 8003988:	50000300 	.word	0x50000300
 800398c:	50000700 	.word	0x50000700

08003990 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d126      	bne.n	80039f8 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d115      	bne.n	80039f0 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d111      	bne.n	80039f0 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d105      	bne.n	80039f0 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	f043 0201 	orr.w	r2, r3, #1
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f7fd ff8f 	bl	8001914 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80039f6:	e004      	b.n	8003a02 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	4798      	blx	r3
}
 8003a02:	bf00      	nop
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b084      	sub	sp, #16
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a16:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f7fe fd39 	bl	8002490 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8003a1e:	bf00      	nop
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b084      	sub	sp, #16
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	f043 0204 	orr.w	r2, r3, #4
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f7fe fd33 	bl	80024b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a52:	bf00      	nop
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
	...

08003a5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d108      	bne.n	8003a88 <ADC_Enable+0x2c>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <ADC_Enable+0x2c>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <ADC_Enable+0x2e>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d143      	bne.n	8003b16 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	4b22      	ldr	r3, [pc, #136]	; (8003b20 <ADC_Enable+0xc4>)
 8003a96:	4013      	ands	r3, r2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00d      	beq.n	8003ab8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	f043 0210 	orr.w	r2, r3, #16
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aac:	f043 0201 	orr.w	r2, r3, #1
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e02f      	b.n	8003b18 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003ac8:	f7fe fcb2 	bl	8002430 <HAL_GetTick>
 8003acc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ace:	e01b      	b.n	8003b08 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ad0:	f7fe fcae 	bl	8002430 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d914      	bls.n	8003b08 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d00d      	beq.n	8003b08 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af0:	f043 0210 	orr.w	r2, r3, #16
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	f043 0201 	orr.w	r2, r3, #1
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e007      	b.n	8003b18 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d1dc      	bne.n	8003ad0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	8000003f 	.word	0x8000003f

08003b24 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 0303 	and.w	r3, r3, #3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d108      	bne.n	8003b50 <ADC_Disable+0x2c>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <ADC_Disable+0x2c>
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <ADC_Disable+0x2e>
 8003b50:	2300      	movs	r3, #0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d047      	beq.n	8003be6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f003 030d 	and.w	r3, r3, #13
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d10f      	bne.n	8003b84 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	689a      	ldr	r2, [r3, #8]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0202 	orr.w	r2, r2, #2
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2203      	movs	r2, #3
 8003b7a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003b7c:	f7fe fc58 	bl	8002430 <HAL_GetTick>
 8003b80:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b82:	e029      	b.n	8003bd8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	f043 0210 	orr.w	r2, r3, #16
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	f043 0201 	orr.w	r2, r3, #1
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e023      	b.n	8003be8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ba0:	f7fe fc46 	bl	8002430 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d914      	bls.n	8003bd8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d10d      	bne.n	8003bd8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc0:	f043 0210 	orr.w	r2, r3, #16
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bcc:	f043 0201 	orr.w	r2, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e007      	b.n	8003be8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d0dc      	beq.n	8003ba0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 030c 	and.w	r3, r3, #12
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 809b 	beq.w	8003d4c <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c24:	d12a      	bne.n	8003c7c <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d126      	bne.n	8003c7c <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d122      	bne.n	8003c7c <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8003c36:	230c      	movs	r3, #12
 8003c38:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003c3a:	e014      	b.n	8003c66 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	4a46      	ldr	r2, [pc, #280]	; (8003d58 <ADC_ConversionStop+0x168>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d90d      	bls.n	8003c60 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	f043 0210 	orr.w	r2, r3, #16
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c54:	f043 0201 	orr.w	r2, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e076      	b.n	8003d4e <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	3301      	adds	r3, #1
 8003c64:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c70:	2b40      	cmp	r3, #64	; 0x40
 8003c72:	d1e3      	bne.n	8003c3c <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2240      	movs	r2, #64	; 0x40
 8003c7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b60      	cmp	r3, #96	; 0x60
 8003c80:	d015      	beq.n	8003cae <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d10e      	bne.n	8003cae <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d107      	bne.n	8003cae <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f042 0210 	orr.w	r2, r2, #16
 8003cac:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b0c      	cmp	r3, #12
 8003cb2:	d015      	beq.n	8003ce0 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 0308 	and.w	r3, r3, #8
 8003cbe:	2b08      	cmp	r3, #8
 8003cc0:	d10e      	bne.n	8003ce0 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d107      	bne.n	8003ce0 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689a      	ldr	r2, [r3, #8]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0220 	orr.w	r2, r2, #32
 8003cde:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	2b60      	cmp	r3, #96	; 0x60
 8003ce4:	d005      	beq.n	8003cf2 <ADC_ConversionStop+0x102>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b6c      	cmp	r3, #108	; 0x6c
 8003cea:	d105      	bne.n	8003cf8 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003cec:	230c      	movs	r3, #12
 8003cee:	617b      	str	r3, [r7, #20]
        break;
 8003cf0:	e005      	b.n	8003cfe <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003cf2:	2308      	movs	r3, #8
 8003cf4:	617b      	str	r3, [r7, #20]
        break;
 8003cf6:	e002      	b.n	8003cfe <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003cf8:	2304      	movs	r3, #4
 8003cfa:	617b      	str	r3, [r7, #20]
        break;
 8003cfc:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003cfe:	f7fe fb97 	bl	8002430 <HAL_GetTick>
 8003d02:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003d04:	e01b      	b.n	8003d3e <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003d06:	f7fe fb93 	bl	8002430 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b0b      	cmp	r3, #11
 8003d12:	d914      	bls.n	8003d3e <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	689a      	ldr	r2, [r3, #8]
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00d      	beq.n	8003d3e <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d26:	f043 0210 	orr.w	r2, r3, #16
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d32:	f043 0201 	orr.w	r2, r3, #1
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e007      	b.n	8003d4e <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	689a      	ldr	r2, [r3, #8]
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	4013      	ands	r3, r2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1dc      	bne.n	8003d06 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	000993ff 	.word	0x000993ff

08003d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	; (8003da0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d8e:	4a04      	ldr	r2, [pc, #16]	; (8003da0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	60d3      	str	r3, [r2, #12]
}
 8003d94:	bf00      	nop
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	e000ed00 	.word	0xe000ed00

08003da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003da8:	4b04      	ldr	r3, [pc, #16]	; (8003dbc <__NVIC_GetPriorityGrouping+0x18>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	0a1b      	lsrs	r3, r3, #8
 8003dae:	f003 0307 	and.w	r3, r3, #7
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	e000ed00 	.word	0xe000ed00

08003dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	db0b      	blt.n	8003dea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	f003 021f 	and.w	r2, r3, #31
 8003dd8:	4907      	ldr	r1, [pc, #28]	; (8003df8 <__NVIC_EnableIRQ+0x38>)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	2001      	movs	r0, #1
 8003de2:	fa00 f202 	lsl.w	r2, r0, r2
 8003de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	e000e100 	.word	0xe000e100

08003dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	4603      	mov	r3, r0
 8003e04:	6039      	str	r1, [r7, #0]
 8003e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	db0a      	blt.n	8003e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	490c      	ldr	r1, [pc, #48]	; (8003e48 <__NVIC_SetPriority+0x4c>)
 8003e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1a:	0112      	lsls	r2, r2, #4
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	440b      	add	r3, r1
 8003e20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e24:	e00a      	b.n	8003e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	4908      	ldr	r1, [pc, #32]	; (8003e4c <__NVIC_SetPriority+0x50>)
 8003e2c:	79fb      	ldrb	r3, [r7, #7]
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	3b04      	subs	r3, #4
 8003e34:	0112      	lsls	r2, r2, #4
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	440b      	add	r3, r1
 8003e3a:	761a      	strb	r2, [r3, #24]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000e100 	.word	0xe000e100
 8003e4c:	e000ed00 	.word	0xe000ed00

08003e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b089      	sub	sp, #36	; 0x24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f1c3 0307 	rsb	r3, r3, #7
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	bf28      	it	cs
 8003e6e:	2304      	movcs	r3, #4
 8003e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	3304      	adds	r3, #4
 8003e76:	2b06      	cmp	r3, #6
 8003e78:	d902      	bls.n	8003e80 <NVIC_EncodePriority+0x30>
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	3b03      	subs	r3, #3
 8003e7e:	e000      	b.n	8003e82 <NVIC_EncodePriority+0x32>
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e84:	f04f 32ff 	mov.w	r2, #4294967295
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	43da      	mvns	r2, r3
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	401a      	ands	r2, r3
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e98:	f04f 31ff 	mov.w	r1, #4294967295
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea2:	43d9      	mvns	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ea8:	4313      	orrs	r3, r2
         );
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3724      	adds	r7, #36	; 0x24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
	...

08003eb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ec8:	d301      	bcc.n	8003ece <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e00f      	b.n	8003eee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ece:	4a0a      	ldr	r2, [pc, #40]	; (8003ef8 <SysTick_Config+0x40>)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ed6:	210f      	movs	r1, #15
 8003ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8003edc:	f7ff ff8e 	bl	8003dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ee0:	4b05      	ldr	r3, [pc, #20]	; (8003ef8 <SysTick_Config+0x40>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ee6:	4b04      	ldr	r3, [pc, #16]	; (8003ef8 <SysTick_Config+0x40>)
 8003ee8:	2207      	movs	r2, #7
 8003eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	e000e010 	.word	0xe000e010

08003efc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f7ff ff29 	bl	8003d5c <__NVIC_SetPriorityGrouping>
}
 8003f0a:	bf00      	nop
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b086      	sub	sp, #24
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	4603      	mov	r3, r0
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	607a      	str	r2, [r7, #4]
 8003f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f24:	f7ff ff3e 	bl	8003da4 <__NVIC_GetPriorityGrouping>
 8003f28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	68b9      	ldr	r1, [r7, #8]
 8003f2e:	6978      	ldr	r0, [r7, #20]
 8003f30:	f7ff ff8e 	bl	8003e50 <NVIC_EncodePriority>
 8003f34:	4602      	mov	r2, r0
 8003f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f3a:	4611      	mov	r1, r2
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff ff5d 	bl	8003dfc <__NVIC_SetPriority>
}
 8003f42:	bf00      	nop
 8003f44:	3718      	adds	r7, #24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b082      	sub	sp, #8
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	4603      	mov	r3, r0
 8003f52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff ff31 	bl	8003dc0 <__NVIC_EnableIRQ>
}
 8003f5e:	bf00      	nop
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b082      	sub	sp, #8
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7ff ffa2 	bl	8003eb8 <SysTick_Config>
 8003f74:	4603      	mov	r3, r0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b084      	sub	sp, #16
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e037      	b.n	8004004 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003faa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003fae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003fb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f97a 	bl	80042e0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}  
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b086      	sub	sp, #24
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800401a:	2300      	movs	r3, #0
 800401c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_DMA_Start_IT+0x20>
 8004028:	2302      	movs	r3, #2
 800402a:	e04a      	b.n	80040c2 <HAL_DMA_Start_IT+0xb6>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800403a:	2b01      	cmp	r3, #1
 800403c:	d13a      	bne.n	80040b4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2202      	movs	r2, #2
 8004042:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	68b9      	ldr	r1, [r7, #8]
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 f90d 	bl	8004282 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	2b00      	cmp	r3, #0
 800406e:	d008      	beq.n	8004082 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 020e 	orr.w	r2, r2, #14
 800407e:	601a      	str	r2, [r3, #0]
 8004080:	e00f      	b.n	80040a2 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f042 020a 	orr.w	r2, r2, #10
 8004090:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0204 	bic.w	r2, r2, #4
 80040a0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f042 0201 	orr.w	r2, r2, #1
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	e005      	b.n	80040c0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80040bc:	2302      	movs	r3, #2
 80040be:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80040c0:	7dfb      	ldrb	r3, [r7, #23]
} 
 80040c2:	4618      	mov	r0, r3
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d008      	beq.n	80040ee <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2204      	movs	r2, #4
 80040e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e020      	b.n	8004130 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 020e 	bic.w	r2, r2, #14
 80040fc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0201 	bic.w	r2, r2, #1
 800410c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004116:	2101      	movs	r1, #1
 8004118:	fa01 f202 	lsl.w	r2, r1, r2
 800411c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004158:	2204      	movs	r2, #4
 800415a:	409a      	lsls	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4013      	ands	r3, r2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d024      	beq.n	80041ae <HAL_DMA_IRQHandler+0x72>
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f003 0304 	and.w	r3, r3, #4
 800416a:	2b00      	cmp	r3, #0
 800416c:	d01f      	beq.n	80041ae <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0320 	and.w	r3, r3, #32
 8004178:	2b00      	cmp	r3, #0
 800417a:	d107      	bne.n	800418c <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0204 	bic.w	r2, r2, #4
 800418a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004194:	2104      	movs	r1, #4
 8004196:	fa01 f202 	lsl.w	r2, r1, r2
 800419a:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d06a      	beq.n	800427a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80041ac:	e065      	b.n	800427a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	2202      	movs	r2, #2
 80041b4:	409a      	lsls	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	4013      	ands	r3, r2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d02c      	beq.n	8004218 <HAL_DMA_IRQHandler+0xdc>
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d027      	beq.n	8004218 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0320 	and.w	r3, r3, #32
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10b      	bne.n	80041ee <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 020a 	bic.w	r2, r2, #10
 80041e4:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f6:	2102      	movs	r1, #2
 80041f8:	fa01 f202 	lsl.w	r2, r1, r2
 80041fc:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420a:	2b00      	cmp	r3, #0
 800420c:	d035      	beq.n	800427a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004216:	e030      	b.n	800427a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421c:	2208      	movs	r2, #8
 800421e:	409a      	lsls	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4013      	ands	r3, r2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d028      	beq.n	800427a <HAL_DMA_IRQHandler+0x13e>
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b00      	cmp	r3, #0
 8004230:	d023      	beq.n	800427a <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 020e 	bic.w	r2, r2, #14
 8004240:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424a:	2101      	movs	r1, #1
 800424c:	fa01 f202 	lsl.w	r2, r1, r2
 8004250:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2201      	movs	r2, #1
 8004256:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426c:	2b00      	cmp	r3, #0
 800426e:	d004      	beq.n	800427a <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	4798      	blx	r3
    }
  }
}  
 8004278:	e7ff      	b.n	800427a <HAL_DMA_IRQHandler+0x13e>
 800427a:	bf00      	nop
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004282:	b480      	push	{r7}
 8004284:	b085      	sub	sp, #20
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	607a      	str	r2, [r7, #4]
 800428e:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004298:	2101      	movs	r1, #1
 800429a:	fa01 f202 	lsl.w	r2, r1, r2
 800429e:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b10      	cmp	r3, #16
 80042ae:	d108      	bne.n	80042c2 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80042c0:	e007      	b.n	80042d2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	60da      	str	r2, [r3, #12]
}
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
	...

080042e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	4b14      	ldr	r3, [pc, #80]	; (8004340 <DMA_CalcBaseAndBitshift+0x60>)
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d80f      	bhi.n	8004314 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	461a      	mov	r2, r3
 80042fa:	4b12      	ldr	r3, [pc, #72]	; (8004344 <DMA_CalcBaseAndBitshift+0x64>)
 80042fc:	4413      	add	r3, r2
 80042fe:	4a12      	ldr	r2, [pc, #72]	; (8004348 <DMA_CalcBaseAndBitshift+0x68>)
 8004300:	fba2 2303 	umull	r2, r3, r2, r3
 8004304:	091b      	lsrs	r3, r3, #4
 8004306:	009a      	lsls	r2, r3, #2
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a0f      	ldr	r2, [pc, #60]	; (800434c <DMA_CalcBaseAndBitshift+0x6c>)
 8004310:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004312:	e00e      	b.n	8004332 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	4b0d      	ldr	r3, [pc, #52]	; (8004350 <DMA_CalcBaseAndBitshift+0x70>)
 800431c:	4413      	add	r3, r2
 800431e:	4a0a      	ldr	r2, [pc, #40]	; (8004348 <DMA_CalcBaseAndBitshift+0x68>)
 8004320:	fba2 2303 	umull	r2, r3, r2, r3
 8004324:	091b      	lsrs	r3, r3, #4
 8004326:	009a      	lsls	r2, r3, #2
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a09      	ldr	r2, [pc, #36]	; (8004354 <DMA_CalcBaseAndBitshift+0x74>)
 8004330:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	40020407 	.word	0x40020407
 8004344:	bffdfff8 	.word	0xbffdfff8
 8004348:	cccccccd 	.word	0xcccccccd
 800434c:	40020000 	.word	0x40020000
 8004350:	bffdfbf8 	.word	0xbffdfbf8
 8004354:	40020400 	.word	0x40020400

08004358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004358:	b480      	push	{r7}
 800435a:	b087      	sub	sp, #28
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004362:	2300      	movs	r3, #0
 8004364:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004366:	e160      	b.n	800462a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	2101      	movs	r1, #1
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	fa01 f303 	lsl.w	r3, r1, r3
 8004374:	4013      	ands	r3, r2
 8004376:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2b00      	cmp	r3, #0
 800437c:	f000 8152 	beq.w	8004624 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	2b01      	cmp	r3, #1
 800438a:	d005      	beq.n	8004398 <HAL_GPIO_Init+0x40>
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 0303 	and.w	r3, r3, #3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d130      	bne.n	80043fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	2203      	movs	r2, #3
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	43db      	mvns	r3, r3
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4013      	ands	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	4313      	orrs	r3, r2
 80043c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043ce:	2201      	movs	r2, #1
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	43db      	mvns	r3, r3
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	4013      	ands	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	091b      	lsrs	r3, r3, #4
 80043e4:	f003 0201 	and.w	r2, r3, #1
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	fa02 f303 	lsl.w	r3, r2, r3
 80043ee:	693a      	ldr	r2, [r7, #16]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	2b03      	cmp	r3, #3
 8004404:	d017      	beq.n	8004436 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	2203      	movs	r2, #3
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	43db      	mvns	r3, r3
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	4013      	ands	r3, r2
 800441c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	689a      	ldr	r2, [r3, #8]
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	fa02 f303 	lsl.w	r3, r2, r3
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d123      	bne.n	800448a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	08da      	lsrs	r2, r3, #3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	3208      	adds	r2, #8
 800444a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800444e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	220f      	movs	r2, #15
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	43db      	mvns	r3, r3
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	4013      	ands	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	691a      	ldr	r2, [r3, #16]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f003 0307 	and.w	r3, r3, #7
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	08da      	lsrs	r2, r3, #3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3208      	adds	r2, #8
 8004484:	6939      	ldr	r1, [r7, #16]
 8004486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	2203      	movs	r2, #3
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	43db      	mvns	r3, r3
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4013      	ands	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f003 0203 	and.w	r2, r3, #3
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	fa02 f303 	lsl.w	r3, r2, r3
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 80ac 	beq.w	8004624 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044cc:	4b5e      	ldr	r3, [pc, #376]	; (8004648 <HAL_GPIO_Init+0x2f0>)
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	4a5d      	ldr	r2, [pc, #372]	; (8004648 <HAL_GPIO_Init+0x2f0>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	6193      	str	r3, [r2, #24]
 80044d8:	4b5b      	ldr	r3, [pc, #364]	; (8004648 <HAL_GPIO_Init+0x2f0>)
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	60bb      	str	r3, [r7, #8]
 80044e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80044e4:	4a59      	ldr	r2, [pc, #356]	; (800464c <HAL_GPIO_Init+0x2f4>)
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	089b      	lsrs	r3, r3, #2
 80044ea:	3302      	adds	r3, #2
 80044ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	220f      	movs	r2, #15
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	43db      	mvns	r3, r3
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4013      	ands	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800450e:	d025      	beq.n	800455c <HAL_GPIO_Init+0x204>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a4f      	ldr	r2, [pc, #316]	; (8004650 <HAL_GPIO_Init+0x2f8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d01f      	beq.n	8004558 <HAL_GPIO_Init+0x200>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a4e      	ldr	r2, [pc, #312]	; (8004654 <HAL_GPIO_Init+0x2fc>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d019      	beq.n	8004554 <HAL_GPIO_Init+0x1fc>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a4d      	ldr	r2, [pc, #308]	; (8004658 <HAL_GPIO_Init+0x300>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d013      	beq.n	8004550 <HAL_GPIO_Init+0x1f8>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a4c      	ldr	r2, [pc, #304]	; (800465c <HAL_GPIO_Init+0x304>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00d      	beq.n	800454c <HAL_GPIO_Init+0x1f4>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a4b      	ldr	r2, [pc, #300]	; (8004660 <HAL_GPIO_Init+0x308>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d007      	beq.n	8004548 <HAL_GPIO_Init+0x1f0>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a4a      	ldr	r2, [pc, #296]	; (8004664 <HAL_GPIO_Init+0x30c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d101      	bne.n	8004544 <HAL_GPIO_Init+0x1ec>
 8004540:	2306      	movs	r3, #6
 8004542:	e00c      	b.n	800455e <HAL_GPIO_Init+0x206>
 8004544:	2307      	movs	r3, #7
 8004546:	e00a      	b.n	800455e <HAL_GPIO_Init+0x206>
 8004548:	2305      	movs	r3, #5
 800454a:	e008      	b.n	800455e <HAL_GPIO_Init+0x206>
 800454c:	2304      	movs	r3, #4
 800454e:	e006      	b.n	800455e <HAL_GPIO_Init+0x206>
 8004550:	2303      	movs	r3, #3
 8004552:	e004      	b.n	800455e <HAL_GPIO_Init+0x206>
 8004554:	2302      	movs	r3, #2
 8004556:	e002      	b.n	800455e <HAL_GPIO_Init+0x206>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <HAL_GPIO_Init+0x206>
 800455c:	2300      	movs	r3, #0
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	f002 0203 	and.w	r2, r2, #3
 8004564:	0092      	lsls	r2, r2, #2
 8004566:	4093      	lsls	r3, r2
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4313      	orrs	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800456e:	4937      	ldr	r1, [pc, #220]	; (800464c <HAL_GPIO_Init+0x2f4>)
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	089b      	lsrs	r3, r3, #2
 8004574:	3302      	adds	r3, #2
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800457c:	4b3a      	ldr	r3, [pc, #232]	; (8004668 <HAL_GPIO_Init+0x310>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	43db      	mvns	r3, r3
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	4013      	ands	r3, r2
 800458a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	4313      	orrs	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80045a0:	4a31      	ldr	r2, [pc, #196]	; (8004668 <HAL_GPIO_Init+0x310>)
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045a6:	4b30      	ldr	r3, [pc, #192]	; (8004668 <HAL_GPIO_Init+0x310>)
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	4013      	ands	r3, r2
 80045b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80045ca:	4a27      	ldr	r2, [pc, #156]	; (8004668 <HAL_GPIO_Init+0x310>)
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045d0:	4b25      	ldr	r3, [pc, #148]	; (8004668 <HAL_GPIO_Init+0x310>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	43db      	mvns	r3, r3
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4013      	ands	r3, r2
 80045de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80045f4:	4a1c      	ldr	r2, [pc, #112]	; (8004668 <HAL_GPIO_Init+0x310>)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045fa:	4b1b      	ldr	r3, [pc, #108]	; (8004668 <HAL_GPIO_Init+0x310>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	43db      	mvns	r3, r3
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4013      	ands	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800461e:	4a12      	ldr	r2, [pc, #72]	; (8004668 <HAL_GPIO_Init+0x310>)
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	3301      	adds	r3, #1
 8004628:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	fa22 f303 	lsr.w	r3, r2, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	f47f ae97 	bne.w	8004368 <HAL_GPIO_Init+0x10>
  }
}
 800463a:	bf00      	nop
 800463c:	bf00      	nop
 800463e:	371c      	adds	r7, #28
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	40021000 	.word	0x40021000
 800464c:	40010000 	.word	0x40010000
 8004650:	48000400 	.word	0x48000400
 8004654:	48000800 	.word	0x48000800
 8004658:	48000c00 	.word	0x48000c00
 800465c:	48001000 	.word	0x48001000
 8004660:	48001400 	.word	0x48001400
 8004664:	48001800 	.word	0x48001800
 8004668:	40010400 	.word	0x40010400

0800466c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	691a      	ldr	r2, [r3, #16]
 800467c:	887b      	ldrh	r3, [r7, #2]
 800467e:	4013      	ands	r3, r2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d002      	beq.n	800468a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004684:	2301      	movs	r3, #1
 8004686:	73fb      	strb	r3, [r7, #15]
 8004688:	e001      	b.n	800468e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800468a:	2300      	movs	r3, #0
 800468c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800468e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004690:	4618      	mov	r0, r3
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	460b      	mov	r3, r1
 80046a6:	807b      	strh	r3, [r7, #2]
 80046a8:	4613      	mov	r3, r2
 80046aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046ac:	787b      	ldrb	r3, [r7, #1]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046b2:	887a      	ldrh	r2, [r7, #2]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046b8:	e002      	b.n	80046c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046ba:	887a      	ldrh	r2, [r7, #2]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	4603      	mov	r3, r0
 80046d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80046d6:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046d8:	695a      	ldr	r2, [r3, #20]
 80046da:	88fb      	ldrh	r3, [r7, #6]
 80046dc:	4013      	ands	r3, r2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d006      	beq.n	80046f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046e2:	4a05      	ldr	r2, [pc, #20]	; (80046f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046e4:	88fb      	ldrh	r3, [r7, #6]
 80046e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046e8:	88fb      	ldrh	r3, [r7, #6]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7fd f858 	bl	80017a0 <HAL_GPIO_EXTI_Callback>
  }
}
 80046f0:	bf00      	nop
 80046f2:	3708      	adds	r7, #8
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40010400 	.word	0x40010400

080046fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d101      	bne.n	800470e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e081      	b.n	8004812 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fd fc30 	bl	8001f88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2224      	movs	r2, #36	; 0x24
 800472c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0201 	bic.w	r2, r2, #1
 800473e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800474c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689a      	ldr	r2, [r3, #8]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800475c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d107      	bne.n	8004776 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004772:	609a      	str	r2, [r3, #8]
 8004774:	e006      	b.n	8004784 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004782:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	2b02      	cmp	r3, #2
 800478a:	d104      	bne.n	8004796 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004794:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6812      	ldr	r2, [r2, #0]
 80047a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	691a      	ldr	r2, [r3, #16]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	69d9      	ldr	r1, [r3, #28]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a1a      	ldr	r2, [r3, #32]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0201 	orr.w	r2, r2, #1
 80047f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2220      	movs	r2, #32
 80047fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
 8004822:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b20      	cmp	r3, #32
 800482e:	d138      	bne.n	80048a2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004836:	2b01      	cmp	r3, #1
 8004838:	d101      	bne.n	800483e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800483a:	2302      	movs	r3, #2
 800483c:	e032      	b.n	80048a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2224      	movs	r2, #36	; 0x24
 800484a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f022 0201 	bic.w	r2, r2, #1
 800485c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800486c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6819      	ldr	r1, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f042 0201 	orr.w	r2, r2, #1
 800488c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2220      	movs	r2, #32
 8004892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800489e:	2300      	movs	r3, #0
 80048a0:	e000      	b.n	80048a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80048a2:	2302      	movs	r3, #2
  }
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d139      	bne.n	800493a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e033      	b.n	800493c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2224      	movs	r2, #36	; 0x24
 80048e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0201 	bic.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004902:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4313      	orrs	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f042 0201 	orr.w	r2, r2, #1
 8004924:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2220      	movs	r2, #32
 800492a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e000      	b.n	800493c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
  }
}
 800493c:	4618      	mov	r0, r3
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800494e:	af00      	add	r7, sp, #0
 8004950:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004954:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004958:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800495a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800495e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d102      	bne.n	800496e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	f001 b83a 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800496e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004972:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0301 	and.w	r3, r3, #1
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 816f 	beq.w	8004c62 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004984:	4bb5      	ldr	r3, [pc, #724]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f003 030c 	and.w	r3, r3, #12
 800498c:	2b04      	cmp	r3, #4
 800498e:	d00c      	beq.n	80049aa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004990:	4bb2      	ldr	r3, [pc, #712]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f003 030c 	and.w	r3, r3, #12
 8004998:	2b08      	cmp	r3, #8
 800499a:	d15c      	bne.n	8004a56 <HAL_RCC_OscConfig+0x10e>
 800499c:	4baf      	ldr	r3, [pc, #700]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80049a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a8:	d155      	bne.n	8004a56 <HAL_RCC_OscConfig+0x10e>
 80049aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049ae:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80049b6:	fa93 f3a3 	rbit	r3, r3
 80049ba:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80049be:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c2:	fab3 f383 	clz	r3, r3
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	095b      	lsrs	r3, r3, #5
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d102      	bne.n	80049dc <HAL_RCC_OscConfig+0x94>
 80049d6:	4ba1      	ldr	r3, [pc, #644]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	e015      	b.n	8004a08 <HAL_RCC_OscConfig+0xc0>
 80049dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049e0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80049e8:	fa93 f3a3 	rbit	r3, r3
 80049ec:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80049f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049f4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80049f8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80049fc:	fa93 f3a3 	rbit	r3, r3
 8004a00:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004a04:	4b95      	ldr	r3, [pc, #596]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a0c:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004a10:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004a14:	fa92 f2a2 	rbit	r2, r2
 8004a18:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8004a1c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004a20:	fab2 f282 	clz	r2, r2
 8004a24:	b2d2      	uxtb	r2, r2
 8004a26:	f042 0220 	orr.w	r2, r2, #32
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	f002 021f 	and.w	r2, r2, #31
 8004a30:	2101      	movs	r1, #1
 8004a32:	fa01 f202 	lsl.w	r2, r1, r2
 8004a36:	4013      	ands	r3, r2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 8111 	beq.w	8004c60 <HAL_RCC_OscConfig+0x318>
 8004a3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a42:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	f040 8108 	bne.w	8004c60 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	f000 bfc6 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a5a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a66:	d106      	bne.n	8004a76 <HAL_RCC_OscConfig+0x12e>
 8004a68:	4b7c      	ldr	r3, [pc, #496]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a7b      	ldr	r2, [pc, #492]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	e036      	b.n	8004ae4 <HAL_RCC_OscConfig+0x19c>
 8004a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a7a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d10c      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x158>
 8004a86:	4b75      	ldr	r3, [pc, #468]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a74      	ldr	r2, [pc, #464]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004a8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	4b72      	ldr	r3, [pc, #456]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a71      	ldr	r2, [pc, #452]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004a98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	e021      	b.n	8004ae4 <HAL_RCC_OscConfig+0x19c>
 8004aa0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004aa4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ab0:	d10c      	bne.n	8004acc <HAL_RCC_OscConfig+0x184>
 8004ab2:	4b6a      	ldr	r3, [pc, #424]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a69      	ldr	r2, [pc, #420]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ab8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004abc:	6013      	str	r3, [r2, #0]
 8004abe:	4b67      	ldr	r3, [pc, #412]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a66      	ldr	r2, [pc, #408]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	e00b      	b.n	8004ae4 <HAL_RCC_OscConfig+0x19c>
 8004acc:	4b63      	ldr	r3, [pc, #396]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a62      	ldr	r2, [pc, #392]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ad6:	6013      	str	r3, [r2, #0]
 8004ad8:	4b60      	ldr	r3, [pc, #384]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a5f      	ldr	r2, [pc, #380]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ae2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ae4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ae8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d059      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004af4:	f7fd fc9c 	bl	8002430 <HAL_GetTick>
 8004af8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004afc:	e00a      	b.n	8004b14 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004afe:	f7fd fc97 	bl	8002430 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b64      	cmp	r3, #100	; 0x64
 8004b0c:	d902      	bls.n	8004b14 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	f000 bf67 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
 8004b14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b18:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b1c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004b20:	fa93 f3a3 	rbit	r3, r3
 8004b24:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8004b28:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b2c:	fab3 f383 	clz	r3, r3
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	095b      	lsrs	r3, r3, #5
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	f043 0301 	orr.w	r3, r3, #1
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d102      	bne.n	8004b46 <HAL_RCC_OscConfig+0x1fe>
 8004b40:	4b46      	ldr	r3, [pc, #280]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	e015      	b.n	8004b72 <HAL_RCC_OscConfig+0x22a>
 8004b46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b4a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004b52:	fa93 f3a3 	rbit	r3, r3
 8004b56:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004b5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b5e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004b62:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004b66:	fa93 f3a3 	rbit	r3, r3
 8004b6a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004b6e:	4b3b      	ldr	r3, [pc, #236]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b76:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8004b7a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004b7e:	fa92 f2a2 	rbit	r2, r2
 8004b82:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8004b86:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004b8a:	fab2 f282 	clz	r2, r2
 8004b8e:	b2d2      	uxtb	r2, r2
 8004b90:	f042 0220 	orr.w	r2, r2, #32
 8004b94:	b2d2      	uxtb	r2, r2
 8004b96:	f002 021f 	and.w	r2, r2, #31
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0ab      	beq.n	8004afe <HAL_RCC_OscConfig+0x1b6>
 8004ba6:	e05c      	b.n	8004c62 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba8:	f7fd fc42 	bl	8002430 <HAL_GetTick>
 8004bac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bb0:	e00a      	b.n	8004bc8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bb2:	f7fd fc3d 	bl	8002430 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b64      	cmp	r3, #100	; 0x64
 8004bc0:	d902      	bls.n	8004bc8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	f000 bf0d 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
 8004bc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bcc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004bd4:	fa93 f3a3 	rbit	r3, r3
 8004bd8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8004bdc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004be0:	fab3 f383 	clz	r3, r3
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	095b      	lsrs	r3, r3, #5
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	f043 0301 	orr.w	r3, r3, #1
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d102      	bne.n	8004bfa <HAL_RCC_OscConfig+0x2b2>
 8004bf4:	4b19      	ldr	r3, [pc, #100]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	e015      	b.n	8004c26 <HAL_RCC_OscConfig+0x2de>
 8004bfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bfe:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c02:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8004c06:	fa93 f3a3 	rbit	r3, r3
 8004c0a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004c0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c12:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004c16:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8004c1a:	fa93 f3a3 	rbit	r3, r3
 8004c1e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004c22:	4b0e      	ldr	r3, [pc, #56]	; (8004c5c <HAL_RCC_OscConfig+0x314>)
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c2a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004c2e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004c32:	fa92 f2a2 	rbit	r2, r2
 8004c36:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8004c3a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004c3e:	fab2 f282 	clz	r2, r2
 8004c42:	b2d2      	uxtb	r2, r2
 8004c44:	f042 0220 	orr.w	r2, r2, #32
 8004c48:	b2d2      	uxtb	r2, r2
 8004c4a:	f002 021f 	and.w	r2, r2, #31
 8004c4e:	2101      	movs	r1, #1
 8004c50:	fa01 f202 	lsl.w	r2, r1, r2
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1ab      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x26a>
 8004c5a:	e002      	b.n	8004c62 <HAL_RCC_OscConfig+0x31a>
 8004c5c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c66:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 817f 	beq.w	8004f76 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004c78:	4ba7      	ldr	r3, [pc, #668]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f003 030c 	and.w	r3, r3, #12
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00c      	beq.n	8004c9e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004c84:	4ba4      	ldr	r3, [pc, #656]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f003 030c 	and.w	r3, r3, #12
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d173      	bne.n	8004d78 <HAL_RCC_OscConfig+0x430>
 8004c90:	4ba1      	ldr	r3, [pc, #644]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004c98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c9c:	d16c      	bne.n	8004d78 <HAL_RCC_OscConfig+0x430>
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004ca8:	fa93 f3a3 	rbit	r3, r3
 8004cac:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8004cb0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cb4:	fab3 f383 	clz	r3, r3
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	095b      	lsrs	r3, r3, #5
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	f043 0301 	orr.w	r3, r3, #1
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d102      	bne.n	8004cce <HAL_RCC_OscConfig+0x386>
 8004cc8:	4b93      	ldr	r3, [pc, #588]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	e013      	b.n	8004cf6 <HAL_RCC_OscConfig+0x3ae>
 8004cce:	2302      	movs	r3, #2
 8004cd0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004cd8:	fa93 f3a3 	rbit	r3, r3
 8004cdc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004ce6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004cea:	fa93 f3a3 	rbit	r3, r3
 8004cee:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004cf2:	4b89      	ldr	r3, [pc, #548]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004cfc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004d00:	fa92 f2a2 	rbit	r2, r2
 8004d04:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004d08:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004d0c:	fab2 f282 	clz	r2, r2
 8004d10:	b2d2      	uxtb	r2, r2
 8004d12:	f042 0220 	orr.w	r2, r2, #32
 8004d16:	b2d2      	uxtb	r2, r2
 8004d18:	f002 021f 	and.w	r2, r2, #31
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d22:	4013      	ands	r3, r2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <HAL_RCC_OscConfig+0x3f6>
 8004d28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d2c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d002      	beq.n	8004d3e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	f000 be52 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d3e:	4b76      	ldr	r3, [pc, #472]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d4a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	21f8      	movs	r1, #248	; 0xf8
 8004d54:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d58:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004d5c:	fa91 f1a1 	rbit	r1, r1
 8004d60:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004d64:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004d68:	fab1 f181 	clz	r1, r1
 8004d6c:	b2c9      	uxtb	r1, r1
 8004d6e:	408b      	lsls	r3, r1
 8004d70:	4969      	ldr	r1, [pc, #420]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d76:	e0fe      	b.n	8004f76 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f000 8088 	beq.w	8004e9a <HAL_RCC_OscConfig+0x552>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d90:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004d94:	fa93 f3a3 	rbit	r3, r3
 8004d98:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004d9c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004da0:	fab3 f383 	clz	r3, r3
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004daa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	461a      	mov	r2, r3
 8004db2:	2301      	movs	r3, #1
 8004db4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db6:	f7fd fb3b 	bl	8002430 <HAL_GetTick>
 8004dba:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dbe:	e00a      	b.n	8004dd6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dc0:	f7fd fb36 	bl	8002430 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d902      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	f000 be06 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ddc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004de0:	fa93 f3a3 	rbit	r3, r3
 8004de4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004de8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dec:	fab3 f383 	clz	r3, r3
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	095b      	lsrs	r3, r3, #5
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	f043 0301 	orr.w	r3, r3, #1
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d102      	bne.n	8004e06 <HAL_RCC_OscConfig+0x4be>
 8004e00:	4b45      	ldr	r3, [pc, #276]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	e013      	b.n	8004e2e <HAL_RCC_OscConfig+0x4e6>
 8004e06:	2302      	movs	r3, #2
 8004e08:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e0c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004e10:	fa93 f3a3 	rbit	r3, r3
 8004e14:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004e18:	2302      	movs	r3, #2
 8004e1a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004e1e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004e22:	fa93 f3a3 	rbit	r3, r3
 8004e26:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004e2a:	4b3b      	ldr	r3, [pc, #236]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004e34:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004e38:	fa92 f2a2 	rbit	r2, r2
 8004e3c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004e40:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004e44:	fab2 f282 	clz	r2, r2
 8004e48:	b2d2      	uxtb	r2, r2
 8004e4a:	f042 0220 	orr.w	r2, r2, #32
 8004e4e:	b2d2      	uxtb	r2, r2
 8004e50:	f002 021f 	and.w	r2, r2, #31
 8004e54:	2101      	movs	r1, #1
 8004e56:	fa01 f202 	lsl.w	r2, r1, r2
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d0af      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e60:	4b2d      	ldr	r3, [pc, #180]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e6c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	691b      	ldr	r3, [r3, #16]
 8004e74:	21f8      	movs	r1, #248	; 0xf8
 8004e76:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e7a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004e7e:	fa91 f1a1 	rbit	r1, r1
 8004e82:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8004e86:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004e8a:	fab1 f181 	clz	r1, r1
 8004e8e:	b2c9      	uxtb	r1, r1
 8004e90:	408b      	lsls	r3, r1
 8004e92:	4921      	ldr	r1, [pc, #132]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	600b      	str	r3, [r1, #0]
 8004e98:	e06d      	b.n	8004f76 <HAL_RCC_OscConfig+0x62e>
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea0:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004ea4:	fa93 f3a3 	rbit	r3, r3
 8004ea8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004eac:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eb0:	fab3 f383 	clz	r3, r3
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004eba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec6:	f7fd fab3 	bl	8002430 <HAL_GetTick>
 8004eca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ece:	e00a      	b.n	8004ee6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ed0:	f7fd faae 	bl	8002430 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d902      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	f000 bd7e 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004ef0:	fa93 f3a3 	rbit	r3, r3
 8004ef4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8004ef8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004efc:	fab3 f383 	clz	r3, r3
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	095b      	lsrs	r3, r3, #5
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	f043 0301 	orr.w	r3, r3, #1
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d105      	bne.n	8004f1c <HAL_RCC_OscConfig+0x5d4>
 8004f10:	4b01      	ldr	r3, [pc, #4]	; (8004f18 <HAL_RCC_OscConfig+0x5d0>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	e016      	b.n	8004f44 <HAL_RCC_OscConfig+0x5fc>
 8004f16:	bf00      	nop
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004f26:	fa93 f3a3 	rbit	r3, r3
 8004f2a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004f2e:	2302      	movs	r3, #2
 8004f30:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004f34:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004f38:	fa93 f3a3 	rbit	r3, r3
 8004f3c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004f40:	4bbf      	ldr	r3, [pc, #764]	; (8005240 <HAL_RCC_OscConfig+0x8f8>)
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	2202      	movs	r2, #2
 8004f46:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004f4a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004f4e:	fa92 f2a2 	rbit	r2, r2
 8004f52:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004f56:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004f5a:	fab2 f282 	clz	r2, r2
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	f042 0220 	orr.w	r2, r2, #32
 8004f64:	b2d2      	uxtb	r2, r2
 8004f66:	f002 021f 	and.w	r2, r2, #31
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8004f70:	4013      	ands	r3, r2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1ac      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f7a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0308 	and.w	r3, r3, #8
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	f000 8113 	beq.w	80051b2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f90:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d07c      	beq.n	8005096 <HAL_RCC_OscConfig+0x74e>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fa6:	fa93 f3a3 	rbit	r3, r3
 8004faa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8004fae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fb2:	fab3 f383 	clz	r3, r3
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	461a      	mov	r2, r3
 8004fba:	4ba2      	ldr	r3, [pc, #648]	; (8005244 <HAL_RCC_OscConfig+0x8fc>)
 8004fbc:	4413      	add	r3, r2
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fc6:	f7fd fa33 	bl	8002430 <HAL_GetTick>
 8004fca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fce:	e00a      	b.n	8004fe6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fd0:	f7fd fa2e 	bl	8002430 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d902      	bls.n	8004fe6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	f000 bcfe 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ff0:	fa93 f2a3 	rbit	r2, r3
 8004ff4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ff8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004ffc:	601a      	str	r2, [r3, #0]
 8004ffe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005002:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005006:	2202      	movs	r2, #2
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800500e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	fa93 f2a3 	rbit	r2, r3
 8005018:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800501c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005020:	601a      	str	r2, [r3, #0]
 8005022:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005026:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800502a:	2202      	movs	r2, #2
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005032:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	fa93 f2a3 	rbit	r2, r3
 800503c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005040:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005044:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005046:	4b7e      	ldr	r3, [pc, #504]	; (8005240 <HAL_RCC_OscConfig+0x8f8>)
 8005048:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800504a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800504e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005052:	2102      	movs	r1, #2
 8005054:	6019      	str	r1, [r3, #0]
 8005056:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800505a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	fa93 f1a3 	rbit	r1, r3
 8005064:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005068:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800506c:	6019      	str	r1, [r3, #0]
  return result;
 800506e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005072:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	fab3 f383 	clz	r3, r3
 800507c:	b2db      	uxtb	r3, r3
 800507e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005082:	b2db      	uxtb	r3, r3
 8005084:	f003 031f 	and.w	r3, r3, #31
 8005088:	2101      	movs	r1, #1
 800508a:	fa01 f303 	lsl.w	r3, r1, r3
 800508e:	4013      	ands	r3, r2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d09d      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x688>
 8005094:	e08d      	b.n	80051b2 <HAL_RCC_OscConfig+0x86a>
 8005096:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800509a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800509e:	2201      	movs	r2, #1
 80050a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050a6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	fa93 f2a3 	rbit	r2, r3
 80050b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050b4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80050b8:	601a      	str	r2, [r3, #0]
  return result;
 80050ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80050c2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050c4:	fab3 f383 	clz	r3, r3
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	461a      	mov	r2, r3
 80050cc:	4b5d      	ldr	r3, [pc, #372]	; (8005244 <HAL_RCC_OscConfig+0x8fc>)
 80050ce:	4413      	add	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	461a      	mov	r2, r3
 80050d4:	2300      	movs	r3, #0
 80050d6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d8:	f7fd f9aa 	bl	8002430 <HAL_GetTick>
 80050dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050e0:	e00a      	b.n	80050f8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050e2:	f7fd f9a5 	bl	8002430 <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d902      	bls.n	80050f8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	f000 bc75 	b.w	80059e2 <HAL_RCC_OscConfig+0x109a>
 80050f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050fc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005100:	2202      	movs	r2, #2
 8005102:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005104:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005108:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	fa93 f2a3 	rbit	r2, r3
 8005112:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005116:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005120:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005124:	2202      	movs	r2, #2
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800512c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	fa93 f2a3 	rbit	r2, r3
 8005136:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800513a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005144:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005148:	2202      	movs	r2, #2
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005150:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	fa93 f2a3 	rbit	r2, r3
 800515a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800515e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005162:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005164:	4b36      	ldr	r3, [pc, #216]	; (8005240 <HAL_RCC_OscConfig+0x8f8>)
 8005166:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005168:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800516c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005170:	2102      	movs	r1, #2
 8005172:	6019      	str	r1, [r3, #0]
 8005174:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005178:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	fa93 f1a3 	rbit	r1, r3
 8005182:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005186:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800518a:	6019      	str	r1, [r3, #0]
  return result;
 800518c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005190:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	fab3 f383 	clz	r3, r3
 800519a:	b2db      	uxtb	r3, r3
 800519c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	f003 031f 	and.w	r3, r3, #31
 80051a6:	2101      	movs	r1, #1
 80051a8:	fa01 f303 	lsl.w	r3, r1, r3
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d197      	bne.n	80050e2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0304 	and.w	r3, r3, #4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f000 81a5 	beq.w	8005512 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051c8:	2300      	movs	r3, #0
 80051ca:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ce:	4b1c      	ldr	r3, [pc, #112]	; (8005240 <HAL_RCC_OscConfig+0x8f8>)
 80051d0:	69db      	ldr	r3, [r3, #28]
 80051d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d116      	bne.n	8005208 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051da:	4b19      	ldr	r3, [pc, #100]	; (8005240 <HAL_RCC_OscConfig+0x8f8>)
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	4a18      	ldr	r2, [pc, #96]	; (8005240 <HAL_RCC_OscConfig+0x8f8>)
 80051e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051e4:	61d3      	str	r3, [r2, #28]
 80051e6:	4b16      	ldr	r3, [pc, #88]	; (8005240 <HAL_RCC_OscConfig+0x8f8>)
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80051ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005200:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005202:	2301      	movs	r3, #1
 8005204:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005208:	4b0f      	ldr	r3, [pc, #60]	; (8005248 <HAL_RCC_OscConfig+0x900>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005210:	2b00      	cmp	r3, #0
 8005212:	d121      	bne.n	8005258 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005214:	4b0c      	ldr	r3, [pc, #48]	; (8005248 <HAL_RCC_OscConfig+0x900>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a0b      	ldr	r2, [pc, #44]	; (8005248 <HAL_RCC_OscConfig+0x900>)
 800521a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800521e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005220:	f7fd f906 	bl	8002430 <HAL_GetTick>
 8005224:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005228:	e010      	b.n	800524c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800522a:	f7fd f901 	bl	8002430 <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b64      	cmp	r3, #100	; 0x64
 8005238:	d908      	bls.n	800524c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e3d1      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
 800523e:	bf00      	nop
 8005240:	40021000 	.word	0x40021000
 8005244:	10908120 	.word	0x10908120
 8005248:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800524c:	4b8d      	ldr	r3, [pc, #564]	; (8005484 <HAL_RCC_OscConfig+0xb3c>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0e8      	beq.n	800522a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005258:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800525c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d106      	bne.n	8005276 <HAL_RCC_OscConfig+0x92e>
 8005268:	4b87      	ldr	r3, [pc, #540]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	4a86      	ldr	r2, [pc, #536]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 800526e:	f043 0301 	orr.w	r3, r3, #1
 8005272:	6213      	str	r3, [r2, #32]
 8005274:	e035      	b.n	80052e2 <HAL_RCC_OscConfig+0x99a>
 8005276:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800527a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10c      	bne.n	80052a0 <HAL_RCC_OscConfig+0x958>
 8005286:	4b80      	ldr	r3, [pc, #512]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	4a7f      	ldr	r2, [pc, #508]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 800528c:	f023 0301 	bic.w	r3, r3, #1
 8005290:	6213      	str	r3, [r2, #32]
 8005292:	4b7d      	ldr	r3, [pc, #500]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	4a7c      	ldr	r2, [pc, #496]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 8005298:	f023 0304 	bic.w	r3, r3, #4
 800529c:	6213      	str	r3, [r2, #32]
 800529e:	e020      	b.n	80052e2 <HAL_RCC_OscConfig+0x99a>
 80052a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052a4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	2b05      	cmp	r3, #5
 80052ae:	d10c      	bne.n	80052ca <HAL_RCC_OscConfig+0x982>
 80052b0:	4b75      	ldr	r3, [pc, #468]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	4a74      	ldr	r2, [pc, #464]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052b6:	f043 0304 	orr.w	r3, r3, #4
 80052ba:	6213      	str	r3, [r2, #32]
 80052bc:	4b72      	ldr	r3, [pc, #456]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	4a71      	ldr	r2, [pc, #452]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052c2:	f043 0301 	orr.w	r3, r3, #1
 80052c6:	6213      	str	r3, [r2, #32]
 80052c8:	e00b      	b.n	80052e2 <HAL_RCC_OscConfig+0x99a>
 80052ca:	4b6f      	ldr	r3, [pc, #444]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	4a6e      	ldr	r2, [pc, #440]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052d0:	f023 0301 	bic.w	r3, r3, #1
 80052d4:	6213      	str	r3, [r2, #32]
 80052d6:	4b6c      	ldr	r3, [pc, #432]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	4a6b      	ldr	r2, [pc, #428]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80052dc:	f023 0304 	bic.w	r3, r3, #4
 80052e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 8081 	beq.w	80053f6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052f4:	f7fd f89c 	bl	8002430 <HAL_GetTick>
 80052f8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052fc:	e00b      	b.n	8005316 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052fe:	f7fd f897 	bl	8002430 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f241 3288 	movw	r2, #5000	; 0x1388
 800530e:	4293      	cmp	r3, r2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e365      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
 8005316:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800531a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800531e:	2202      	movs	r2, #2
 8005320:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005322:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005326:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	fa93 f2a3 	rbit	r2, r3
 8005330:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005334:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800533e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005342:	2202      	movs	r2, #2
 8005344:	601a      	str	r2, [r3, #0]
 8005346:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800534a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	fa93 f2a3 	rbit	r2, r3
 8005354:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005358:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800535c:	601a      	str	r2, [r3, #0]
  return result;
 800535e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005362:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005366:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005368:	fab3 f383 	clz	r3, r3
 800536c:	b2db      	uxtb	r3, r3
 800536e:	095b      	lsrs	r3, r3, #5
 8005370:	b2db      	uxtb	r3, r3
 8005372:	f043 0302 	orr.w	r3, r3, #2
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d102      	bne.n	8005382 <HAL_RCC_OscConfig+0xa3a>
 800537c:	4b42      	ldr	r3, [pc, #264]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	e013      	b.n	80053aa <HAL_RCC_OscConfig+0xa62>
 8005382:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005386:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800538a:	2202      	movs	r2, #2
 800538c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800538e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005392:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	fa93 f2a3 	rbit	r2, r3
 800539c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053a0:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	4b38      	ldr	r3, [pc, #224]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053ae:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80053b2:	2102      	movs	r1, #2
 80053b4:	6011      	str	r1, [r2, #0]
 80053b6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053ba:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	fa92 f1a2 	rbit	r1, r2
 80053c4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053c8:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80053cc:	6011      	str	r1, [r2, #0]
  return result;
 80053ce:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053d2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80053d6:	6812      	ldr	r2, [r2, #0]
 80053d8:	fab2 f282 	clz	r2, r2
 80053dc:	b2d2      	uxtb	r2, r2
 80053de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053e2:	b2d2      	uxtb	r2, r2
 80053e4:	f002 021f 	and.w	r2, r2, #31
 80053e8:	2101      	movs	r1, #1
 80053ea:	fa01 f202 	lsl.w	r2, r1, r2
 80053ee:	4013      	ands	r3, r2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d084      	beq.n	80052fe <HAL_RCC_OscConfig+0x9b6>
 80053f4:	e083      	b.n	80054fe <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053f6:	f7fd f81b 	bl	8002430 <HAL_GetTick>
 80053fa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053fe:	e00b      	b.n	8005418 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005400:	f7fd f816 	bl	8002430 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005410:	4293      	cmp	r3, r2
 8005412:	d901      	bls.n	8005418 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e2e4      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
 8005418:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800541c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005420:	2202      	movs	r2, #2
 8005422:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005424:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005428:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	fa93 f2a3 	rbit	r2, r3
 8005432:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005436:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800543a:	601a      	str	r2, [r3, #0]
 800543c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005440:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005444:	2202      	movs	r2, #2
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800544c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	fa93 f2a3 	rbit	r2, r3
 8005456:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800545a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800545e:	601a      	str	r2, [r3, #0]
  return result;
 8005460:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005464:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005468:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800546a:	fab3 f383 	clz	r3, r3
 800546e:	b2db      	uxtb	r3, r3
 8005470:	095b      	lsrs	r3, r3, #5
 8005472:	b2db      	uxtb	r3, r3
 8005474:	f043 0302 	orr.w	r3, r3, #2
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d106      	bne.n	800548c <HAL_RCC_OscConfig+0xb44>
 800547e:	4b02      	ldr	r3, [pc, #8]	; (8005488 <HAL_RCC_OscConfig+0xb40>)
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	e017      	b.n	80054b4 <HAL_RCC_OscConfig+0xb6c>
 8005484:	40007000 	.word	0x40007000
 8005488:	40021000 	.word	0x40021000
 800548c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005490:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005494:	2202      	movs	r2, #2
 8005496:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005498:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800549c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	fa93 f2a3 	rbit	r2, r3
 80054a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054aa:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80054ae:	601a      	str	r2, [r3, #0]
 80054b0:	4bb3      	ldr	r3, [pc, #716]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80054b8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80054bc:	2102      	movs	r1, #2
 80054be:	6011      	str	r1, [r2, #0]
 80054c0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80054c4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80054c8:	6812      	ldr	r2, [r2, #0]
 80054ca:	fa92 f1a2 	rbit	r1, r2
 80054ce:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80054d2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80054d6:	6011      	str	r1, [r2, #0]
  return result;
 80054d8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80054dc:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80054e0:	6812      	ldr	r2, [r2, #0]
 80054e2:	fab2 f282 	clz	r2, r2
 80054e6:	b2d2      	uxtb	r2, r2
 80054e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054ec:	b2d2      	uxtb	r2, r2
 80054ee:	f002 021f 	and.w	r2, r2, #31
 80054f2:	2101      	movs	r1, #1
 80054f4:	fa01 f202 	lsl.w	r2, r1, r2
 80054f8:	4013      	ands	r3, r2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d180      	bne.n	8005400 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80054fe:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8005502:	2b01      	cmp	r3, #1
 8005504:	d105      	bne.n	8005512 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005506:	4b9e      	ldr	r3, [pc, #632]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	4a9d      	ldr	r2, [pc, #628]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 800550c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005510:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005512:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005516:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	2b00      	cmp	r3, #0
 8005520:	f000 825e 	beq.w	80059e0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005524:	4b96      	ldr	r3, [pc, #600]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f003 030c 	and.w	r3, r3, #12
 800552c:	2b08      	cmp	r3, #8
 800552e:	f000 821f 	beq.w	8005970 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005532:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005536:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	2b02      	cmp	r3, #2
 8005540:	f040 8170 	bne.w	8005824 <HAL_RCC_OscConfig+0xedc>
 8005544:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005548:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800554c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005550:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005552:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005556:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	fa93 f2a3 	rbit	r2, r3
 8005560:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005564:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005568:	601a      	str	r2, [r3, #0]
  return result;
 800556a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800556e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005572:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005574:	fab3 f383 	clz	r3, r3
 8005578:	b2db      	uxtb	r3, r3
 800557a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800557e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	461a      	mov	r2, r3
 8005586:	2300      	movs	r3, #0
 8005588:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800558a:	f7fc ff51 	bl	8002430 <HAL_GetTick>
 800558e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005592:	e009      	b.n	80055a8 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005594:	f7fc ff4c 	bl	8002430 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d901      	bls.n	80055a8 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e21c      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
 80055a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055ac:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80055b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055ba:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	fa93 f2a3 	rbit	r2, r3
 80055c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055c8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80055cc:	601a      	str	r2, [r3, #0]
  return result;
 80055ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055d2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80055d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055d8:	fab3 f383 	clz	r3, r3
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	095b      	lsrs	r3, r3, #5
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	f043 0301 	orr.w	r3, r3, #1
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d102      	bne.n	80055f2 <HAL_RCC_OscConfig+0xcaa>
 80055ec:	4b64      	ldr	r3, [pc, #400]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	e027      	b.n	8005642 <HAL_RCC_OscConfig+0xcfa>
 80055f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055f6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80055fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005600:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005604:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	fa93 f2a3 	rbit	r2, r3
 800560e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005612:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005616:	601a      	str	r2, [r3, #0]
 8005618:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800561c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005620:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005624:	601a      	str	r2, [r3, #0]
 8005626:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800562a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	fa93 f2a3 	rbit	r2, r3
 8005634:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005638:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800563c:	601a      	str	r2, [r3, #0]
 800563e:	4b50      	ldr	r3, [pc, #320]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 8005640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005642:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005646:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800564a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800564e:	6011      	str	r1, [r2, #0]
 8005650:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005654:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005658:	6812      	ldr	r2, [r2, #0]
 800565a:	fa92 f1a2 	rbit	r1, r2
 800565e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005662:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005666:	6011      	str	r1, [r2, #0]
  return result;
 8005668:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800566c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005670:	6812      	ldr	r2, [r2, #0]
 8005672:	fab2 f282 	clz	r2, r2
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	f042 0220 	orr.w	r2, r2, #32
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	f002 021f 	and.w	r2, r2, #31
 8005682:	2101      	movs	r1, #1
 8005684:	fa01 f202 	lsl.w	r2, r1, r2
 8005688:	4013      	ands	r3, r2
 800568a:	2b00      	cmp	r3, #0
 800568c:	d182      	bne.n	8005594 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800568e:	4b3c      	ldr	r3, [pc, #240]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 8005690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005692:	f023 020f 	bic.w	r2, r3, #15
 8005696:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800569a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	4937      	ldr	r1, [pc, #220]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80056a8:	4b35      	ldr	r3, [pc, #212]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80056b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	6a19      	ldr	r1, [r3, #32]
 80056bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69db      	ldr	r3, [r3, #28]
 80056c8:	430b      	orrs	r3, r1
 80056ca:	492d      	ldr	r1, [pc, #180]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	604b      	str	r3, [r1, #4]
 80056d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056d4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80056d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056e2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	fa93 f2a3 	rbit	r2, r3
 80056ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056f0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80056f4:	601a      	str	r2, [r3, #0]
  return result;
 80056f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056fa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80056fe:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005700:	fab3 f383 	clz	r3, r3
 8005704:	b2db      	uxtb	r3, r3
 8005706:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800570a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	461a      	mov	r2, r3
 8005712:	2301      	movs	r3, #1
 8005714:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005716:	f7fc fe8b 	bl	8002430 <HAL_GetTick>
 800571a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800571e:	e009      	b.n	8005734 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005720:	f7fc fe86 	bl	8002430 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b02      	cmp	r3, #2
 800572e:	d901      	bls.n	8005734 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e156      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
 8005734:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005738:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800573c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005740:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005742:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005746:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	fa93 f2a3 	rbit	r2, r3
 8005750:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005754:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005758:	601a      	str	r2, [r3, #0]
  return result;
 800575a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800575e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005762:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005764:	fab3 f383 	clz	r3, r3
 8005768:	b2db      	uxtb	r3, r3
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	b2db      	uxtb	r3, r3
 800576e:	f043 0301 	orr.w	r3, r3, #1
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b01      	cmp	r3, #1
 8005776:	d105      	bne.n	8005784 <HAL_RCC_OscConfig+0xe3c>
 8005778:	4b01      	ldr	r3, [pc, #4]	; (8005780 <HAL_RCC_OscConfig+0xe38>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	e02a      	b.n	80057d4 <HAL_RCC_OscConfig+0xe8c>
 800577e:	bf00      	nop
 8005780:	40021000 	.word	0x40021000
 8005784:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005788:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800578c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005790:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005792:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005796:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	fa93 f2a3 	rbit	r2, r3
 80057a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057a4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057ae:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80057b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057b6:	601a      	str	r2, [r3, #0]
 80057b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057bc:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	fa93 f2a3 	rbit	r2, r3
 80057c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057ca:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80057ce:	601a      	str	r2, [r3, #0]
 80057d0:	4b86      	ldr	r3, [pc, #536]	; (80059ec <HAL_RCC_OscConfig+0x10a4>)
 80057d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80057d8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80057dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80057e0:	6011      	str	r1, [r2, #0]
 80057e2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80057e6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80057ea:	6812      	ldr	r2, [r2, #0]
 80057ec:	fa92 f1a2 	rbit	r1, r2
 80057f0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80057f4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80057f8:	6011      	str	r1, [r2, #0]
  return result;
 80057fa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80057fe:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8005802:	6812      	ldr	r2, [r2, #0]
 8005804:	fab2 f282 	clz	r2, r2
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	f042 0220 	orr.w	r2, r2, #32
 800580e:	b2d2      	uxtb	r2, r2
 8005810:	f002 021f 	and.w	r2, r2, #31
 8005814:	2101      	movs	r1, #1
 8005816:	fa01 f202 	lsl.w	r2, r1, r2
 800581a:	4013      	ands	r3, r2
 800581c:	2b00      	cmp	r3, #0
 800581e:	f43f af7f 	beq.w	8005720 <HAL_RCC_OscConfig+0xdd8>
 8005822:	e0dd      	b.n	80059e0 <HAL_RCC_OscConfig+0x1098>
 8005824:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005828:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800582c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005830:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005832:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005836:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	fa93 f2a3 	rbit	r2, r3
 8005840:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005844:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005848:	601a      	str	r2, [r3, #0]
  return result;
 800584a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800584e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005852:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005854:	fab3 f383 	clz	r3, r3
 8005858:	b2db      	uxtb	r3, r3
 800585a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800585e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	461a      	mov	r2, r3
 8005866:	2300      	movs	r3, #0
 8005868:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800586a:	f7fc fde1 	bl	8002430 <HAL_GetTick>
 800586e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005872:	e009      	b.n	8005888 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005874:	f7fc fddc 	bl	8002430 <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	2b02      	cmp	r3, #2
 8005882:	d901      	bls.n	8005888 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e0ac      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
 8005888:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800588c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005890:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005894:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005896:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800589a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	fa93 f2a3 	rbit	r2, r3
 80058a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058a8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80058ac:	601a      	str	r2, [r3, #0]
  return result;
 80058ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058b2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80058b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058b8:	fab3 f383 	clz	r3, r3
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	f043 0301 	orr.w	r3, r3, #1
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d102      	bne.n	80058d2 <HAL_RCC_OscConfig+0xf8a>
 80058cc:	4b47      	ldr	r3, [pc, #284]	; (80059ec <HAL_RCC_OscConfig+0x10a4>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	e027      	b.n	8005922 <HAL_RCC_OscConfig+0xfda>
 80058d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058d6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80058da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058e4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	fa93 f2a3 	rbit	r2, r3
 80058ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058f2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058fc:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005900:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800590a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	fa93 f2a3 	rbit	r2, r3
 8005914:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005918:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	4b33      	ldr	r3, [pc, #204]	; (80059ec <HAL_RCC_OscConfig+0x10a4>)
 8005920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005922:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005926:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800592a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800592e:	6011      	str	r1, [r2, #0]
 8005930:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005934:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005938:	6812      	ldr	r2, [r2, #0]
 800593a:	fa92 f1a2 	rbit	r1, r2
 800593e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005942:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8005946:	6011      	str	r1, [r2, #0]
  return result;
 8005948:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800594c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8005950:	6812      	ldr	r2, [r2, #0]
 8005952:	fab2 f282 	clz	r2, r2
 8005956:	b2d2      	uxtb	r2, r2
 8005958:	f042 0220 	orr.w	r2, r2, #32
 800595c:	b2d2      	uxtb	r2, r2
 800595e:	f002 021f 	and.w	r2, r2, #31
 8005962:	2101      	movs	r1, #1
 8005964:	fa01 f202 	lsl.w	r2, r1, r2
 8005968:	4013      	ands	r3, r2
 800596a:	2b00      	cmp	r3, #0
 800596c:	d182      	bne.n	8005874 <HAL_RCC_OscConfig+0xf2c>
 800596e:	e037      	b.n	80059e0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005970:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005974:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d101      	bne.n	8005984 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e02e      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005984:	4b19      	ldr	r3, [pc, #100]	; (80059ec <HAL_RCC_OscConfig+0x10a4>)
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800598c:	4b17      	ldr	r3, [pc, #92]	; (80059ec <HAL_RCC_OscConfig+0x10a4>)
 800598e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005990:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005994:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005998:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800599c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	69db      	ldr	r3, [r3, #28]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d117      	bne.n	80059dc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80059ac:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80059b0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80059b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059b8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d10b      	bne.n	80059dc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80059c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059c8:	f003 020f 	and.w	r2, r3, #15
 80059cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059d0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80059d8:	429a      	cmp	r2, r3
 80059da:	d001      	beq.n	80059e0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e000      	b.n	80059e2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	40021000 	.word	0x40021000

080059f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b09e      	sub	sp, #120	; 0x78
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80059fa:	2300      	movs	r3, #0
 80059fc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e162      	b.n	8005cce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a08:	4b90      	ldr	r3, [pc, #576]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0307 	and.w	r3, r3, #7
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d910      	bls.n	8005a38 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a16:	4b8d      	ldr	r3, [pc, #564]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f023 0207 	bic.w	r2, r3, #7
 8005a1e:	498b      	ldr	r1, [pc, #556]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a26:	4b89      	ldr	r3, [pc, #548]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0307 	and.w	r3, r3, #7
 8005a2e:	683a      	ldr	r2, [r7, #0]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d001      	beq.n	8005a38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e14a      	b.n	8005cce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d008      	beq.n	8005a56 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a44:	4b82      	ldr	r3, [pc, #520]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	497f      	ldr	r1, [pc, #508]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 80dc 	beq.w	8005c1c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d13c      	bne.n	8005ae6 <HAL_RCC_ClockConfig+0xf6>
 8005a6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a70:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a74:	fa93 f3a3 	rbit	r3, r3
 8005a78:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005a7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a7c:	fab3 f383 	clz	r3, r3
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	095b      	lsrs	r3, r3, #5
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	f043 0301 	orr.w	r3, r3, #1
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d102      	bne.n	8005a96 <HAL_RCC_ClockConfig+0xa6>
 8005a90:	4b6f      	ldr	r3, [pc, #444]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	e00f      	b.n	8005ab6 <HAL_RCC_ClockConfig+0xc6>
 8005a96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a9a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a9e:	fa93 f3a3 	rbit	r3, r3
 8005aa2:	667b      	str	r3, [r7, #100]	; 0x64
 8005aa4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005aa8:	663b      	str	r3, [r7, #96]	; 0x60
 8005aaa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005aac:	fa93 f3a3 	rbit	r3, r3
 8005ab0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ab2:	4b67      	ldr	r3, [pc, #412]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005aba:	65ba      	str	r2, [r7, #88]	; 0x58
 8005abc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005abe:	fa92 f2a2 	rbit	r2, r2
 8005ac2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005ac4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005ac6:	fab2 f282 	clz	r2, r2
 8005aca:	b2d2      	uxtb	r2, r2
 8005acc:	f042 0220 	orr.w	r2, r2, #32
 8005ad0:	b2d2      	uxtb	r2, r2
 8005ad2:	f002 021f 	and.w	r2, r2, #31
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	fa01 f202 	lsl.w	r2, r1, r2
 8005adc:	4013      	ands	r3, r2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d17b      	bne.n	8005bda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e0f3      	b.n	8005cce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d13c      	bne.n	8005b68 <HAL_RCC_ClockConfig+0x178>
 8005aee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005af2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005af6:	fa93 f3a3 	rbit	r3, r3
 8005afa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005afc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005afe:	fab3 f383 	clz	r3, r3
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	095b      	lsrs	r3, r3, #5
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	f043 0301 	orr.w	r3, r3, #1
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d102      	bne.n	8005b18 <HAL_RCC_ClockConfig+0x128>
 8005b12:	4b4f      	ldr	r3, [pc, #316]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	e00f      	b.n	8005b38 <HAL_RCC_ClockConfig+0x148>
 8005b18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b1c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b20:	fa93 f3a3 	rbit	r3, r3
 8005b24:	647b      	str	r3, [r7, #68]	; 0x44
 8005b26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b2a:	643b      	str	r3, [r7, #64]	; 0x40
 8005b2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b2e:	fa93 f3a3 	rbit	r3, r3
 8005b32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b34:	4b46      	ldr	r3, [pc, #280]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b38:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b3c:	63ba      	str	r2, [r7, #56]	; 0x38
 8005b3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b40:	fa92 f2a2 	rbit	r2, r2
 8005b44:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005b46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b48:	fab2 f282 	clz	r2, r2
 8005b4c:	b2d2      	uxtb	r2, r2
 8005b4e:	f042 0220 	orr.w	r2, r2, #32
 8005b52:	b2d2      	uxtb	r2, r2
 8005b54:	f002 021f 	and.w	r2, r2, #31
 8005b58:	2101      	movs	r1, #1
 8005b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b5e:	4013      	ands	r3, r2
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d13a      	bne.n	8005bda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e0b2      	b.n	8005cce <HAL_RCC_ClockConfig+0x2de>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6e:	fa93 f3a3 	rbit	r3, r3
 8005b72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b76:	fab3 f383 	clz	r3, r3
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f043 0301 	orr.w	r3, r3, #1
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d102      	bne.n	8005b90 <HAL_RCC_ClockConfig+0x1a0>
 8005b8a:	4b31      	ldr	r3, [pc, #196]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	e00d      	b.n	8005bac <HAL_RCC_ClockConfig+0x1bc>
 8005b90:	2302      	movs	r3, #2
 8005b92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b96:	fa93 f3a3 	rbit	r3, r3
 8005b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	623b      	str	r3, [r7, #32]
 8005ba0:	6a3b      	ldr	r3, [r7, #32]
 8005ba2:	fa93 f3a3 	rbit	r3, r3
 8005ba6:	61fb      	str	r3, [r7, #28]
 8005ba8:	4b29      	ldr	r3, [pc, #164]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bac:	2202      	movs	r2, #2
 8005bae:	61ba      	str	r2, [r7, #24]
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	fa92 f2a2 	rbit	r2, r2
 8005bb6:	617a      	str	r2, [r7, #20]
  return result;
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	fab2 f282 	clz	r2, r2
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	f042 0220 	orr.w	r2, r2, #32
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	f002 021f 	and.w	r2, r2, #31
 8005bca:	2101      	movs	r1, #1
 8005bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d101      	bne.n	8005bda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e079      	b.n	8005cce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bda:	4b1d      	ldr	r3, [pc, #116]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	f023 0203 	bic.w	r2, r3, #3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	491a      	ldr	r1, [pc, #104]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bec:	f7fc fc20 	bl	8002430 <HAL_GetTick>
 8005bf0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bf2:	e00a      	b.n	8005c0a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bf4:	f7fc fc1c 	bl	8002430 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e061      	b.n	8005cce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c0a:	4b11      	ldr	r3, [pc, #68]	; (8005c50 <HAL_RCC_ClockConfig+0x260>)
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f003 020c 	and.w	r2, r3, #12
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d1eb      	bne.n	8005bf4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c1c:	4b0b      	ldr	r3, [pc, #44]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d214      	bcs.n	8005c54 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c2a:	4b08      	ldr	r3, [pc, #32]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f023 0207 	bic.w	r2, r3, #7
 8005c32:	4906      	ldr	r1, [pc, #24]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c3a:	4b04      	ldr	r3, [pc, #16]	; (8005c4c <HAL_RCC_ClockConfig+0x25c>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0307 	and.w	r3, r3, #7
 8005c42:	683a      	ldr	r2, [r7, #0]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d005      	beq.n	8005c54 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e040      	b.n	8005cce <HAL_RCC_ClockConfig+0x2de>
 8005c4c:	40022000 	.word	0x40022000
 8005c50:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0304 	and.w	r3, r3, #4
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d008      	beq.n	8005c72 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c60:	4b1d      	ldr	r3, [pc, #116]	; (8005cd8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	491a      	ldr	r1, [pc, #104]	; (8005cd8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d009      	beq.n	8005c92 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c7e:	4b16      	ldr	r3, [pc, #88]	; (8005cd8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	4912      	ldr	r1, [pc, #72]	; (8005cd8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005c92:	f000 f829 	bl	8005ce8 <HAL_RCC_GetSysClockFreq>
 8005c96:	4601      	mov	r1, r0
 8005c98:	4b0f      	ldr	r3, [pc, #60]	; (8005cd8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ca0:	22f0      	movs	r2, #240	; 0xf0
 8005ca2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	fa92 f2a2 	rbit	r2, r2
 8005caa:	60fa      	str	r2, [r7, #12]
  return result;
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	fab2 f282 	clz	r2, r2
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	40d3      	lsrs	r3, r2
 8005cb6:	4a09      	ldr	r2, [pc, #36]	; (8005cdc <HAL_RCC_ClockConfig+0x2ec>)
 8005cb8:	5cd3      	ldrb	r3, [r2, r3]
 8005cba:	fa21 f303 	lsr.w	r3, r1, r3
 8005cbe:	4a08      	ldr	r2, [pc, #32]	; (8005ce0 <HAL_RCC_ClockConfig+0x2f0>)
 8005cc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005cc2:	4b08      	ldr	r3, [pc, #32]	; (8005ce4 <HAL_RCC_ClockConfig+0x2f4>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7fc fb6e 	bl	80023a8 <HAL_InitTick>
  
  return HAL_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3778      	adds	r7, #120	; 0x78
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	40021000 	.word	0x40021000
 8005cdc:	0800a078 	.word	0x0800a078
 8005ce0:	20000000 	.word	0x20000000
 8005ce4:	20000004 	.word	0x20000004

08005ce8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b08b      	sub	sp, #44	; 0x2c
 8005cec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61fb      	str	r3, [r7, #28]
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	61bb      	str	r3, [r7, #24]
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005d02:	4b2a      	ldr	r3, [pc, #168]	; (8005dac <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	f003 030c 	and.w	r3, r3, #12
 8005d0e:	2b04      	cmp	r3, #4
 8005d10:	d002      	beq.n	8005d18 <HAL_RCC_GetSysClockFreq+0x30>
 8005d12:	2b08      	cmp	r3, #8
 8005d14:	d003      	beq.n	8005d1e <HAL_RCC_GetSysClockFreq+0x36>
 8005d16:	e03f      	b.n	8005d98 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d18:	4b25      	ldr	r3, [pc, #148]	; (8005db0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d1a:	623b      	str	r3, [r7, #32]
      break;
 8005d1c:	e03f      	b.n	8005d9e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005d24:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005d28:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	fa92 f2a2 	rbit	r2, r2
 8005d30:	607a      	str	r2, [r7, #4]
  return result;
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	fab2 f282 	clz	r2, r2
 8005d38:	b2d2      	uxtb	r2, r2
 8005d3a:	40d3      	lsrs	r3, r2
 8005d3c:	4a1d      	ldr	r2, [pc, #116]	; (8005db4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d3e:	5cd3      	ldrb	r3, [r2, r3]
 8005d40:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d42:	4b1a      	ldr	r3, [pc, #104]	; (8005dac <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	220f      	movs	r2, #15
 8005d4c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	fa92 f2a2 	rbit	r2, r2
 8005d54:	60fa      	str	r2, [r7, #12]
  return result;
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	fab2 f282 	clz	r2, r2
 8005d5c:	b2d2      	uxtb	r2, r2
 8005d5e:	40d3      	lsrs	r3, r2
 8005d60:	4a15      	ldr	r2, [pc, #84]	; (8005db8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d62:	5cd3      	ldrb	r3, [r2, r3]
 8005d64:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d008      	beq.n	8005d82 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d70:	4a0f      	ldr	r2, [pc, #60]	; (8005db0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	fb02 f303 	mul.w	r3, r2, r3
 8005d7e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d80:	e007      	b.n	8005d92 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d82:	4a0b      	ldr	r2, [pc, #44]	; (8005db0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	fb02 f303 	mul.w	r3, r2, r3
 8005d90:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d94:	623b      	str	r3, [r7, #32]
      break;
 8005d96:	e002      	b.n	8005d9e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d98:	4b05      	ldr	r3, [pc, #20]	; (8005db0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d9a:	623b      	str	r3, [r7, #32]
      break;
 8005d9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	372c      	adds	r7, #44	; 0x2c
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	40021000 	.word	0x40021000
 8005db0:	007a1200 	.word	0x007a1200
 8005db4:	0800a090 	.word	0x0800a090
 8005db8:	0800a0a0 	.word	0x0800a0a0

08005dbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dc0:	4b03      	ldr	r3, [pc, #12]	; (8005dd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	20000000 	.word	0x20000000

08005dd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005dda:	f7ff ffef 	bl	8005dbc <HAL_RCC_GetHCLKFreq>
 8005dde:	4601      	mov	r1, r0
 8005de0:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005de8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005dec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	fa92 f2a2 	rbit	r2, r2
 8005df4:	603a      	str	r2, [r7, #0]
  return result;
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	fab2 f282 	clz	r2, r2
 8005dfc:	b2d2      	uxtb	r2, r2
 8005dfe:	40d3      	lsrs	r3, r2
 8005e00:	4a04      	ldr	r2, [pc, #16]	; (8005e14 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005e02:	5cd3      	ldrb	r3, [r2, r3]
 8005e04:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	40021000 	.word	0x40021000
 8005e14:	0800a088 	.word	0x0800a088

08005e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005e1e:	f7ff ffcd 	bl	8005dbc <HAL_RCC_GetHCLKFreq>
 8005e22:	4601      	mov	r1, r0
 8005e24:	4b0b      	ldr	r3, [pc, #44]	; (8005e54 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005e2c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005e30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	fa92 f2a2 	rbit	r2, r2
 8005e38:	603a      	str	r2, [r7, #0]
  return result;
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	fab2 f282 	clz	r2, r2
 8005e40:	b2d2      	uxtb	r2, r2
 8005e42:	40d3      	lsrs	r3, r2
 8005e44:	4a04      	ldr	r2, [pc, #16]	; (8005e58 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005e46:	5cd3      	ldrb	r3, [r2, r3]
 8005e48:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	40021000 	.word	0x40021000
 8005e58:	0800a088 	.word	0x0800a088

08005e5c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b092      	sub	sp, #72	; 0x48
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 80d4 	beq.w	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e80:	4b4e      	ldr	r3, [pc, #312]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10e      	bne.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e8c:	4b4b      	ldr	r3, [pc, #300]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	4a4a      	ldr	r2, [pc, #296]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e96:	61d3      	str	r3, [r2, #28]
 8005e98:	4b48      	ldr	r3, [pc, #288]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e9a:	69db      	ldr	r3, [r3, #28]
 8005e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ea0:	60bb      	str	r3, [r7, #8]
 8005ea2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eaa:	4b45      	ldr	r3, [pc, #276]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d118      	bne.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eb6:	4b42      	ldr	r3, [pc, #264]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a41      	ldr	r2, [pc, #260]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ec0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ec2:	f7fc fab5 	bl	8002430 <HAL_GetTick>
 8005ec6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ec8:	e008      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eca:	f7fc fab1 	bl	8002430 <HAL_GetTick>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	2b64      	cmp	r3, #100	; 0x64
 8005ed6:	d901      	bls.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e1d6      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005edc:	4b38      	ldr	r3, [pc, #224]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0f0      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ee8:	4b34      	ldr	r3, [pc, #208]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005eea:	6a1b      	ldr	r3, [r3, #32]
 8005eec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ef0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 8084 	beq.w	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f02:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d07c      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f08:	4b2c      	ldr	r3, [pc, #176]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f0a:	6a1b      	ldr	r3, [r3, #32]
 8005f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f16:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f1a:	fa93 f3a3 	rbit	r3, r3
 8005f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f22:	fab3 f383 	clz	r3, r3
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	461a      	mov	r2, r3
 8005f2a:	4b26      	ldr	r3, [pc, #152]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f2c:	4413      	add	r3, r2
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	461a      	mov	r2, r3
 8005f32:	2301      	movs	r3, #1
 8005f34:	6013      	str	r3, [r2, #0]
 8005f36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f3e:	fa93 f3a3 	rbit	r3, r3
 8005f42:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f46:	fab3 f383 	clz	r3, r3
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	4b1d      	ldr	r3, [pc, #116]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f50:	4413      	add	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	461a      	mov	r2, r3
 8005f56:	2300      	movs	r3, #0
 8005f58:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f5a:	4a18      	ldr	r2, [pc, #96]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d04b      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f6a:	f7fc fa61 	bl	8002430 <HAL_GetTick>
 8005f6e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f70:	e00a      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f72:	f7fc fa5d 	bl	8002430 <HAL_GetTick>
 8005f76:	4602      	mov	r2, r0
 8005f78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e180      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005f88:	2302      	movs	r3, #2
 8005f8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8e:	fa93 f3a3 	rbit	r3, r3
 8005f92:	627b      	str	r3, [r7, #36]	; 0x24
 8005f94:	2302      	movs	r3, #2
 8005f96:	623b      	str	r3, [r7, #32]
 8005f98:	6a3b      	ldr	r3, [r7, #32]
 8005f9a:	fa93 f3a3 	rbit	r3, r3
 8005f9e:	61fb      	str	r3, [r7, #28]
  return result;
 8005fa0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fa2:	fab3 f383 	clz	r3, r3
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	095b      	lsrs	r3, r3, #5
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	f043 0302 	orr.w	r3, r3, #2
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d108      	bne.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005fb6:	4b01      	ldr	r3, [pc, #4]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	e00d      	b.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005fbc:	40021000 	.word	0x40021000
 8005fc0:	40007000 	.word	0x40007000
 8005fc4:	10908100 	.word	0x10908100
 8005fc8:	2302      	movs	r3, #2
 8005fca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	fa93 f3a3 	rbit	r3, r3
 8005fd2:	617b      	str	r3, [r7, #20]
 8005fd4:	4b9a      	ldr	r3, [pc, #616]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd8:	2202      	movs	r2, #2
 8005fda:	613a      	str	r2, [r7, #16]
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	fa92 f2a2 	rbit	r2, r2
 8005fe2:	60fa      	str	r2, [r7, #12]
  return result;
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	fab2 f282 	clz	r2, r2
 8005fea:	b2d2      	uxtb	r2, r2
 8005fec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ff0:	b2d2      	uxtb	r2, r2
 8005ff2:	f002 021f 	and.w	r2, r2, #31
 8005ff6:	2101      	movs	r1, #1
 8005ff8:	fa01 f202 	lsl.w	r2, r1, r2
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d0b7      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006002:	4b8f      	ldr	r3, [pc, #572]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	498c      	ldr	r1, [pc, #560]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006010:	4313      	orrs	r3, r2
 8006012:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006014:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006018:	2b01      	cmp	r3, #1
 800601a:	d105      	bne.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800601c:	4b88      	ldr	r3, [pc, #544]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800601e:	69db      	ldr	r3, [r3, #28]
 8006020:	4a87      	ldr	r2, [pc, #540]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006022:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006026:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 0301 	and.w	r3, r3, #1
 8006030:	2b00      	cmp	r3, #0
 8006032:	d008      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006034:	4b82      	ldr	r3, [pc, #520]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006038:	f023 0203 	bic.w	r2, r3, #3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	497f      	ldr	r1, [pc, #508]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006042:	4313      	orrs	r3, r2
 8006044:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0302 	and.w	r3, r3, #2
 800604e:	2b00      	cmp	r3, #0
 8006050:	d008      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006052:	4b7b      	ldr	r3, [pc, #492]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006056:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	4978      	ldr	r1, [pc, #480]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006060:	4313      	orrs	r3, r2
 8006062:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0304 	and.w	r3, r3, #4
 800606c:	2b00      	cmp	r3, #0
 800606e:	d008      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006070:	4b73      	ldr	r3, [pc, #460]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006074:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	4970      	ldr	r1, [pc, #448]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800607e:	4313      	orrs	r3, r2
 8006080:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0320 	and.w	r3, r3, #32
 800608a:	2b00      	cmp	r3, #0
 800608c:	d008      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800608e:	4b6c      	ldr	r3, [pc, #432]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006092:	f023 0210 	bic.w	r2, r3, #16
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	4969      	ldr	r1, [pc, #420]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800609c:	4313      	orrs	r3, r2
 800609e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d008      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80060ac:	4b64      	ldr	r3, [pc, #400]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060b8:	4961      	ldr	r1, [pc, #388]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060ba:	4313      	orrs	r3, r2
 80060bc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060ca:	4b5d      	ldr	r3, [pc, #372]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ce:	f023 0220 	bic.w	r2, r3, #32
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	495a      	ldr	r1, [pc, #360]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d008      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060e8:	4b55      	ldr	r3, [pc, #340]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ec:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f4:	4952      	ldr	r1, [pc, #328]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0308 	and.w	r3, r3, #8
 8006102:	2b00      	cmp	r3, #0
 8006104:	d008      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006106:	4b4e      	ldr	r3, [pc, #312]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	494b      	ldr	r1, [pc, #300]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006114:	4313      	orrs	r3, r2
 8006116:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0310 	and.w	r3, r3, #16
 8006120:	2b00      	cmp	r3, #0
 8006122:	d008      	beq.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006124:	4b46      	ldr	r3, [pc, #280]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006128:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	4943      	ldr	r1, [pc, #268]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006132:	4313      	orrs	r3, r2
 8006134:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800613e:	2b00      	cmp	r3, #0
 8006140:	d008      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006142:	4b3f      	ldr	r3, [pc, #252]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614e:	493c      	ldr	r1, [pc, #240]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006150:	4313      	orrs	r3, r2
 8006152:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615c:	2b00      	cmp	r3, #0
 800615e:	d008      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006160:	4b37      	ldr	r3, [pc, #220]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006164:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616c:	4934      	ldr	r1, [pc, #208]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800616e:	4313      	orrs	r3, r2
 8006170:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800617a:	2b00      	cmp	r3, #0
 800617c:	d008      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800617e:	4b30      	ldr	r3, [pc, #192]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006182:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618a:	492d      	ldr	r1, [pc, #180]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800618c:	4313      	orrs	r3, r2
 800618e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d008      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800619c:	4b28      	ldr	r3, [pc, #160]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800619e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a8:	4925      	ldr	r1, [pc, #148]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d008      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80061ba:	4b21      	ldr	r3, [pc, #132]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061be:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c6:	491e      	ldr	r1, [pc, #120]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d008      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80061d8:	4b19      	ldr	r3, [pc, #100]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061dc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e4:	4916      	ldr	r1, [pc, #88]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d008      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80061f6:	4b12      	ldr	r3, [pc, #72]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061fa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006202:	490f      	ldr	r1, [pc, #60]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006204:	4313      	orrs	r3, r2
 8006206:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d008      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006214:	4b0a      	ldr	r3, [pc, #40]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006218:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006220:	4907      	ldr	r1, [pc, #28]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006222:	4313      	orrs	r3, r2
 8006224:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00c      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006232:	4b03      	ldr	r3, [pc, #12]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006236:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	e002      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800623e:	bf00      	nop
 8006240:	40021000 	.word	0x40021000
 8006244:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006246:	4913      	ldr	r1, [pc, #76]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006248:	4313      	orrs	r3, r2
 800624a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d008      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006258:	4b0e      	ldr	r3, [pc, #56]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800625a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006264:	490b      	ldr	r1, [pc, #44]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006266:	4313      	orrs	r3, r2
 8006268:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d008      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8006276:	4b07      	ldr	r3, [pc, #28]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800627a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006282:	4904      	ldr	r1, [pc, #16]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006284:	4313      	orrs	r3, r2
 8006286:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3748      	adds	r7, #72	; 0x48
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	40021000 	.word	0x40021000

08006298 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e040      	b.n	800632c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d106      	bne.n	80062c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7fb fec6 	bl	800204c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2224      	movs	r2, #36	; 0x24
 80062c4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f022 0201 	bic.w	r2, r2, #1
 80062d4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f8b6 	bl	8006448 <UART_SetConfig>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d101      	bne.n	80062e6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e022      	b.n	800632c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f000 fa7e 	bl	80067f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006302:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689a      	ldr	r2, [r3, #8]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006312:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0201 	orr.w	r2, r2, #1
 8006322:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 fb05 	bl	8006934 <UART_CheckIdleState>
 800632a:	4603      	mov	r3, r0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b08a      	sub	sp, #40	; 0x28
 8006338:	af02      	add	r7, sp, #8
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	603b      	str	r3, [r7, #0]
 8006340:	4613      	mov	r3, r2
 8006342:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006348:	2b20      	cmp	r3, #32
 800634a:	d178      	bne.n	800643e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <HAL_UART_Transmit+0x24>
 8006352:	88fb      	ldrh	r3, [r7, #6]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d101      	bne.n	800635c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e071      	b.n	8006440 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2200      	movs	r2, #0
 8006360:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2221      	movs	r2, #33	; 0x21
 8006368:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800636a:	f7fc f861 	bl	8002430 <HAL_GetTick>
 800636e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	88fa      	ldrh	r2, [r7, #6]
 8006374:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	88fa      	ldrh	r2, [r7, #6]
 800637c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006388:	d108      	bne.n	800639c <HAL_UART_Transmit+0x68>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d104      	bne.n	800639c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006392:	2300      	movs	r3, #0
 8006394:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	61bb      	str	r3, [r7, #24]
 800639a:	e003      	b.n	80063a4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80063a4:	e030      	b.n	8006408 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2200      	movs	r2, #0
 80063ae:	2180      	movs	r1, #128	; 0x80
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 fb67 	bl	8006a84 <UART_WaitOnFlagUntilTimeout>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d004      	beq.n	80063c6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2220      	movs	r2, #32
 80063c0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e03c      	b.n	8006440 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10b      	bne.n	80063e4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	881a      	ldrh	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063d8:	b292      	uxth	r2, r2
 80063da:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	3302      	adds	r3, #2
 80063e0:	61bb      	str	r3, [r7, #24]
 80063e2:	e008      	b.n	80063f6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	781a      	ldrb	r2, [r3, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	b292      	uxth	r2, r2
 80063ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	3301      	adds	r3, #1
 80063f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	3b01      	subs	r3, #1
 8006400:	b29a      	uxth	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800640e:	b29b      	uxth	r3, r3
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1c8      	bne.n	80063a6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	9300      	str	r3, [sp, #0]
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	2200      	movs	r2, #0
 800641c:	2140      	movs	r1, #64	; 0x40
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f000 fb30 	bl	8006a84 <UART_WaitOnFlagUntilTimeout>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d004      	beq.n	8006434 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2220      	movs	r2, #32
 800642e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e005      	b.n	8006440 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2220      	movs	r2, #32
 8006438:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800643a:	2300      	movs	r3, #0
 800643c:	e000      	b.n	8006440 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800643e:	2302      	movs	r3, #2
  }
}
 8006440:	4618      	mov	r0, r3
 8006442:	3720      	adds	r7, #32
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b088      	sub	sp, #32
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006450:	2300      	movs	r3, #0
 8006452:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689a      	ldr	r2, [r3, #8]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	431a      	orrs	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	431a      	orrs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	4313      	orrs	r3, r2
 800646a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	4b92      	ldr	r3, [pc, #584]	; (80066bc <UART_SetConfig+0x274>)
 8006474:	4013      	ands	r3, r2
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	6812      	ldr	r2, [r2, #0]
 800647a:	6979      	ldr	r1, [r7, #20]
 800647c:	430b      	orrs	r3, r1
 800647e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	68da      	ldr	r2, [r3, #12]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a1b      	ldr	r3, [r3, #32]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	430a      	orrs	r2, r1
 80064b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a80      	ldr	r2, [pc, #512]	; (80066c0 <UART_SetConfig+0x278>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d120      	bne.n	8006506 <UART_SetConfig+0xbe>
 80064c4:	4b7f      	ldr	r3, [pc, #508]	; (80066c4 <UART_SetConfig+0x27c>)
 80064c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c8:	f003 0303 	and.w	r3, r3, #3
 80064cc:	2b03      	cmp	r3, #3
 80064ce:	d817      	bhi.n	8006500 <UART_SetConfig+0xb8>
 80064d0:	a201      	add	r2, pc, #4	; (adr r2, 80064d8 <UART_SetConfig+0x90>)
 80064d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d6:	bf00      	nop
 80064d8:	080064e9 	.word	0x080064e9
 80064dc:	080064f5 	.word	0x080064f5
 80064e0:	080064fb 	.word	0x080064fb
 80064e4:	080064ef 	.word	0x080064ef
 80064e8:	2301      	movs	r3, #1
 80064ea:	77fb      	strb	r3, [r7, #31]
 80064ec:	e0b5      	b.n	800665a <UART_SetConfig+0x212>
 80064ee:	2302      	movs	r3, #2
 80064f0:	77fb      	strb	r3, [r7, #31]
 80064f2:	e0b2      	b.n	800665a <UART_SetConfig+0x212>
 80064f4:	2304      	movs	r3, #4
 80064f6:	77fb      	strb	r3, [r7, #31]
 80064f8:	e0af      	b.n	800665a <UART_SetConfig+0x212>
 80064fa:	2308      	movs	r3, #8
 80064fc:	77fb      	strb	r3, [r7, #31]
 80064fe:	e0ac      	b.n	800665a <UART_SetConfig+0x212>
 8006500:	2310      	movs	r3, #16
 8006502:	77fb      	strb	r3, [r7, #31]
 8006504:	e0a9      	b.n	800665a <UART_SetConfig+0x212>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a6f      	ldr	r2, [pc, #444]	; (80066c8 <UART_SetConfig+0x280>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d124      	bne.n	800655a <UART_SetConfig+0x112>
 8006510:	4b6c      	ldr	r3, [pc, #432]	; (80066c4 <UART_SetConfig+0x27c>)
 8006512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006514:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006518:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800651c:	d011      	beq.n	8006542 <UART_SetConfig+0xfa>
 800651e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006522:	d817      	bhi.n	8006554 <UART_SetConfig+0x10c>
 8006524:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006528:	d011      	beq.n	800654e <UART_SetConfig+0x106>
 800652a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800652e:	d811      	bhi.n	8006554 <UART_SetConfig+0x10c>
 8006530:	2b00      	cmp	r3, #0
 8006532:	d003      	beq.n	800653c <UART_SetConfig+0xf4>
 8006534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006538:	d006      	beq.n	8006548 <UART_SetConfig+0x100>
 800653a:	e00b      	b.n	8006554 <UART_SetConfig+0x10c>
 800653c:	2300      	movs	r3, #0
 800653e:	77fb      	strb	r3, [r7, #31]
 8006540:	e08b      	b.n	800665a <UART_SetConfig+0x212>
 8006542:	2302      	movs	r3, #2
 8006544:	77fb      	strb	r3, [r7, #31]
 8006546:	e088      	b.n	800665a <UART_SetConfig+0x212>
 8006548:	2304      	movs	r3, #4
 800654a:	77fb      	strb	r3, [r7, #31]
 800654c:	e085      	b.n	800665a <UART_SetConfig+0x212>
 800654e:	2308      	movs	r3, #8
 8006550:	77fb      	strb	r3, [r7, #31]
 8006552:	e082      	b.n	800665a <UART_SetConfig+0x212>
 8006554:	2310      	movs	r3, #16
 8006556:	77fb      	strb	r3, [r7, #31]
 8006558:	e07f      	b.n	800665a <UART_SetConfig+0x212>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a5b      	ldr	r2, [pc, #364]	; (80066cc <UART_SetConfig+0x284>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d124      	bne.n	80065ae <UART_SetConfig+0x166>
 8006564:	4b57      	ldr	r3, [pc, #348]	; (80066c4 <UART_SetConfig+0x27c>)
 8006566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006568:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800656c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006570:	d011      	beq.n	8006596 <UART_SetConfig+0x14e>
 8006572:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006576:	d817      	bhi.n	80065a8 <UART_SetConfig+0x160>
 8006578:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800657c:	d011      	beq.n	80065a2 <UART_SetConfig+0x15a>
 800657e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006582:	d811      	bhi.n	80065a8 <UART_SetConfig+0x160>
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <UART_SetConfig+0x148>
 8006588:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800658c:	d006      	beq.n	800659c <UART_SetConfig+0x154>
 800658e:	e00b      	b.n	80065a8 <UART_SetConfig+0x160>
 8006590:	2300      	movs	r3, #0
 8006592:	77fb      	strb	r3, [r7, #31]
 8006594:	e061      	b.n	800665a <UART_SetConfig+0x212>
 8006596:	2302      	movs	r3, #2
 8006598:	77fb      	strb	r3, [r7, #31]
 800659a:	e05e      	b.n	800665a <UART_SetConfig+0x212>
 800659c:	2304      	movs	r3, #4
 800659e:	77fb      	strb	r3, [r7, #31]
 80065a0:	e05b      	b.n	800665a <UART_SetConfig+0x212>
 80065a2:	2308      	movs	r3, #8
 80065a4:	77fb      	strb	r3, [r7, #31]
 80065a6:	e058      	b.n	800665a <UART_SetConfig+0x212>
 80065a8:	2310      	movs	r3, #16
 80065aa:	77fb      	strb	r3, [r7, #31]
 80065ac:	e055      	b.n	800665a <UART_SetConfig+0x212>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a47      	ldr	r2, [pc, #284]	; (80066d0 <UART_SetConfig+0x288>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d124      	bne.n	8006602 <UART_SetConfig+0x1ba>
 80065b8:	4b42      	ldr	r3, [pc, #264]	; (80066c4 <UART_SetConfig+0x27c>)
 80065ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065bc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80065c0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80065c4:	d011      	beq.n	80065ea <UART_SetConfig+0x1a2>
 80065c6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80065ca:	d817      	bhi.n	80065fc <UART_SetConfig+0x1b4>
 80065cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065d0:	d011      	beq.n	80065f6 <UART_SetConfig+0x1ae>
 80065d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065d6:	d811      	bhi.n	80065fc <UART_SetConfig+0x1b4>
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d003      	beq.n	80065e4 <UART_SetConfig+0x19c>
 80065dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065e0:	d006      	beq.n	80065f0 <UART_SetConfig+0x1a8>
 80065e2:	e00b      	b.n	80065fc <UART_SetConfig+0x1b4>
 80065e4:	2300      	movs	r3, #0
 80065e6:	77fb      	strb	r3, [r7, #31]
 80065e8:	e037      	b.n	800665a <UART_SetConfig+0x212>
 80065ea:	2302      	movs	r3, #2
 80065ec:	77fb      	strb	r3, [r7, #31]
 80065ee:	e034      	b.n	800665a <UART_SetConfig+0x212>
 80065f0:	2304      	movs	r3, #4
 80065f2:	77fb      	strb	r3, [r7, #31]
 80065f4:	e031      	b.n	800665a <UART_SetConfig+0x212>
 80065f6:	2308      	movs	r3, #8
 80065f8:	77fb      	strb	r3, [r7, #31]
 80065fa:	e02e      	b.n	800665a <UART_SetConfig+0x212>
 80065fc:	2310      	movs	r3, #16
 80065fe:	77fb      	strb	r3, [r7, #31]
 8006600:	e02b      	b.n	800665a <UART_SetConfig+0x212>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a33      	ldr	r2, [pc, #204]	; (80066d4 <UART_SetConfig+0x28c>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d124      	bne.n	8006656 <UART_SetConfig+0x20e>
 800660c:	4b2d      	ldr	r3, [pc, #180]	; (80066c4 <UART_SetConfig+0x27c>)
 800660e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006610:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006614:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006618:	d011      	beq.n	800663e <UART_SetConfig+0x1f6>
 800661a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800661e:	d817      	bhi.n	8006650 <UART_SetConfig+0x208>
 8006620:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006624:	d011      	beq.n	800664a <UART_SetConfig+0x202>
 8006626:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800662a:	d811      	bhi.n	8006650 <UART_SetConfig+0x208>
 800662c:	2b00      	cmp	r3, #0
 800662e:	d003      	beq.n	8006638 <UART_SetConfig+0x1f0>
 8006630:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006634:	d006      	beq.n	8006644 <UART_SetConfig+0x1fc>
 8006636:	e00b      	b.n	8006650 <UART_SetConfig+0x208>
 8006638:	2300      	movs	r3, #0
 800663a:	77fb      	strb	r3, [r7, #31]
 800663c:	e00d      	b.n	800665a <UART_SetConfig+0x212>
 800663e:	2302      	movs	r3, #2
 8006640:	77fb      	strb	r3, [r7, #31]
 8006642:	e00a      	b.n	800665a <UART_SetConfig+0x212>
 8006644:	2304      	movs	r3, #4
 8006646:	77fb      	strb	r3, [r7, #31]
 8006648:	e007      	b.n	800665a <UART_SetConfig+0x212>
 800664a:	2308      	movs	r3, #8
 800664c:	77fb      	strb	r3, [r7, #31]
 800664e:	e004      	b.n	800665a <UART_SetConfig+0x212>
 8006650:	2310      	movs	r3, #16
 8006652:	77fb      	strb	r3, [r7, #31]
 8006654:	e001      	b.n	800665a <UART_SetConfig+0x212>
 8006656:	2310      	movs	r3, #16
 8006658:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	69db      	ldr	r3, [r3, #28]
 800665e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006662:	d16b      	bne.n	800673c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8006664:	7ffb      	ldrb	r3, [r7, #31]
 8006666:	2b08      	cmp	r3, #8
 8006668:	d838      	bhi.n	80066dc <UART_SetConfig+0x294>
 800666a:	a201      	add	r2, pc, #4	; (adr r2, 8006670 <UART_SetConfig+0x228>)
 800666c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006670:	08006695 	.word	0x08006695
 8006674:	0800669d 	.word	0x0800669d
 8006678:	080066a5 	.word	0x080066a5
 800667c:	080066dd 	.word	0x080066dd
 8006680:	080066ab 	.word	0x080066ab
 8006684:	080066dd 	.word	0x080066dd
 8006688:	080066dd 	.word	0x080066dd
 800668c:	080066dd 	.word	0x080066dd
 8006690:	080066b3 	.word	0x080066b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006694:	f7ff fb9e 	bl	8005dd4 <HAL_RCC_GetPCLK1Freq>
 8006698:	61b8      	str	r0, [r7, #24]
        break;
 800669a:	e024      	b.n	80066e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800669c:	f7ff fbbc 	bl	8005e18 <HAL_RCC_GetPCLK2Freq>
 80066a0:	61b8      	str	r0, [r7, #24]
        break;
 80066a2:	e020      	b.n	80066e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066a4:	4b0c      	ldr	r3, [pc, #48]	; (80066d8 <UART_SetConfig+0x290>)
 80066a6:	61bb      	str	r3, [r7, #24]
        break;
 80066a8:	e01d      	b.n	80066e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066aa:	f7ff fb1d 	bl	8005ce8 <HAL_RCC_GetSysClockFreq>
 80066ae:	61b8      	str	r0, [r7, #24]
        break;
 80066b0:	e019      	b.n	80066e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066b6:	61bb      	str	r3, [r7, #24]
        break;
 80066b8:	e015      	b.n	80066e6 <UART_SetConfig+0x29e>
 80066ba:	bf00      	nop
 80066bc:	efff69f3 	.word	0xefff69f3
 80066c0:	40013800 	.word	0x40013800
 80066c4:	40021000 	.word	0x40021000
 80066c8:	40004400 	.word	0x40004400
 80066cc:	40004800 	.word	0x40004800
 80066d0:	40004c00 	.word	0x40004c00
 80066d4:	40005000 	.word	0x40005000
 80066d8:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80066dc:	2300      	movs	r3, #0
 80066de:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	77bb      	strb	r3, [r7, #30]
        break;
 80066e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d073      	beq.n	80067d4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	005a      	lsls	r2, r3, #1
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	085b      	lsrs	r3, r3, #1
 80066f6:	441a      	add	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006700:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	2b0f      	cmp	r3, #15
 8006706:	d916      	bls.n	8006736 <UART_SetConfig+0x2ee>
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800670e:	d212      	bcs.n	8006736 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	b29b      	uxth	r3, r3
 8006714:	f023 030f 	bic.w	r3, r3, #15
 8006718:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	085b      	lsrs	r3, r3, #1
 800671e:	b29b      	uxth	r3, r3
 8006720:	f003 0307 	and.w	r3, r3, #7
 8006724:	b29a      	uxth	r2, r3
 8006726:	89fb      	ldrh	r3, [r7, #14]
 8006728:	4313      	orrs	r3, r2
 800672a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	89fa      	ldrh	r2, [r7, #14]
 8006732:	60da      	str	r2, [r3, #12]
 8006734:	e04e      	b.n	80067d4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	77bb      	strb	r3, [r7, #30]
 800673a:	e04b      	b.n	80067d4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800673c:	7ffb      	ldrb	r3, [r7, #31]
 800673e:	2b08      	cmp	r3, #8
 8006740:	d827      	bhi.n	8006792 <UART_SetConfig+0x34a>
 8006742:	a201      	add	r2, pc, #4	; (adr r2, 8006748 <UART_SetConfig+0x300>)
 8006744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006748:	0800676d 	.word	0x0800676d
 800674c:	08006775 	.word	0x08006775
 8006750:	0800677d 	.word	0x0800677d
 8006754:	08006793 	.word	0x08006793
 8006758:	08006783 	.word	0x08006783
 800675c:	08006793 	.word	0x08006793
 8006760:	08006793 	.word	0x08006793
 8006764:	08006793 	.word	0x08006793
 8006768:	0800678b 	.word	0x0800678b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800676c:	f7ff fb32 	bl	8005dd4 <HAL_RCC_GetPCLK1Freq>
 8006770:	61b8      	str	r0, [r7, #24]
        break;
 8006772:	e013      	b.n	800679c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006774:	f7ff fb50 	bl	8005e18 <HAL_RCC_GetPCLK2Freq>
 8006778:	61b8      	str	r0, [r7, #24]
        break;
 800677a:	e00f      	b.n	800679c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800677c:	4b1b      	ldr	r3, [pc, #108]	; (80067ec <UART_SetConfig+0x3a4>)
 800677e:	61bb      	str	r3, [r7, #24]
        break;
 8006780:	e00c      	b.n	800679c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006782:	f7ff fab1 	bl	8005ce8 <HAL_RCC_GetSysClockFreq>
 8006786:	61b8      	str	r0, [r7, #24]
        break;
 8006788:	e008      	b.n	800679c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800678a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800678e:	61bb      	str	r3, [r7, #24]
        break;
 8006790:	e004      	b.n	800679c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8006792:	2300      	movs	r3, #0
 8006794:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	77bb      	strb	r3, [r7, #30]
        break;
 800679a:	bf00      	nop
    }

    if (pclk != 0U)
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d018      	beq.n	80067d4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	085a      	lsrs	r2, r3, #1
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	441a      	add	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	2b0f      	cmp	r3, #15
 80067ba:	d909      	bls.n	80067d0 <UART_SetConfig+0x388>
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067c2:	d205      	bcs.n	80067d0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	60da      	str	r2, [r3, #12]
 80067ce:	e001      	b.n	80067d4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80067e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3720      	adds	r7, #32
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	007a1200 	.word	0x007a1200

080067f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fc:	f003 0301 	and.w	r3, r3, #1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00a      	beq.n	800681a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800681e:	f003 0302 	and.w	r3, r3, #2
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00a      	beq.n	800683c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	430a      	orrs	r2, r1
 800683a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006840:	f003 0304 	and.w	r3, r3, #4
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00a      	beq.n	800685e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006862:	f003 0308 	and.w	r3, r3, #8
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00a      	beq.n	8006880 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	430a      	orrs	r2, r1
 800687e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006884:	f003 0310 	and.w	r3, r3, #16
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00a      	beq.n	80068a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	430a      	orrs	r2, r1
 80068a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a6:	f003 0320 	and.w	r3, r3, #32
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00a      	beq.n	80068c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d01a      	beq.n	8006906 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068ee:	d10a      	bne.n	8006906 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	430a      	orrs	r2, r1
 8006904:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00a      	beq.n	8006928 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	605a      	str	r2, [r3, #4]
  }
}
 8006928:	bf00      	nop
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b098      	sub	sp, #96	; 0x60
 8006938:	af02      	add	r7, sp, #8
 800693a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006944:	f7fb fd74 	bl	8002430 <HAL_GetTick>
 8006948:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0308 	and.w	r3, r3, #8
 8006954:	2b08      	cmp	r3, #8
 8006956:	d12e      	bne.n	80069b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006958:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800695c:	9300      	str	r3, [sp, #0]
 800695e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006960:	2200      	movs	r2, #0
 8006962:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f88c 	bl	8006a84 <UART_WaitOnFlagUntilTimeout>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d021      	beq.n	80069b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800697a:	e853 3f00 	ldrex	r3, [r3]
 800697e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006982:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006986:	653b      	str	r3, [r7, #80]	; 0x50
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	461a      	mov	r2, r3
 800698e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006990:	647b      	str	r3, [r7, #68]	; 0x44
 8006992:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006994:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006996:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006998:	e841 2300 	strex	r3, r2, [r1]
 800699c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800699e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1e6      	bne.n	8006972 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2220      	movs	r2, #32
 80069a8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e062      	b.n	8006a7c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0304 	and.w	r3, r3, #4
 80069c0:	2b04      	cmp	r3, #4
 80069c2:	d149      	bne.n	8006a58 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069cc:	2200      	movs	r2, #0
 80069ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 f856 	bl	8006a84 <UART_WaitOnFlagUntilTimeout>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d03c      	beq.n	8006a58 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e6:	e853 3f00 	ldrex	r3, [r3]
 80069ea:	623b      	str	r3, [r7, #32]
   return(result);
 80069ec:	6a3b      	ldr	r3, [r7, #32]
 80069ee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	461a      	mov	r2, r3
 80069fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069fc:	633b      	str	r3, [r7, #48]	; 0x30
 80069fe:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a00:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a04:	e841 2300 	strex	r3, r2, [r1]
 8006a08:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e6      	bne.n	80069de <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3308      	adds	r3, #8
 8006a16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	e853 3f00 	ldrex	r3, [r3]
 8006a1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f023 0301 	bic.w	r3, r3, #1
 8006a26:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	3308      	adds	r3, #8
 8006a2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a30:	61fa      	str	r2, [r7, #28]
 8006a32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a34:	69b9      	ldr	r1, [r7, #24]
 8006a36:	69fa      	ldr	r2, [r7, #28]
 8006a38:	e841 2300 	strex	r3, r2, [r1]
 8006a3c:	617b      	str	r3, [r7, #20]
   return(result);
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1e5      	bne.n	8006a10 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2220      	movs	r2, #32
 8006a48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e011      	b.n	8006a7c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2220      	movs	r2, #32
 8006a5c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2220      	movs	r2, #32
 8006a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3758      	adds	r7, #88	; 0x58
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	603b      	str	r3, [r7, #0]
 8006a90:	4613      	mov	r3, r2
 8006a92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a94:	e049      	b.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9c:	d045      	beq.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a9e:	f7fb fcc7 	bl	8002430 <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	69ba      	ldr	r2, [r7, #24]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d302      	bcc.n	8006ab4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e048      	b.n	8006b4a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0304 	and.w	r3, r3, #4
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d031      	beq.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	2b08      	cmp	r3, #8
 8006ad2:	d110      	bne.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2208      	movs	r2, #8
 8006ada:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f000 f838 	bl	8006b52 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2208      	movs	r2, #8
 8006ae6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e029      	b.n	8006b4a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	69db      	ldr	r3, [r3, #28]
 8006afc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b04:	d111      	bne.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f000 f81e 	bl	8006b52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e00f      	b.n	8006b4a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69da      	ldr	r2, [r3, #28]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	4013      	ands	r3, r2
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	429a      	cmp	r2, r3
 8006b38:	bf0c      	ite	eq
 8006b3a:	2301      	moveq	r3, #1
 8006b3c:	2300      	movne	r3, #0
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	461a      	mov	r2, r3
 8006b42:	79fb      	ldrb	r3, [r7, #7]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d0a6      	beq.n	8006a96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}

08006b52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b52:	b480      	push	{r7}
 8006b54:	b095      	sub	sp, #84	; 0x54
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b62:	e853 3f00 	ldrex	r3, [r3]
 8006b66:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	461a      	mov	r2, r3
 8006b76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b78:	643b      	str	r3, [r7, #64]	; 0x40
 8006b7a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b80:	e841 2300 	strex	r3, r2, [r1]
 8006b84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1e6      	bne.n	8006b5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	3308      	adds	r3, #8
 8006b92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b94:	6a3b      	ldr	r3, [r7, #32]
 8006b96:	e853 3f00 	ldrex	r3, [r3]
 8006b9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	f023 0301 	bic.w	r3, r3, #1
 8006ba2:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	3308      	adds	r3, #8
 8006baa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bb4:	e841 2300 	strex	r3, r2, [r1]
 8006bb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1e5      	bne.n	8006b8c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d118      	bne.n	8006bfa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	e853 3f00 	ldrex	r3, [r3]
 8006bd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	f023 0310 	bic.w	r3, r3, #16
 8006bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006be6:	61bb      	str	r3, [r7, #24]
 8006be8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	6979      	ldr	r1, [r7, #20]
 8006bec:	69ba      	ldr	r2, [r7, #24]
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	613b      	str	r3, [r7, #16]
   return(result);
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1e6      	bne.n	8006bc8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2220      	movs	r2, #32
 8006bfe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006c0e:	bf00      	nop
 8006c10:	3754      	adds	r7, #84	; 0x54
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
	...

08006c1c <_ZN4blib6ButtonC1Ev>:
#include "Button.h"
#include "Monitor.h"

namespace blib
{
    Button::Button()
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b082      	sub	sp, #8
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f000 f8fa 	bl	8006e20 <_ZN4blib2dp9SingletonINS_6ButtonEEC1Ev>
 8006c2c:	4a03      	ldr	r2, [pc, #12]	; (8006c3c <_ZN4blib6ButtonC1Ev+0x20>)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	601a      	str	r2, [r3, #0]
    {

    }
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4618      	mov	r0, r3
 8006c36:	3708      	adds	r7, #8
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	0800a0b8 	.word	0x0800a0b8

08006c40 <_ZN4blib6ButtonD1Ev>:
    Button::~Button()
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	4a05      	ldr	r2, [pc, #20]	; (8006c60 <_ZN4blib6ButtonD1Ev+0x20>)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	601a      	str	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4618      	mov	r0, r3
 8006c52:	f000 f8f5 	bl	8006e40 <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev>
    {

    }
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	0800a0b8 	.word	0x0800a0b8

08006c64 <_ZN4blib6ButtonD0Ev>:
    Button::~Button()
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b082      	sub	sp, #8
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
    }
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f7ff ffe7 	bl	8006c40 <_ZN4blib6ButtonD1Ev>
 8006c72:	2108      	movs	r1, #8
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 f903 	bl	8006e80 <_ZdlPvj>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3708      	adds	r7, #8
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>:
    void Button::setLatestPressedButton(const Button::ButtonName button)
    {
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
        mLatestPressedButton = button;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	683a      	ldr	r2, [r7, #0]
 8006c92:	605a      	str	r2, [r3, #4]
    }
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <_ZNK4blib6Button22getLatestPressedButtonEv>:
    Button::ButtonName Button::getLatestPressedButton() const
    {
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
        return mLatestPressedButton;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
    }
 8006cac:	4618      	mov	r0, r3
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <_ZN4blib6Button12handleSignalEv>:
    void Button::handleSignal()
    {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
        auto &monitor = Monitor::getInstance();
 8006cc0:	f7fb f8b8 	bl	8001e34 <_ZN4blib2dp9SingletonINS_7MonitorEE11getInstanceEv>
 8006cc4:	60b8      	str	r0, [r7, #8]

        // In display mode
        if (monitor.getSetttingMode() == false)
 8006cc6:	68b8      	ldr	r0, [r7, #8]
 8006cc8:	f7fa fad3 	bl	8001272 <_ZNK4blib7Monitor15getSetttingModeEv>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	bf0c      	ite	eq
 8006cd2:	2301      	moveq	r3, #1
 8006cd4:	2300      	movne	r3, #0
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d06b      	beq.n	8006db4 <_ZN4blib6Button12handleSignalEv+0xfc>
        {
            switch (monitor.getDisplayLevel())
 8006cdc:	68b8      	ldr	r0, [r7, #8]
 8006cde:	f7fa fb43 	bl	8001368 <_ZNK4blib7Monitor15getDisplayLevelEv>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b06      	cmp	r3, #6
 8006ce6:	d019      	beq.n	8006d1c <_ZN4blib6Button12handleSignalEv+0x64>
 8006ce8:	2b06      	cmp	r3, #6
 8006cea:	dc31      	bgt.n	8006d50 <_ZN4blib6Button12handleSignalEv+0x98>
 8006cec:	2b04      	cmp	r3, #4
 8006cee:	dc02      	bgt.n	8006cf6 <_ZN4blib6Button12handleSignalEv+0x3e>
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	da2f      	bge.n	8006d54 <_ZN4blib6Button12handleSignalEv+0x9c>

                    }

                default:

                    break;
 8006cf4:	e02c      	b.n	8006d50 <_ZN4blib6Button12handleSignalEv+0x98>
            switch (monitor.getDisplayLevel())
 8006cf6:	2b05      	cmp	r3, #5
 8006cf8:	d000      	beq.n	8006cfc <_ZN4blib6Button12handleSignalEv+0x44>
                    break;
 8006cfa:	e029      	b.n	8006d50 <_ZN4blib6Button12handleSignalEv+0x98>
                    if (getLatestPressedButton() == ButtonName::SELECT)
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f7ff ffcf 	bl	8006ca0 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b04      	cmp	r3, #4
 8006d06:	bf0c      	ite	eq
 8006d08:	2301      	moveq	r3, #1
 8006d0a:	2300      	movne	r3, #0
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d022      	beq.n	8006d58 <_ZN4blib6Button12handleSignalEv+0xa0>
                        monitor.setSettingMode(true);
 8006d12:	2101      	movs	r1, #1
 8006d14:	68b8      	ldr	r0, [r7, #8]
 8006d16:	f7fa fa9d 	bl	8001254 <_ZN4blib7Monitor14setSettingModeEb>
                    break;
 8006d1a:	e01d      	b.n	8006d58 <_ZN4blib6Button12handleSignalEv+0xa0>
                    if (monitor.getFactoryReset() == false)
 8006d1c:	68b8      	ldr	r0, [r7, #8]
 8006d1e:	f7fa fac4 	bl	80012aa <_ZNK4blib7Monitor15getFactoryResetEv>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	bf0c      	ite	eq
 8006d28:	2301      	moveq	r3, #1
 8006d2a:	2300      	movne	r3, #0
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00e      	beq.n	8006d50 <_ZN4blib6Button12handleSignalEv+0x98>
                        if (getLatestPressedButton() == ButtonName::SELECT)
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f7ff ffb4 	bl	8006ca0 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b04      	cmp	r3, #4
 8006d3c:	bf0c      	ite	eq
 8006d3e:	2301      	moveq	r3, #1
 8006d40:	2300      	movne	r3, #0
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d003      	beq.n	8006d50 <_ZN4blib6Button12handleSignalEv+0x98>
                            monitor.setFactoryReset(true);
 8006d48:	2101      	movs	r1, #1
 8006d4a:	68b8      	ldr	r0, [r7, #8]
 8006d4c:	f7fa fa9e 	bl	800128c <_ZN4blib7Monitor15setFactoryResetEb>
                    break;
 8006d50:	bf00      	nop
 8006d52:	e002      	b.n	8006d5a <_ZN4blib6Button12handleSignalEv+0xa2>
                    break;
 8006d54:	bf00      	nop
 8006d56:	e000      	b.n	8006d5a <_ZN4blib6Button12handleSignalEv+0xa2>
                    break;
 8006d58:	bf00      	nop
            }

            uint8_t u8DisplayLevel = 0;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	73fb      	strb	r3, [r7, #15]

            // Press left button - go to previous screen
            if (getLatestPressedButton() == ButtonName::LEFT)
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7ff ff9e 	bl	8006ca0 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	bf0c      	ite	eq
 8006d6a:	2301      	moveq	r3, #1
 8006d6c:	2300      	movne	r3, #0
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d007      	beq.n	8006d84 <_ZN4blib6Button12handleSignalEv+0xcc>
            {
                u8DisplayLevel = (uint8_t) monitor.getDisplayLevel() - 1;
 8006d74:	68b8      	ldr	r0, [r7, #8]
 8006d76:	f7fa faf7 	bl	8001368 <_ZNK4blib7Monitor15getDisplayLevelEv>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	73fb      	strb	r3, [r7, #15]
 8006d82:	e011      	b.n	8006da8 <_ZN4blib6Button12handleSignalEv+0xf0>
            }
            // Press right buton - go to next screen
            else if (getLatestPressedButton() == ButtonName::RIGHT)
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f7ff ff8b 	bl	8006ca0 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	bf0c      	ite	eq
 8006d90:	2301      	moveq	r3, #1
 8006d92:	2300      	movne	r3, #0
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d006      	beq.n	8006da8 <_ZN4blib6Button12handleSignalEv+0xf0>
            {
                u8DisplayLevel = (uint8_t) monitor.getDisplayLevel() + 1;
 8006d9a:	68b8      	ldr	r0, [r7, #8]
 8006d9c:	f7fa fae4 	bl	8001368 <_ZNK4blib7Monitor15getDisplayLevelEv>
 8006da0:	4603      	mov	r3, r0
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	3301      	adds	r3, #1
 8006da6:	73fb      	strb	r3, [r7, #15]
            }

            monitor.setDisplayLevel((Monitor::DisplayLevel) u8DisplayLevel);
 8006da8:	7bfb      	ldrb	r3, [r7, #15]
 8006daa:	4619      	mov	r1, r3
 8006dac:	68b8      	ldr	r0, [r7, #8]
 8006dae:	f7fa fac6 	bl	800133e <_ZN4blib7Monitor15setDisplayLevelENS0_12DisplayLevelE>
                u8SettingLevel = (uint8_t) monitor.getSettingLevel() + 1;
            }

            monitor.setSettingLevel((Monitor::SettingLevel) u8SettingLevel);
        }
    }
 8006db2:	e031      	b.n	8006e18 <_ZN4blib6Button12handleSignalEv+0x160>
            switch (monitor.getSettingLevel())
 8006db4:	68b8      	ldr	r0, [r7, #8]
 8006db6:	f7fa fab6 	bl	8001326 <_ZNK4blib7Monitor15getSettingLevelEv>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b07      	cmp	r3, #7
                    break;
 8006dbe:	bf00      	nop
            uint8_t u8SettingLevel = 0;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	73bb      	strb	r3, [r7, #14]
            if (getLatestPressedButton() == ButtonName::LEFT)
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7ff ff6b 	bl	8006ca0 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	bf0c      	ite	eq
 8006dd0:	2301      	moveq	r3, #1
 8006dd2:	2300      	movne	r3, #0
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d007      	beq.n	8006dea <_ZN4blib6Button12handleSignalEv+0x132>
                u8SettingLevel = (uint8_t) monitor.getSettingLevel() - 1;
 8006dda:	68b8      	ldr	r0, [r7, #8]
 8006ddc:	f7fa faa3 	bl	8001326 <_ZNK4blib7Monitor15getSettingLevelEv>
 8006de0:	4603      	mov	r3, r0
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	3b01      	subs	r3, #1
 8006de6:	73bb      	strb	r3, [r7, #14]
 8006de8:	e011      	b.n	8006e0e <_ZN4blib6Button12handleSignalEv+0x156>
            else if (getLatestPressedButton() == ButtonName::RIGHT)
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff ff58 	bl	8006ca0 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	bf0c      	ite	eq
 8006df6:	2301      	moveq	r3, #1
 8006df8:	2300      	movne	r3, #0
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d006      	beq.n	8006e0e <_ZN4blib6Button12handleSignalEv+0x156>
                u8SettingLevel = (uint8_t) monitor.getSettingLevel() + 1;
 8006e00:	68b8      	ldr	r0, [r7, #8]
 8006e02:	f7fa fa90 	bl	8001326 <_ZNK4blib7Monitor15getSettingLevelEv>
 8006e06:	4603      	mov	r3, r0
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	73bb      	strb	r3, [r7, #14]
            monitor.setSettingLevel((Monitor::SettingLevel) u8SettingLevel);
 8006e0e:	7bbb      	ldrb	r3, [r7, #14]
 8006e10:	4619      	mov	r1, r3
 8006e12:	68b8      	ldr	r0, [r7, #8]
 8006e14:	f7fa fa72 	bl	80012fc <_ZN4blib7Monitor15setSettingLevelENS0_12SettingLevelE>
    }
 8006e18:	bf00      	nop
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <_ZN4blib2dp9SingletonINS_6ButtonEEC1Ev>:
                Singleton()
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
                {
 8006e28:	4a04      	ldr	r2, [pc, #16]	; (8006e3c <_ZN4blib2dp9SingletonINS_6ButtonEEC1Ev+0x1c>)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]
                }
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4618      	mov	r0, r3
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	0800a0c8 	.word	0x0800a0c8

08006e40 <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev>:
                virtual ~Singleton()
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
                }
 8006e48:	4a04      	ldr	r2, [pc, #16]	; (8006e5c <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev+0x1c>)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4618      	mov	r0, r3
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr
 8006e5c:	0800a0c8 	.word	0x0800a0c8

08006e60 <_ZN4blib2dp9SingletonINS_6ButtonEED0Ev>:
                virtual ~Singleton()
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
                }
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f7ff ffe9 	bl	8006e40 <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev>
 8006e6e:	2104      	movs	r1, #4
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f805 	bl	8006e80 <_ZdlPvj>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3708      	adds	r7, #8
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <_ZdlPvj>:
 8006e80:	f000 b811 	b.w	8006ea6 <_ZdlPv>

08006e84 <_Znwj>:
 8006e84:	2801      	cmp	r0, #1
 8006e86:	bf38      	it	cc
 8006e88:	2001      	movcc	r0, #1
 8006e8a:	b510      	push	{r4, lr}
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	4620      	mov	r0, r4
 8006e90:	f000 f81c 	bl	8006ecc <malloc>
 8006e94:	b100      	cbz	r0, 8006e98 <_Znwj+0x14>
 8006e96:	bd10      	pop	{r4, pc}
 8006e98:	f000 f808 	bl	8006eac <_ZSt15get_new_handlerv>
 8006e9c:	b908      	cbnz	r0, 8006ea2 <_Znwj+0x1e>
 8006e9e:	f000 f80d 	bl	8006ebc <abort>
 8006ea2:	4780      	blx	r0
 8006ea4:	e7f3      	b.n	8006e8e <_Znwj+0xa>

08006ea6 <_ZdlPv>:
 8006ea6:	f000 b819 	b.w	8006edc <free>
	...

08006eac <_ZSt15get_new_handlerv>:
 8006eac:	4b02      	ldr	r3, [pc, #8]	; (8006eb8 <_ZSt15get_new_handlerv+0xc>)
 8006eae:	6818      	ldr	r0, [r3, #0]
 8006eb0:	f3bf 8f5b 	dmb	ish
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	2000077c 	.word	0x2000077c

08006ebc <abort>:
 8006ebc:	b508      	push	{r3, lr}
 8006ebe:	2006      	movs	r0, #6
 8006ec0:	f000 fe90 	bl	8007be4 <raise>
 8006ec4:	2001      	movs	r0, #1
 8006ec6:	f7fb f96f 	bl	80021a8 <_exit>
	...

08006ecc <malloc>:
 8006ecc:	4b02      	ldr	r3, [pc, #8]	; (8006ed8 <malloc+0xc>)
 8006ece:	4601      	mov	r1, r0
 8006ed0:	6818      	ldr	r0, [r3, #0]
 8006ed2:	f000 b82b 	b.w	8006f2c <_malloc_r>
 8006ed6:	bf00      	nop
 8006ed8:	20000068 	.word	0x20000068

08006edc <free>:
 8006edc:	4b02      	ldr	r3, [pc, #8]	; (8006ee8 <free+0xc>)
 8006ede:	4601      	mov	r1, r0
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	f001 bd9f 	b.w	8008a24 <_free_r>
 8006ee6:	bf00      	nop
 8006ee8:	20000068 	.word	0x20000068

08006eec <sbrk_aligned>:
 8006eec:	b570      	push	{r4, r5, r6, lr}
 8006eee:	4e0e      	ldr	r6, [pc, #56]	; (8006f28 <sbrk_aligned+0x3c>)
 8006ef0:	460c      	mov	r4, r1
 8006ef2:	6831      	ldr	r1, [r6, #0]
 8006ef4:	4605      	mov	r5, r0
 8006ef6:	b911      	cbnz	r1, 8006efe <sbrk_aligned+0x12>
 8006ef8:	f000 fec8 	bl	8007c8c <_sbrk_r>
 8006efc:	6030      	str	r0, [r6, #0]
 8006efe:	4621      	mov	r1, r4
 8006f00:	4628      	mov	r0, r5
 8006f02:	f000 fec3 	bl	8007c8c <_sbrk_r>
 8006f06:	1c43      	adds	r3, r0, #1
 8006f08:	d00a      	beq.n	8006f20 <sbrk_aligned+0x34>
 8006f0a:	1cc4      	adds	r4, r0, #3
 8006f0c:	f024 0403 	bic.w	r4, r4, #3
 8006f10:	42a0      	cmp	r0, r4
 8006f12:	d007      	beq.n	8006f24 <sbrk_aligned+0x38>
 8006f14:	1a21      	subs	r1, r4, r0
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 feb8 	bl	8007c8c <_sbrk_r>
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	d101      	bne.n	8006f24 <sbrk_aligned+0x38>
 8006f20:	f04f 34ff 	mov.w	r4, #4294967295
 8006f24:	4620      	mov	r0, r4
 8006f26:	bd70      	pop	{r4, r5, r6, pc}
 8006f28:	20000784 	.word	0x20000784

08006f2c <_malloc_r>:
 8006f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f30:	1ccd      	adds	r5, r1, #3
 8006f32:	f025 0503 	bic.w	r5, r5, #3
 8006f36:	3508      	adds	r5, #8
 8006f38:	2d0c      	cmp	r5, #12
 8006f3a:	bf38      	it	cc
 8006f3c:	250c      	movcc	r5, #12
 8006f3e:	2d00      	cmp	r5, #0
 8006f40:	4607      	mov	r7, r0
 8006f42:	db01      	blt.n	8006f48 <_malloc_r+0x1c>
 8006f44:	42a9      	cmp	r1, r5
 8006f46:	d905      	bls.n	8006f54 <_malloc_r+0x28>
 8006f48:	230c      	movs	r3, #12
 8006f4a:	603b      	str	r3, [r7, #0]
 8006f4c:	2600      	movs	r6, #0
 8006f4e:	4630      	mov	r0, r6
 8006f50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007028 <_malloc_r+0xfc>
 8006f58:	f000 f868 	bl	800702c <__malloc_lock>
 8006f5c:	f8d8 3000 	ldr.w	r3, [r8]
 8006f60:	461c      	mov	r4, r3
 8006f62:	bb5c      	cbnz	r4, 8006fbc <_malloc_r+0x90>
 8006f64:	4629      	mov	r1, r5
 8006f66:	4638      	mov	r0, r7
 8006f68:	f7ff ffc0 	bl	8006eec <sbrk_aligned>
 8006f6c:	1c43      	adds	r3, r0, #1
 8006f6e:	4604      	mov	r4, r0
 8006f70:	d155      	bne.n	800701e <_malloc_r+0xf2>
 8006f72:	f8d8 4000 	ldr.w	r4, [r8]
 8006f76:	4626      	mov	r6, r4
 8006f78:	2e00      	cmp	r6, #0
 8006f7a:	d145      	bne.n	8007008 <_malloc_r+0xdc>
 8006f7c:	2c00      	cmp	r4, #0
 8006f7e:	d048      	beq.n	8007012 <_malloc_r+0xe6>
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	4631      	mov	r1, r6
 8006f84:	4638      	mov	r0, r7
 8006f86:	eb04 0903 	add.w	r9, r4, r3
 8006f8a:	f000 fe7f 	bl	8007c8c <_sbrk_r>
 8006f8e:	4581      	cmp	r9, r0
 8006f90:	d13f      	bne.n	8007012 <_malloc_r+0xe6>
 8006f92:	6821      	ldr	r1, [r4, #0]
 8006f94:	1a6d      	subs	r5, r5, r1
 8006f96:	4629      	mov	r1, r5
 8006f98:	4638      	mov	r0, r7
 8006f9a:	f7ff ffa7 	bl	8006eec <sbrk_aligned>
 8006f9e:	3001      	adds	r0, #1
 8006fa0:	d037      	beq.n	8007012 <_malloc_r+0xe6>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	442b      	add	r3, r5
 8006fa6:	6023      	str	r3, [r4, #0]
 8006fa8:	f8d8 3000 	ldr.w	r3, [r8]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d038      	beq.n	8007022 <_malloc_r+0xf6>
 8006fb0:	685a      	ldr	r2, [r3, #4]
 8006fb2:	42a2      	cmp	r2, r4
 8006fb4:	d12b      	bne.n	800700e <_malloc_r+0xe2>
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	605a      	str	r2, [r3, #4]
 8006fba:	e00f      	b.n	8006fdc <_malloc_r+0xb0>
 8006fbc:	6822      	ldr	r2, [r4, #0]
 8006fbe:	1b52      	subs	r2, r2, r5
 8006fc0:	d41f      	bmi.n	8007002 <_malloc_r+0xd6>
 8006fc2:	2a0b      	cmp	r2, #11
 8006fc4:	d917      	bls.n	8006ff6 <_malloc_r+0xca>
 8006fc6:	1961      	adds	r1, r4, r5
 8006fc8:	42a3      	cmp	r3, r4
 8006fca:	6025      	str	r5, [r4, #0]
 8006fcc:	bf18      	it	ne
 8006fce:	6059      	strne	r1, [r3, #4]
 8006fd0:	6863      	ldr	r3, [r4, #4]
 8006fd2:	bf08      	it	eq
 8006fd4:	f8c8 1000 	streq.w	r1, [r8]
 8006fd8:	5162      	str	r2, [r4, r5]
 8006fda:	604b      	str	r3, [r1, #4]
 8006fdc:	4638      	mov	r0, r7
 8006fde:	f104 060b 	add.w	r6, r4, #11
 8006fe2:	f000 f829 	bl	8007038 <__malloc_unlock>
 8006fe6:	f026 0607 	bic.w	r6, r6, #7
 8006fea:	1d23      	adds	r3, r4, #4
 8006fec:	1af2      	subs	r2, r6, r3
 8006fee:	d0ae      	beq.n	8006f4e <_malloc_r+0x22>
 8006ff0:	1b9b      	subs	r3, r3, r6
 8006ff2:	50a3      	str	r3, [r4, r2]
 8006ff4:	e7ab      	b.n	8006f4e <_malloc_r+0x22>
 8006ff6:	42a3      	cmp	r3, r4
 8006ff8:	6862      	ldr	r2, [r4, #4]
 8006ffa:	d1dd      	bne.n	8006fb8 <_malloc_r+0x8c>
 8006ffc:	f8c8 2000 	str.w	r2, [r8]
 8007000:	e7ec      	b.n	8006fdc <_malloc_r+0xb0>
 8007002:	4623      	mov	r3, r4
 8007004:	6864      	ldr	r4, [r4, #4]
 8007006:	e7ac      	b.n	8006f62 <_malloc_r+0x36>
 8007008:	4634      	mov	r4, r6
 800700a:	6876      	ldr	r6, [r6, #4]
 800700c:	e7b4      	b.n	8006f78 <_malloc_r+0x4c>
 800700e:	4613      	mov	r3, r2
 8007010:	e7cc      	b.n	8006fac <_malloc_r+0x80>
 8007012:	230c      	movs	r3, #12
 8007014:	603b      	str	r3, [r7, #0]
 8007016:	4638      	mov	r0, r7
 8007018:	f000 f80e 	bl	8007038 <__malloc_unlock>
 800701c:	e797      	b.n	8006f4e <_malloc_r+0x22>
 800701e:	6025      	str	r5, [r4, #0]
 8007020:	e7dc      	b.n	8006fdc <_malloc_r+0xb0>
 8007022:	605b      	str	r3, [r3, #4]
 8007024:	deff      	udf	#255	; 0xff
 8007026:	bf00      	nop
 8007028:	20000780 	.word	0x20000780

0800702c <__malloc_lock>:
 800702c:	4801      	ldr	r0, [pc, #4]	; (8007034 <__malloc_lock+0x8>)
 800702e:	f000 be7a 	b.w	8007d26 <__retarget_lock_acquire_recursive>
 8007032:	bf00      	nop
 8007034:	200008c8 	.word	0x200008c8

08007038 <__malloc_unlock>:
 8007038:	4801      	ldr	r0, [pc, #4]	; (8007040 <__malloc_unlock+0x8>)
 800703a:	f000 be75 	b.w	8007d28 <__retarget_lock_release_recursive>
 800703e:	bf00      	nop
 8007040:	200008c8 	.word	0x200008c8

08007044 <__cvt>:
 8007044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	ec55 4b10 	vmov	r4, r5, d0
 800704c:	2d00      	cmp	r5, #0
 800704e:	460e      	mov	r6, r1
 8007050:	4619      	mov	r1, r3
 8007052:	462b      	mov	r3, r5
 8007054:	bfbb      	ittet	lt
 8007056:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800705a:	461d      	movlt	r5, r3
 800705c:	2300      	movge	r3, #0
 800705e:	232d      	movlt	r3, #45	; 0x2d
 8007060:	700b      	strb	r3, [r1, #0]
 8007062:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007064:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007068:	4691      	mov	r9, r2
 800706a:	f023 0820 	bic.w	r8, r3, #32
 800706e:	bfbc      	itt	lt
 8007070:	4622      	movlt	r2, r4
 8007072:	4614      	movlt	r4, r2
 8007074:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007078:	d005      	beq.n	8007086 <__cvt+0x42>
 800707a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800707e:	d100      	bne.n	8007082 <__cvt+0x3e>
 8007080:	3601      	adds	r6, #1
 8007082:	2102      	movs	r1, #2
 8007084:	e000      	b.n	8007088 <__cvt+0x44>
 8007086:	2103      	movs	r1, #3
 8007088:	ab03      	add	r3, sp, #12
 800708a:	9301      	str	r3, [sp, #4]
 800708c:	ab02      	add	r3, sp, #8
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	ec45 4b10 	vmov	d0, r4, r5
 8007094:	4653      	mov	r3, sl
 8007096:	4632      	mov	r2, r6
 8007098:	f000 fed2 	bl	8007e40 <_dtoa_r>
 800709c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80070a0:	4607      	mov	r7, r0
 80070a2:	d102      	bne.n	80070aa <__cvt+0x66>
 80070a4:	f019 0f01 	tst.w	r9, #1
 80070a8:	d022      	beq.n	80070f0 <__cvt+0xac>
 80070aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070ae:	eb07 0906 	add.w	r9, r7, r6
 80070b2:	d110      	bne.n	80070d6 <__cvt+0x92>
 80070b4:	783b      	ldrb	r3, [r7, #0]
 80070b6:	2b30      	cmp	r3, #48	; 0x30
 80070b8:	d10a      	bne.n	80070d0 <__cvt+0x8c>
 80070ba:	2200      	movs	r2, #0
 80070bc:	2300      	movs	r3, #0
 80070be:	4620      	mov	r0, r4
 80070c0:	4629      	mov	r1, r5
 80070c2:	f7f9 fd09 	bl	8000ad8 <__aeabi_dcmpeq>
 80070c6:	b918      	cbnz	r0, 80070d0 <__cvt+0x8c>
 80070c8:	f1c6 0601 	rsb	r6, r6, #1
 80070cc:	f8ca 6000 	str.w	r6, [sl]
 80070d0:	f8da 3000 	ldr.w	r3, [sl]
 80070d4:	4499      	add	r9, r3
 80070d6:	2200      	movs	r2, #0
 80070d8:	2300      	movs	r3, #0
 80070da:	4620      	mov	r0, r4
 80070dc:	4629      	mov	r1, r5
 80070de:	f7f9 fcfb 	bl	8000ad8 <__aeabi_dcmpeq>
 80070e2:	b108      	cbz	r0, 80070e8 <__cvt+0xa4>
 80070e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80070e8:	2230      	movs	r2, #48	; 0x30
 80070ea:	9b03      	ldr	r3, [sp, #12]
 80070ec:	454b      	cmp	r3, r9
 80070ee:	d307      	bcc.n	8007100 <__cvt+0xbc>
 80070f0:	9b03      	ldr	r3, [sp, #12]
 80070f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070f4:	1bdb      	subs	r3, r3, r7
 80070f6:	4638      	mov	r0, r7
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	b004      	add	sp, #16
 80070fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007100:	1c59      	adds	r1, r3, #1
 8007102:	9103      	str	r1, [sp, #12]
 8007104:	701a      	strb	r2, [r3, #0]
 8007106:	e7f0      	b.n	80070ea <__cvt+0xa6>

08007108 <__exponent>:
 8007108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800710a:	4603      	mov	r3, r0
 800710c:	2900      	cmp	r1, #0
 800710e:	bfb8      	it	lt
 8007110:	4249      	neglt	r1, r1
 8007112:	f803 2b02 	strb.w	r2, [r3], #2
 8007116:	bfb4      	ite	lt
 8007118:	222d      	movlt	r2, #45	; 0x2d
 800711a:	222b      	movge	r2, #43	; 0x2b
 800711c:	2909      	cmp	r1, #9
 800711e:	7042      	strb	r2, [r0, #1]
 8007120:	dd2a      	ble.n	8007178 <__exponent+0x70>
 8007122:	f10d 0207 	add.w	r2, sp, #7
 8007126:	4617      	mov	r7, r2
 8007128:	260a      	movs	r6, #10
 800712a:	4694      	mov	ip, r2
 800712c:	fb91 f5f6 	sdiv	r5, r1, r6
 8007130:	fb06 1415 	mls	r4, r6, r5, r1
 8007134:	3430      	adds	r4, #48	; 0x30
 8007136:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800713a:	460c      	mov	r4, r1
 800713c:	2c63      	cmp	r4, #99	; 0x63
 800713e:	f102 32ff 	add.w	r2, r2, #4294967295
 8007142:	4629      	mov	r1, r5
 8007144:	dcf1      	bgt.n	800712a <__exponent+0x22>
 8007146:	3130      	adds	r1, #48	; 0x30
 8007148:	f1ac 0402 	sub.w	r4, ip, #2
 800714c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007150:	1c41      	adds	r1, r0, #1
 8007152:	4622      	mov	r2, r4
 8007154:	42ba      	cmp	r2, r7
 8007156:	d30a      	bcc.n	800716e <__exponent+0x66>
 8007158:	f10d 0209 	add.w	r2, sp, #9
 800715c:	eba2 020c 	sub.w	r2, r2, ip
 8007160:	42bc      	cmp	r4, r7
 8007162:	bf88      	it	hi
 8007164:	2200      	movhi	r2, #0
 8007166:	4413      	add	r3, r2
 8007168:	1a18      	subs	r0, r3, r0
 800716a:	b003      	add	sp, #12
 800716c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800716e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007172:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007176:	e7ed      	b.n	8007154 <__exponent+0x4c>
 8007178:	2330      	movs	r3, #48	; 0x30
 800717a:	3130      	adds	r1, #48	; 0x30
 800717c:	7083      	strb	r3, [r0, #2]
 800717e:	70c1      	strb	r1, [r0, #3]
 8007180:	1d03      	adds	r3, r0, #4
 8007182:	e7f1      	b.n	8007168 <__exponent+0x60>

08007184 <_printf_float>:
 8007184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007188:	ed2d 8b02 	vpush	{d8}
 800718c:	b08d      	sub	sp, #52	; 0x34
 800718e:	460c      	mov	r4, r1
 8007190:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007194:	4616      	mov	r6, r2
 8007196:	461f      	mov	r7, r3
 8007198:	4605      	mov	r5, r0
 800719a:	f000 fd2b 	bl	8007bf4 <_localeconv_r>
 800719e:	f8d0 a000 	ldr.w	sl, [r0]
 80071a2:	4650      	mov	r0, sl
 80071a4:	f7f9 f86c 	bl	8000280 <strlen>
 80071a8:	2300      	movs	r3, #0
 80071aa:	930a      	str	r3, [sp, #40]	; 0x28
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	9305      	str	r3, [sp, #20]
 80071b0:	f8d8 3000 	ldr.w	r3, [r8]
 80071b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80071b8:	3307      	adds	r3, #7
 80071ba:	f023 0307 	bic.w	r3, r3, #7
 80071be:	f103 0208 	add.w	r2, r3, #8
 80071c2:	f8c8 2000 	str.w	r2, [r8]
 80071c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80071ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80071ce:	9307      	str	r3, [sp, #28]
 80071d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80071d4:	ee08 0a10 	vmov	s16, r0
 80071d8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80071dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071e0:	4b9e      	ldr	r3, [pc, #632]	; (800745c <_printf_float+0x2d8>)
 80071e2:	f04f 32ff 	mov.w	r2, #4294967295
 80071e6:	f7f9 fca9 	bl	8000b3c <__aeabi_dcmpun>
 80071ea:	bb88      	cbnz	r0, 8007250 <_printf_float+0xcc>
 80071ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071f0:	4b9a      	ldr	r3, [pc, #616]	; (800745c <_printf_float+0x2d8>)
 80071f2:	f04f 32ff 	mov.w	r2, #4294967295
 80071f6:	f7f9 fc83 	bl	8000b00 <__aeabi_dcmple>
 80071fa:	bb48      	cbnz	r0, 8007250 <_printf_float+0xcc>
 80071fc:	2200      	movs	r2, #0
 80071fe:	2300      	movs	r3, #0
 8007200:	4640      	mov	r0, r8
 8007202:	4649      	mov	r1, r9
 8007204:	f7f9 fc72 	bl	8000aec <__aeabi_dcmplt>
 8007208:	b110      	cbz	r0, 8007210 <_printf_float+0x8c>
 800720a:	232d      	movs	r3, #45	; 0x2d
 800720c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007210:	4a93      	ldr	r2, [pc, #588]	; (8007460 <_printf_float+0x2dc>)
 8007212:	4b94      	ldr	r3, [pc, #592]	; (8007464 <_printf_float+0x2e0>)
 8007214:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007218:	bf94      	ite	ls
 800721a:	4690      	movls	r8, r2
 800721c:	4698      	movhi	r8, r3
 800721e:	2303      	movs	r3, #3
 8007220:	6123      	str	r3, [r4, #16]
 8007222:	9b05      	ldr	r3, [sp, #20]
 8007224:	f023 0304 	bic.w	r3, r3, #4
 8007228:	6023      	str	r3, [r4, #0]
 800722a:	f04f 0900 	mov.w	r9, #0
 800722e:	9700      	str	r7, [sp, #0]
 8007230:	4633      	mov	r3, r6
 8007232:	aa0b      	add	r2, sp, #44	; 0x2c
 8007234:	4621      	mov	r1, r4
 8007236:	4628      	mov	r0, r5
 8007238:	f000 f9da 	bl	80075f0 <_printf_common>
 800723c:	3001      	adds	r0, #1
 800723e:	f040 8090 	bne.w	8007362 <_printf_float+0x1de>
 8007242:	f04f 30ff 	mov.w	r0, #4294967295
 8007246:	b00d      	add	sp, #52	; 0x34
 8007248:	ecbd 8b02 	vpop	{d8}
 800724c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007250:	4642      	mov	r2, r8
 8007252:	464b      	mov	r3, r9
 8007254:	4640      	mov	r0, r8
 8007256:	4649      	mov	r1, r9
 8007258:	f7f9 fc70 	bl	8000b3c <__aeabi_dcmpun>
 800725c:	b140      	cbz	r0, 8007270 <_printf_float+0xec>
 800725e:	464b      	mov	r3, r9
 8007260:	2b00      	cmp	r3, #0
 8007262:	bfbc      	itt	lt
 8007264:	232d      	movlt	r3, #45	; 0x2d
 8007266:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800726a:	4a7f      	ldr	r2, [pc, #508]	; (8007468 <_printf_float+0x2e4>)
 800726c:	4b7f      	ldr	r3, [pc, #508]	; (800746c <_printf_float+0x2e8>)
 800726e:	e7d1      	b.n	8007214 <_printf_float+0x90>
 8007270:	6863      	ldr	r3, [r4, #4]
 8007272:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007276:	9206      	str	r2, [sp, #24]
 8007278:	1c5a      	adds	r2, r3, #1
 800727a:	d13f      	bne.n	80072fc <_printf_float+0x178>
 800727c:	2306      	movs	r3, #6
 800727e:	6063      	str	r3, [r4, #4]
 8007280:	9b05      	ldr	r3, [sp, #20]
 8007282:	6861      	ldr	r1, [r4, #4]
 8007284:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007288:	2300      	movs	r3, #0
 800728a:	9303      	str	r3, [sp, #12]
 800728c:	ab0a      	add	r3, sp, #40	; 0x28
 800728e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007292:	ab09      	add	r3, sp, #36	; 0x24
 8007294:	ec49 8b10 	vmov	d0, r8, r9
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	6022      	str	r2, [r4, #0]
 800729c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80072a0:	4628      	mov	r0, r5
 80072a2:	f7ff fecf 	bl	8007044 <__cvt>
 80072a6:	9b06      	ldr	r3, [sp, #24]
 80072a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072aa:	2b47      	cmp	r3, #71	; 0x47
 80072ac:	4680      	mov	r8, r0
 80072ae:	d108      	bne.n	80072c2 <_printf_float+0x13e>
 80072b0:	1cc8      	adds	r0, r1, #3
 80072b2:	db02      	blt.n	80072ba <_printf_float+0x136>
 80072b4:	6863      	ldr	r3, [r4, #4]
 80072b6:	4299      	cmp	r1, r3
 80072b8:	dd41      	ble.n	800733e <_printf_float+0x1ba>
 80072ba:	f1ab 0302 	sub.w	r3, fp, #2
 80072be:	fa5f fb83 	uxtb.w	fp, r3
 80072c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80072c6:	d820      	bhi.n	800730a <_printf_float+0x186>
 80072c8:	3901      	subs	r1, #1
 80072ca:	465a      	mov	r2, fp
 80072cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80072d0:	9109      	str	r1, [sp, #36]	; 0x24
 80072d2:	f7ff ff19 	bl	8007108 <__exponent>
 80072d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072d8:	1813      	adds	r3, r2, r0
 80072da:	2a01      	cmp	r2, #1
 80072dc:	4681      	mov	r9, r0
 80072de:	6123      	str	r3, [r4, #16]
 80072e0:	dc02      	bgt.n	80072e8 <_printf_float+0x164>
 80072e2:	6822      	ldr	r2, [r4, #0]
 80072e4:	07d2      	lsls	r2, r2, #31
 80072e6:	d501      	bpl.n	80072ec <_printf_float+0x168>
 80072e8:	3301      	adds	r3, #1
 80072ea:	6123      	str	r3, [r4, #16]
 80072ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d09c      	beq.n	800722e <_printf_float+0xaa>
 80072f4:	232d      	movs	r3, #45	; 0x2d
 80072f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072fa:	e798      	b.n	800722e <_printf_float+0xaa>
 80072fc:	9a06      	ldr	r2, [sp, #24]
 80072fe:	2a47      	cmp	r2, #71	; 0x47
 8007300:	d1be      	bne.n	8007280 <_printf_float+0xfc>
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1bc      	bne.n	8007280 <_printf_float+0xfc>
 8007306:	2301      	movs	r3, #1
 8007308:	e7b9      	b.n	800727e <_printf_float+0xfa>
 800730a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800730e:	d118      	bne.n	8007342 <_printf_float+0x1be>
 8007310:	2900      	cmp	r1, #0
 8007312:	6863      	ldr	r3, [r4, #4]
 8007314:	dd0b      	ble.n	800732e <_printf_float+0x1aa>
 8007316:	6121      	str	r1, [r4, #16]
 8007318:	b913      	cbnz	r3, 8007320 <_printf_float+0x19c>
 800731a:	6822      	ldr	r2, [r4, #0]
 800731c:	07d0      	lsls	r0, r2, #31
 800731e:	d502      	bpl.n	8007326 <_printf_float+0x1a2>
 8007320:	3301      	adds	r3, #1
 8007322:	440b      	add	r3, r1
 8007324:	6123      	str	r3, [r4, #16]
 8007326:	65a1      	str	r1, [r4, #88]	; 0x58
 8007328:	f04f 0900 	mov.w	r9, #0
 800732c:	e7de      	b.n	80072ec <_printf_float+0x168>
 800732e:	b913      	cbnz	r3, 8007336 <_printf_float+0x1b2>
 8007330:	6822      	ldr	r2, [r4, #0]
 8007332:	07d2      	lsls	r2, r2, #31
 8007334:	d501      	bpl.n	800733a <_printf_float+0x1b6>
 8007336:	3302      	adds	r3, #2
 8007338:	e7f4      	b.n	8007324 <_printf_float+0x1a0>
 800733a:	2301      	movs	r3, #1
 800733c:	e7f2      	b.n	8007324 <_printf_float+0x1a0>
 800733e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007344:	4299      	cmp	r1, r3
 8007346:	db05      	blt.n	8007354 <_printf_float+0x1d0>
 8007348:	6823      	ldr	r3, [r4, #0]
 800734a:	6121      	str	r1, [r4, #16]
 800734c:	07d8      	lsls	r0, r3, #31
 800734e:	d5ea      	bpl.n	8007326 <_printf_float+0x1a2>
 8007350:	1c4b      	adds	r3, r1, #1
 8007352:	e7e7      	b.n	8007324 <_printf_float+0x1a0>
 8007354:	2900      	cmp	r1, #0
 8007356:	bfd4      	ite	le
 8007358:	f1c1 0202 	rsble	r2, r1, #2
 800735c:	2201      	movgt	r2, #1
 800735e:	4413      	add	r3, r2
 8007360:	e7e0      	b.n	8007324 <_printf_float+0x1a0>
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	055a      	lsls	r2, r3, #21
 8007366:	d407      	bmi.n	8007378 <_printf_float+0x1f4>
 8007368:	6923      	ldr	r3, [r4, #16]
 800736a:	4642      	mov	r2, r8
 800736c:	4631      	mov	r1, r6
 800736e:	4628      	mov	r0, r5
 8007370:	47b8      	blx	r7
 8007372:	3001      	adds	r0, #1
 8007374:	d12c      	bne.n	80073d0 <_printf_float+0x24c>
 8007376:	e764      	b.n	8007242 <_printf_float+0xbe>
 8007378:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800737c:	f240 80e0 	bls.w	8007540 <_printf_float+0x3bc>
 8007380:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007384:	2200      	movs	r2, #0
 8007386:	2300      	movs	r3, #0
 8007388:	f7f9 fba6 	bl	8000ad8 <__aeabi_dcmpeq>
 800738c:	2800      	cmp	r0, #0
 800738e:	d034      	beq.n	80073fa <_printf_float+0x276>
 8007390:	4a37      	ldr	r2, [pc, #220]	; (8007470 <_printf_float+0x2ec>)
 8007392:	2301      	movs	r3, #1
 8007394:	4631      	mov	r1, r6
 8007396:	4628      	mov	r0, r5
 8007398:	47b8      	blx	r7
 800739a:	3001      	adds	r0, #1
 800739c:	f43f af51 	beq.w	8007242 <_printf_float+0xbe>
 80073a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073a4:	429a      	cmp	r2, r3
 80073a6:	db02      	blt.n	80073ae <_printf_float+0x22a>
 80073a8:	6823      	ldr	r3, [r4, #0]
 80073aa:	07d8      	lsls	r0, r3, #31
 80073ac:	d510      	bpl.n	80073d0 <_printf_float+0x24c>
 80073ae:	ee18 3a10 	vmov	r3, s16
 80073b2:	4652      	mov	r2, sl
 80073b4:	4631      	mov	r1, r6
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b8      	blx	r7
 80073ba:	3001      	adds	r0, #1
 80073bc:	f43f af41 	beq.w	8007242 <_printf_float+0xbe>
 80073c0:	f04f 0800 	mov.w	r8, #0
 80073c4:	f104 091a 	add.w	r9, r4, #26
 80073c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ca:	3b01      	subs	r3, #1
 80073cc:	4543      	cmp	r3, r8
 80073ce:	dc09      	bgt.n	80073e4 <_printf_float+0x260>
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	079b      	lsls	r3, r3, #30
 80073d4:	f100 8107 	bmi.w	80075e6 <_printf_float+0x462>
 80073d8:	68e0      	ldr	r0, [r4, #12]
 80073da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073dc:	4298      	cmp	r0, r3
 80073de:	bfb8      	it	lt
 80073e0:	4618      	movlt	r0, r3
 80073e2:	e730      	b.n	8007246 <_printf_float+0xc2>
 80073e4:	2301      	movs	r3, #1
 80073e6:	464a      	mov	r2, r9
 80073e8:	4631      	mov	r1, r6
 80073ea:	4628      	mov	r0, r5
 80073ec:	47b8      	blx	r7
 80073ee:	3001      	adds	r0, #1
 80073f0:	f43f af27 	beq.w	8007242 <_printf_float+0xbe>
 80073f4:	f108 0801 	add.w	r8, r8, #1
 80073f8:	e7e6      	b.n	80073c8 <_printf_float+0x244>
 80073fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	dc39      	bgt.n	8007474 <_printf_float+0x2f0>
 8007400:	4a1b      	ldr	r2, [pc, #108]	; (8007470 <_printf_float+0x2ec>)
 8007402:	2301      	movs	r3, #1
 8007404:	4631      	mov	r1, r6
 8007406:	4628      	mov	r0, r5
 8007408:	47b8      	blx	r7
 800740a:	3001      	adds	r0, #1
 800740c:	f43f af19 	beq.w	8007242 <_printf_float+0xbe>
 8007410:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007414:	4313      	orrs	r3, r2
 8007416:	d102      	bne.n	800741e <_printf_float+0x29a>
 8007418:	6823      	ldr	r3, [r4, #0]
 800741a:	07d9      	lsls	r1, r3, #31
 800741c:	d5d8      	bpl.n	80073d0 <_printf_float+0x24c>
 800741e:	ee18 3a10 	vmov	r3, s16
 8007422:	4652      	mov	r2, sl
 8007424:	4631      	mov	r1, r6
 8007426:	4628      	mov	r0, r5
 8007428:	47b8      	blx	r7
 800742a:	3001      	adds	r0, #1
 800742c:	f43f af09 	beq.w	8007242 <_printf_float+0xbe>
 8007430:	f04f 0900 	mov.w	r9, #0
 8007434:	f104 0a1a 	add.w	sl, r4, #26
 8007438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743a:	425b      	negs	r3, r3
 800743c:	454b      	cmp	r3, r9
 800743e:	dc01      	bgt.n	8007444 <_printf_float+0x2c0>
 8007440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007442:	e792      	b.n	800736a <_printf_float+0x1e6>
 8007444:	2301      	movs	r3, #1
 8007446:	4652      	mov	r2, sl
 8007448:	4631      	mov	r1, r6
 800744a:	4628      	mov	r0, r5
 800744c:	47b8      	blx	r7
 800744e:	3001      	adds	r0, #1
 8007450:	f43f aef7 	beq.w	8007242 <_printf_float+0xbe>
 8007454:	f109 0901 	add.w	r9, r9, #1
 8007458:	e7ee      	b.n	8007438 <_printf_float+0x2b4>
 800745a:	bf00      	nop
 800745c:	7fefffff 	.word	0x7fefffff
 8007460:	0800a0d0 	.word	0x0800a0d0
 8007464:	0800a0d4 	.word	0x0800a0d4
 8007468:	0800a0d8 	.word	0x0800a0d8
 800746c:	0800a0dc 	.word	0x0800a0dc
 8007470:	0800a0e0 	.word	0x0800a0e0
 8007474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007476:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007478:	429a      	cmp	r2, r3
 800747a:	bfa8      	it	ge
 800747c:	461a      	movge	r2, r3
 800747e:	2a00      	cmp	r2, #0
 8007480:	4691      	mov	r9, r2
 8007482:	dc37      	bgt.n	80074f4 <_printf_float+0x370>
 8007484:	f04f 0b00 	mov.w	fp, #0
 8007488:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800748c:	f104 021a 	add.w	r2, r4, #26
 8007490:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007492:	9305      	str	r3, [sp, #20]
 8007494:	eba3 0309 	sub.w	r3, r3, r9
 8007498:	455b      	cmp	r3, fp
 800749a:	dc33      	bgt.n	8007504 <_printf_float+0x380>
 800749c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074a0:	429a      	cmp	r2, r3
 80074a2:	db3b      	blt.n	800751c <_printf_float+0x398>
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	07da      	lsls	r2, r3, #31
 80074a8:	d438      	bmi.n	800751c <_printf_float+0x398>
 80074aa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80074ae:	eba2 0903 	sub.w	r9, r2, r3
 80074b2:	9b05      	ldr	r3, [sp, #20]
 80074b4:	1ad2      	subs	r2, r2, r3
 80074b6:	4591      	cmp	r9, r2
 80074b8:	bfa8      	it	ge
 80074ba:	4691      	movge	r9, r2
 80074bc:	f1b9 0f00 	cmp.w	r9, #0
 80074c0:	dc35      	bgt.n	800752e <_printf_float+0x3aa>
 80074c2:	f04f 0800 	mov.w	r8, #0
 80074c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074ca:	f104 0a1a 	add.w	sl, r4, #26
 80074ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	eba3 0309 	sub.w	r3, r3, r9
 80074d8:	4543      	cmp	r3, r8
 80074da:	f77f af79 	ble.w	80073d0 <_printf_float+0x24c>
 80074de:	2301      	movs	r3, #1
 80074e0:	4652      	mov	r2, sl
 80074e2:	4631      	mov	r1, r6
 80074e4:	4628      	mov	r0, r5
 80074e6:	47b8      	blx	r7
 80074e8:	3001      	adds	r0, #1
 80074ea:	f43f aeaa 	beq.w	8007242 <_printf_float+0xbe>
 80074ee:	f108 0801 	add.w	r8, r8, #1
 80074f2:	e7ec      	b.n	80074ce <_printf_float+0x34a>
 80074f4:	4613      	mov	r3, r2
 80074f6:	4631      	mov	r1, r6
 80074f8:	4642      	mov	r2, r8
 80074fa:	4628      	mov	r0, r5
 80074fc:	47b8      	blx	r7
 80074fe:	3001      	adds	r0, #1
 8007500:	d1c0      	bne.n	8007484 <_printf_float+0x300>
 8007502:	e69e      	b.n	8007242 <_printf_float+0xbe>
 8007504:	2301      	movs	r3, #1
 8007506:	4631      	mov	r1, r6
 8007508:	4628      	mov	r0, r5
 800750a:	9205      	str	r2, [sp, #20]
 800750c:	47b8      	blx	r7
 800750e:	3001      	adds	r0, #1
 8007510:	f43f ae97 	beq.w	8007242 <_printf_float+0xbe>
 8007514:	9a05      	ldr	r2, [sp, #20]
 8007516:	f10b 0b01 	add.w	fp, fp, #1
 800751a:	e7b9      	b.n	8007490 <_printf_float+0x30c>
 800751c:	ee18 3a10 	vmov	r3, s16
 8007520:	4652      	mov	r2, sl
 8007522:	4631      	mov	r1, r6
 8007524:	4628      	mov	r0, r5
 8007526:	47b8      	blx	r7
 8007528:	3001      	adds	r0, #1
 800752a:	d1be      	bne.n	80074aa <_printf_float+0x326>
 800752c:	e689      	b.n	8007242 <_printf_float+0xbe>
 800752e:	9a05      	ldr	r2, [sp, #20]
 8007530:	464b      	mov	r3, r9
 8007532:	4442      	add	r2, r8
 8007534:	4631      	mov	r1, r6
 8007536:	4628      	mov	r0, r5
 8007538:	47b8      	blx	r7
 800753a:	3001      	adds	r0, #1
 800753c:	d1c1      	bne.n	80074c2 <_printf_float+0x33e>
 800753e:	e680      	b.n	8007242 <_printf_float+0xbe>
 8007540:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007542:	2a01      	cmp	r2, #1
 8007544:	dc01      	bgt.n	800754a <_printf_float+0x3c6>
 8007546:	07db      	lsls	r3, r3, #31
 8007548:	d53a      	bpl.n	80075c0 <_printf_float+0x43c>
 800754a:	2301      	movs	r3, #1
 800754c:	4642      	mov	r2, r8
 800754e:	4631      	mov	r1, r6
 8007550:	4628      	mov	r0, r5
 8007552:	47b8      	blx	r7
 8007554:	3001      	adds	r0, #1
 8007556:	f43f ae74 	beq.w	8007242 <_printf_float+0xbe>
 800755a:	ee18 3a10 	vmov	r3, s16
 800755e:	4652      	mov	r2, sl
 8007560:	4631      	mov	r1, r6
 8007562:	4628      	mov	r0, r5
 8007564:	47b8      	blx	r7
 8007566:	3001      	adds	r0, #1
 8007568:	f43f ae6b 	beq.w	8007242 <_printf_float+0xbe>
 800756c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007570:	2200      	movs	r2, #0
 8007572:	2300      	movs	r3, #0
 8007574:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007578:	f7f9 faae 	bl	8000ad8 <__aeabi_dcmpeq>
 800757c:	b9d8      	cbnz	r0, 80075b6 <_printf_float+0x432>
 800757e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007582:	f108 0201 	add.w	r2, r8, #1
 8007586:	4631      	mov	r1, r6
 8007588:	4628      	mov	r0, r5
 800758a:	47b8      	blx	r7
 800758c:	3001      	adds	r0, #1
 800758e:	d10e      	bne.n	80075ae <_printf_float+0x42a>
 8007590:	e657      	b.n	8007242 <_printf_float+0xbe>
 8007592:	2301      	movs	r3, #1
 8007594:	4652      	mov	r2, sl
 8007596:	4631      	mov	r1, r6
 8007598:	4628      	mov	r0, r5
 800759a:	47b8      	blx	r7
 800759c:	3001      	adds	r0, #1
 800759e:	f43f ae50 	beq.w	8007242 <_printf_float+0xbe>
 80075a2:	f108 0801 	add.w	r8, r8, #1
 80075a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075a8:	3b01      	subs	r3, #1
 80075aa:	4543      	cmp	r3, r8
 80075ac:	dcf1      	bgt.n	8007592 <_printf_float+0x40e>
 80075ae:	464b      	mov	r3, r9
 80075b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80075b4:	e6da      	b.n	800736c <_printf_float+0x1e8>
 80075b6:	f04f 0800 	mov.w	r8, #0
 80075ba:	f104 0a1a 	add.w	sl, r4, #26
 80075be:	e7f2      	b.n	80075a6 <_printf_float+0x422>
 80075c0:	2301      	movs	r3, #1
 80075c2:	4642      	mov	r2, r8
 80075c4:	e7df      	b.n	8007586 <_printf_float+0x402>
 80075c6:	2301      	movs	r3, #1
 80075c8:	464a      	mov	r2, r9
 80075ca:	4631      	mov	r1, r6
 80075cc:	4628      	mov	r0, r5
 80075ce:	47b8      	blx	r7
 80075d0:	3001      	adds	r0, #1
 80075d2:	f43f ae36 	beq.w	8007242 <_printf_float+0xbe>
 80075d6:	f108 0801 	add.w	r8, r8, #1
 80075da:	68e3      	ldr	r3, [r4, #12]
 80075dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075de:	1a5b      	subs	r3, r3, r1
 80075e0:	4543      	cmp	r3, r8
 80075e2:	dcf0      	bgt.n	80075c6 <_printf_float+0x442>
 80075e4:	e6f8      	b.n	80073d8 <_printf_float+0x254>
 80075e6:	f04f 0800 	mov.w	r8, #0
 80075ea:	f104 0919 	add.w	r9, r4, #25
 80075ee:	e7f4      	b.n	80075da <_printf_float+0x456>

080075f0 <_printf_common>:
 80075f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075f4:	4616      	mov	r6, r2
 80075f6:	4699      	mov	r9, r3
 80075f8:	688a      	ldr	r2, [r1, #8]
 80075fa:	690b      	ldr	r3, [r1, #16]
 80075fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007600:	4293      	cmp	r3, r2
 8007602:	bfb8      	it	lt
 8007604:	4613      	movlt	r3, r2
 8007606:	6033      	str	r3, [r6, #0]
 8007608:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800760c:	4607      	mov	r7, r0
 800760e:	460c      	mov	r4, r1
 8007610:	b10a      	cbz	r2, 8007616 <_printf_common+0x26>
 8007612:	3301      	adds	r3, #1
 8007614:	6033      	str	r3, [r6, #0]
 8007616:	6823      	ldr	r3, [r4, #0]
 8007618:	0699      	lsls	r1, r3, #26
 800761a:	bf42      	ittt	mi
 800761c:	6833      	ldrmi	r3, [r6, #0]
 800761e:	3302      	addmi	r3, #2
 8007620:	6033      	strmi	r3, [r6, #0]
 8007622:	6825      	ldr	r5, [r4, #0]
 8007624:	f015 0506 	ands.w	r5, r5, #6
 8007628:	d106      	bne.n	8007638 <_printf_common+0x48>
 800762a:	f104 0a19 	add.w	sl, r4, #25
 800762e:	68e3      	ldr	r3, [r4, #12]
 8007630:	6832      	ldr	r2, [r6, #0]
 8007632:	1a9b      	subs	r3, r3, r2
 8007634:	42ab      	cmp	r3, r5
 8007636:	dc26      	bgt.n	8007686 <_printf_common+0x96>
 8007638:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800763c:	1e13      	subs	r3, r2, #0
 800763e:	6822      	ldr	r2, [r4, #0]
 8007640:	bf18      	it	ne
 8007642:	2301      	movne	r3, #1
 8007644:	0692      	lsls	r2, r2, #26
 8007646:	d42b      	bmi.n	80076a0 <_printf_common+0xb0>
 8007648:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800764c:	4649      	mov	r1, r9
 800764e:	4638      	mov	r0, r7
 8007650:	47c0      	blx	r8
 8007652:	3001      	adds	r0, #1
 8007654:	d01e      	beq.n	8007694 <_printf_common+0xa4>
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	6922      	ldr	r2, [r4, #16]
 800765a:	f003 0306 	and.w	r3, r3, #6
 800765e:	2b04      	cmp	r3, #4
 8007660:	bf02      	ittt	eq
 8007662:	68e5      	ldreq	r5, [r4, #12]
 8007664:	6833      	ldreq	r3, [r6, #0]
 8007666:	1aed      	subeq	r5, r5, r3
 8007668:	68a3      	ldr	r3, [r4, #8]
 800766a:	bf0c      	ite	eq
 800766c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007670:	2500      	movne	r5, #0
 8007672:	4293      	cmp	r3, r2
 8007674:	bfc4      	itt	gt
 8007676:	1a9b      	subgt	r3, r3, r2
 8007678:	18ed      	addgt	r5, r5, r3
 800767a:	2600      	movs	r6, #0
 800767c:	341a      	adds	r4, #26
 800767e:	42b5      	cmp	r5, r6
 8007680:	d11a      	bne.n	80076b8 <_printf_common+0xc8>
 8007682:	2000      	movs	r0, #0
 8007684:	e008      	b.n	8007698 <_printf_common+0xa8>
 8007686:	2301      	movs	r3, #1
 8007688:	4652      	mov	r2, sl
 800768a:	4649      	mov	r1, r9
 800768c:	4638      	mov	r0, r7
 800768e:	47c0      	blx	r8
 8007690:	3001      	adds	r0, #1
 8007692:	d103      	bne.n	800769c <_printf_common+0xac>
 8007694:	f04f 30ff 	mov.w	r0, #4294967295
 8007698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800769c:	3501      	adds	r5, #1
 800769e:	e7c6      	b.n	800762e <_printf_common+0x3e>
 80076a0:	18e1      	adds	r1, r4, r3
 80076a2:	1c5a      	adds	r2, r3, #1
 80076a4:	2030      	movs	r0, #48	; 0x30
 80076a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076aa:	4422      	add	r2, r4
 80076ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80076b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80076b4:	3302      	adds	r3, #2
 80076b6:	e7c7      	b.n	8007648 <_printf_common+0x58>
 80076b8:	2301      	movs	r3, #1
 80076ba:	4622      	mov	r2, r4
 80076bc:	4649      	mov	r1, r9
 80076be:	4638      	mov	r0, r7
 80076c0:	47c0      	blx	r8
 80076c2:	3001      	adds	r0, #1
 80076c4:	d0e6      	beq.n	8007694 <_printf_common+0xa4>
 80076c6:	3601      	adds	r6, #1
 80076c8:	e7d9      	b.n	800767e <_printf_common+0x8e>
	...

080076cc <_printf_i>:
 80076cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076d0:	7e0f      	ldrb	r7, [r1, #24]
 80076d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80076d4:	2f78      	cmp	r7, #120	; 0x78
 80076d6:	4691      	mov	r9, r2
 80076d8:	4680      	mov	r8, r0
 80076da:	460c      	mov	r4, r1
 80076dc:	469a      	mov	sl, r3
 80076de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80076e2:	d807      	bhi.n	80076f4 <_printf_i+0x28>
 80076e4:	2f62      	cmp	r7, #98	; 0x62
 80076e6:	d80a      	bhi.n	80076fe <_printf_i+0x32>
 80076e8:	2f00      	cmp	r7, #0
 80076ea:	f000 80d4 	beq.w	8007896 <_printf_i+0x1ca>
 80076ee:	2f58      	cmp	r7, #88	; 0x58
 80076f0:	f000 80c0 	beq.w	8007874 <_printf_i+0x1a8>
 80076f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076fc:	e03a      	b.n	8007774 <_printf_i+0xa8>
 80076fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007702:	2b15      	cmp	r3, #21
 8007704:	d8f6      	bhi.n	80076f4 <_printf_i+0x28>
 8007706:	a101      	add	r1, pc, #4	; (adr r1, 800770c <_printf_i+0x40>)
 8007708:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800770c:	08007765 	.word	0x08007765
 8007710:	08007779 	.word	0x08007779
 8007714:	080076f5 	.word	0x080076f5
 8007718:	080076f5 	.word	0x080076f5
 800771c:	080076f5 	.word	0x080076f5
 8007720:	080076f5 	.word	0x080076f5
 8007724:	08007779 	.word	0x08007779
 8007728:	080076f5 	.word	0x080076f5
 800772c:	080076f5 	.word	0x080076f5
 8007730:	080076f5 	.word	0x080076f5
 8007734:	080076f5 	.word	0x080076f5
 8007738:	0800787d 	.word	0x0800787d
 800773c:	080077a5 	.word	0x080077a5
 8007740:	08007837 	.word	0x08007837
 8007744:	080076f5 	.word	0x080076f5
 8007748:	080076f5 	.word	0x080076f5
 800774c:	0800789f 	.word	0x0800789f
 8007750:	080076f5 	.word	0x080076f5
 8007754:	080077a5 	.word	0x080077a5
 8007758:	080076f5 	.word	0x080076f5
 800775c:	080076f5 	.word	0x080076f5
 8007760:	0800783f 	.word	0x0800783f
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	1d1a      	adds	r2, r3, #4
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	602a      	str	r2, [r5, #0]
 800776c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007770:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007774:	2301      	movs	r3, #1
 8007776:	e09f      	b.n	80078b8 <_printf_i+0x1ec>
 8007778:	6820      	ldr	r0, [r4, #0]
 800777a:	682b      	ldr	r3, [r5, #0]
 800777c:	0607      	lsls	r7, r0, #24
 800777e:	f103 0104 	add.w	r1, r3, #4
 8007782:	6029      	str	r1, [r5, #0]
 8007784:	d501      	bpl.n	800778a <_printf_i+0xbe>
 8007786:	681e      	ldr	r6, [r3, #0]
 8007788:	e003      	b.n	8007792 <_printf_i+0xc6>
 800778a:	0646      	lsls	r6, r0, #25
 800778c:	d5fb      	bpl.n	8007786 <_printf_i+0xba>
 800778e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007792:	2e00      	cmp	r6, #0
 8007794:	da03      	bge.n	800779e <_printf_i+0xd2>
 8007796:	232d      	movs	r3, #45	; 0x2d
 8007798:	4276      	negs	r6, r6
 800779a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800779e:	485a      	ldr	r0, [pc, #360]	; (8007908 <_printf_i+0x23c>)
 80077a0:	230a      	movs	r3, #10
 80077a2:	e012      	b.n	80077ca <_printf_i+0xfe>
 80077a4:	682b      	ldr	r3, [r5, #0]
 80077a6:	6820      	ldr	r0, [r4, #0]
 80077a8:	1d19      	adds	r1, r3, #4
 80077aa:	6029      	str	r1, [r5, #0]
 80077ac:	0605      	lsls	r5, r0, #24
 80077ae:	d501      	bpl.n	80077b4 <_printf_i+0xe8>
 80077b0:	681e      	ldr	r6, [r3, #0]
 80077b2:	e002      	b.n	80077ba <_printf_i+0xee>
 80077b4:	0641      	lsls	r1, r0, #25
 80077b6:	d5fb      	bpl.n	80077b0 <_printf_i+0xe4>
 80077b8:	881e      	ldrh	r6, [r3, #0]
 80077ba:	4853      	ldr	r0, [pc, #332]	; (8007908 <_printf_i+0x23c>)
 80077bc:	2f6f      	cmp	r7, #111	; 0x6f
 80077be:	bf0c      	ite	eq
 80077c0:	2308      	moveq	r3, #8
 80077c2:	230a      	movne	r3, #10
 80077c4:	2100      	movs	r1, #0
 80077c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80077ca:	6865      	ldr	r5, [r4, #4]
 80077cc:	60a5      	str	r5, [r4, #8]
 80077ce:	2d00      	cmp	r5, #0
 80077d0:	bfa2      	ittt	ge
 80077d2:	6821      	ldrge	r1, [r4, #0]
 80077d4:	f021 0104 	bicge.w	r1, r1, #4
 80077d8:	6021      	strge	r1, [r4, #0]
 80077da:	b90e      	cbnz	r6, 80077e0 <_printf_i+0x114>
 80077dc:	2d00      	cmp	r5, #0
 80077de:	d04b      	beq.n	8007878 <_printf_i+0x1ac>
 80077e0:	4615      	mov	r5, r2
 80077e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80077e6:	fb03 6711 	mls	r7, r3, r1, r6
 80077ea:	5dc7      	ldrb	r7, [r0, r7]
 80077ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80077f0:	4637      	mov	r7, r6
 80077f2:	42bb      	cmp	r3, r7
 80077f4:	460e      	mov	r6, r1
 80077f6:	d9f4      	bls.n	80077e2 <_printf_i+0x116>
 80077f8:	2b08      	cmp	r3, #8
 80077fa:	d10b      	bne.n	8007814 <_printf_i+0x148>
 80077fc:	6823      	ldr	r3, [r4, #0]
 80077fe:	07de      	lsls	r6, r3, #31
 8007800:	d508      	bpl.n	8007814 <_printf_i+0x148>
 8007802:	6923      	ldr	r3, [r4, #16]
 8007804:	6861      	ldr	r1, [r4, #4]
 8007806:	4299      	cmp	r1, r3
 8007808:	bfde      	ittt	le
 800780a:	2330      	movle	r3, #48	; 0x30
 800780c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007810:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007814:	1b52      	subs	r2, r2, r5
 8007816:	6122      	str	r2, [r4, #16]
 8007818:	f8cd a000 	str.w	sl, [sp]
 800781c:	464b      	mov	r3, r9
 800781e:	aa03      	add	r2, sp, #12
 8007820:	4621      	mov	r1, r4
 8007822:	4640      	mov	r0, r8
 8007824:	f7ff fee4 	bl	80075f0 <_printf_common>
 8007828:	3001      	adds	r0, #1
 800782a:	d14a      	bne.n	80078c2 <_printf_i+0x1f6>
 800782c:	f04f 30ff 	mov.w	r0, #4294967295
 8007830:	b004      	add	sp, #16
 8007832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	f043 0320 	orr.w	r3, r3, #32
 800783c:	6023      	str	r3, [r4, #0]
 800783e:	4833      	ldr	r0, [pc, #204]	; (800790c <_printf_i+0x240>)
 8007840:	2778      	movs	r7, #120	; 0x78
 8007842:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007846:	6823      	ldr	r3, [r4, #0]
 8007848:	6829      	ldr	r1, [r5, #0]
 800784a:	061f      	lsls	r7, r3, #24
 800784c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007850:	d402      	bmi.n	8007858 <_printf_i+0x18c>
 8007852:	065f      	lsls	r7, r3, #25
 8007854:	bf48      	it	mi
 8007856:	b2b6      	uxthmi	r6, r6
 8007858:	07df      	lsls	r7, r3, #31
 800785a:	bf48      	it	mi
 800785c:	f043 0320 	orrmi.w	r3, r3, #32
 8007860:	6029      	str	r1, [r5, #0]
 8007862:	bf48      	it	mi
 8007864:	6023      	strmi	r3, [r4, #0]
 8007866:	b91e      	cbnz	r6, 8007870 <_printf_i+0x1a4>
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	f023 0320 	bic.w	r3, r3, #32
 800786e:	6023      	str	r3, [r4, #0]
 8007870:	2310      	movs	r3, #16
 8007872:	e7a7      	b.n	80077c4 <_printf_i+0xf8>
 8007874:	4824      	ldr	r0, [pc, #144]	; (8007908 <_printf_i+0x23c>)
 8007876:	e7e4      	b.n	8007842 <_printf_i+0x176>
 8007878:	4615      	mov	r5, r2
 800787a:	e7bd      	b.n	80077f8 <_printf_i+0x12c>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	6826      	ldr	r6, [r4, #0]
 8007880:	6961      	ldr	r1, [r4, #20]
 8007882:	1d18      	adds	r0, r3, #4
 8007884:	6028      	str	r0, [r5, #0]
 8007886:	0635      	lsls	r5, r6, #24
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	d501      	bpl.n	8007890 <_printf_i+0x1c4>
 800788c:	6019      	str	r1, [r3, #0]
 800788e:	e002      	b.n	8007896 <_printf_i+0x1ca>
 8007890:	0670      	lsls	r0, r6, #25
 8007892:	d5fb      	bpl.n	800788c <_printf_i+0x1c0>
 8007894:	8019      	strh	r1, [r3, #0]
 8007896:	2300      	movs	r3, #0
 8007898:	6123      	str	r3, [r4, #16]
 800789a:	4615      	mov	r5, r2
 800789c:	e7bc      	b.n	8007818 <_printf_i+0x14c>
 800789e:	682b      	ldr	r3, [r5, #0]
 80078a0:	1d1a      	adds	r2, r3, #4
 80078a2:	602a      	str	r2, [r5, #0]
 80078a4:	681d      	ldr	r5, [r3, #0]
 80078a6:	6862      	ldr	r2, [r4, #4]
 80078a8:	2100      	movs	r1, #0
 80078aa:	4628      	mov	r0, r5
 80078ac:	f7f8 fc98 	bl	80001e0 <memchr>
 80078b0:	b108      	cbz	r0, 80078b6 <_printf_i+0x1ea>
 80078b2:	1b40      	subs	r0, r0, r5
 80078b4:	6060      	str	r0, [r4, #4]
 80078b6:	6863      	ldr	r3, [r4, #4]
 80078b8:	6123      	str	r3, [r4, #16]
 80078ba:	2300      	movs	r3, #0
 80078bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078c0:	e7aa      	b.n	8007818 <_printf_i+0x14c>
 80078c2:	6923      	ldr	r3, [r4, #16]
 80078c4:	462a      	mov	r2, r5
 80078c6:	4649      	mov	r1, r9
 80078c8:	4640      	mov	r0, r8
 80078ca:	47d0      	blx	sl
 80078cc:	3001      	adds	r0, #1
 80078ce:	d0ad      	beq.n	800782c <_printf_i+0x160>
 80078d0:	6823      	ldr	r3, [r4, #0]
 80078d2:	079b      	lsls	r3, r3, #30
 80078d4:	d413      	bmi.n	80078fe <_printf_i+0x232>
 80078d6:	68e0      	ldr	r0, [r4, #12]
 80078d8:	9b03      	ldr	r3, [sp, #12]
 80078da:	4298      	cmp	r0, r3
 80078dc:	bfb8      	it	lt
 80078de:	4618      	movlt	r0, r3
 80078e0:	e7a6      	b.n	8007830 <_printf_i+0x164>
 80078e2:	2301      	movs	r3, #1
 80078e4:	4632      	mov	r2, r6
 80078e6:	4649      	mov	r1, r9
 80078e8:	4640      	mov	r0, r8
 80078ea:	47d0      	blx	sl
 80078ec:	3001      	adds	r0, #1
 80078ee:	d09d      	beq.n	800782c <_printf_i+0x160>
 80078f0:	3501      	adds	r5, #1
 80078f2:	68e3      	ldr	r3, [r4, #12]
 80078f4:	9903      	ldr	r1, [sp, #12]
 80078f6:	1a5b      	subs	r3, r3, r1
 80078f8:	42ab      	cmp	r3, r5
 80078fa:	dcf2      	bgt.n	80078e2 <_printf_i+0x216>
 80078fc:	e7eb      	b.n	80078d6 <_printf_i+0x20a>
 80078fe:	2500      	movs	r5, #0
 8007900:	f104 0619 	add.w	r6, r4, #25
 8007904:	e7f5      	b.n	80078f2 <_printf_i+0x226>
 8007906:	bf00      	nop
 8007908:	0800a0e2 	.word	0x0800a0e2
 800790c:	0800a0f3 	.word	0x0800a0f3

08007910 <std>:
 8007910:	2300      	movs	r3, #0
 8007912:	b510      	push	{r4, lr}
 8007914:	4604      	mov	r4, r0
 8007916:	e9c0 3300 	strd	r3, r3, [r0]
 800791a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800791e:	6083      	str	r3, [r0, #8]
 8007920:	8181      	strh	r1, [r0, #12]
 8007922:	6643      	str	r3, [r0, #100]	; 0x64
 8007924:	81c2      	strh	r2, [r0, #14]
 8007926:	6183      	str	r3, [r0, #24]
 8007928:	4619      	mov	r1, r3
 800792a:	2208      	movs	r2, #8
 800792c:	305c      	adds	r0, #92	; 0x5c
 800792e:	f000 f928 	bl	8007b82 <memset>
 8007932:	4b0d      	ldr	r3, [pc, #52]	; (8007968 <std+0x58>)
 8007934:	6263      	str	r3, [r4, #36]	; 0x24
 8007936:	4b0d      	ldr	r3, [pc, #52]	; (800796c <std+0x5c>)
 8007938:	62a3      	str	r3, [r4, #40]	; 0x28
 800793a:	4b0d      	ldr	r3, [pc, #52]	; (8007970 <std+0x60>)
 800793c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800793e:	4b0d      	ldr	r3, [pc, #52]	; (8007974 <std+0x64>)
 8007940:	6323      	str	r3, [r4, #48]	; 0x30
 8007942:	4b0d      	ldr	r3, [pc, #52]	; (8007978 <std+0x68>)
 8007944:	6224      	str	r4, [r4, #32]
 8007946:	429c      	cmp	r4, r3
 8007948:	d006      	beq.n	8007958 <std+0x48>
 800794a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800794e:	4294      	cmp	r4, r2
 8007950:	d002      	beq.n	8007958 <std+0x48>
 8007952:	33d0      	adds	r3, #208	; 0xd0
 8007954:	429c      	cmp	r4, r3
 8007956:	d105      	bne.n	8007964 <std+0x54>
 8007958:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800795c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007960:	f000 b9e0 	b.w	8007d24 <__retarget_lock_init_recursive>
 8007964:	bd10      	pop	{r4, pc}
 8007966:	bf00      	nop
 8007968:	08007afd 	.word	0x08007afd
 800796c:	08007b1f 	.word	0x08007b1f
 8007970:	08007b57 	.word	0x08007b57
 8007974:	08007b7b 	.word	0x08007b7b
 8007978:	20000788 	.word	0x20000788

0800797c <stdio_exit_handler>:
 800797c:	4a02      	ldr	r2, [pc, #8]	; (8007988 <stdio_exit_handler+0xc>)
 800797e:	4903      	ldr	r1, [pc, #12]	; (800798c <stdio_exit_handler+0x10>)
 8007980:	4803      	ldr	r0, [pc, #12]	; (8007990 <stdio_exit_handler+0x14>)
 8007982:	f000 b869 	b.w	8007a58 <_fwalk_sglue>
 8007986:	bf00      	nop
 8007988:	20000010 	.word	0x20000010
 800798c:	08009571 	.word	0x08009571
 8007990:	2000001c 	.word	0x2000001c

08007994 <cleanup_stdio>:
 8007994:	6841      	ldr	r1, [r0, #4]
 8007996:	4b0c      	ldr	r3, [pc, #48]	; (80079c8 <cleanup_stdio+0x34>)
 8007998:	4299      	cmp	r1, r3
 800799a:	b510      	push	{r4, lr}
 800799c:	4604      	mov	r4, r0
 800799e:	d001      	beq.n	80079a4 <cleanup_stdio+0x10>
 80079a0:	f001 fde6 	bl	8009570 <_fflush_r>
 80079a4:	68a1      	ldr	r1, [r4, #8]
 80079a6:	4b09      	ldr	r3, [pc, #36]	; (80079cc <cleanup_stdio+0x38>)
 80079a8:	4299      	cmp	r1, r3
 80079aa:	d002      	beq.n	80079b2 <cleanup_stdio+0x1e>
 80079ac:	4620      	mov	r0, r4
 80079ae:	f001 fddf 	bl	8009570 <_fflush_r>
 80079b2:	68e1      	ldr	r1, [r4, #12]
 80079b4:	4b06      	ldr	r3, [pc, #24]	; (80079d0 <cleanup_stdio+0x3c>)
 80079b6:	4299      	cmp	r1, r3
 80079b8:	d004      	beq.n	80079c4 <cleanup_stdio+0x30>
 80079ba:	4620      	mov	r0, r4
 80079bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079c0:	f001 bdd6 	b.w	8009570 <_fflush_r>
 80079c4:	bd10      	pop	{r4, pc}
 80079c6:	bf00      	nop
 80079c8:	20000788 	.word	0x20000788
 80079cc:	200007f0 	.word	0x200007f0
 80079d0:	20000858 	.word	0x20000858

080079d4 <global_stdio_init.part.0>:
 80079d4:	b510      	push	{r4, lr}
 80079d6:	4b0b      	ldr	r3, [pc, #44]	; (8007a04 <global_stdio_init.part.0+0x30>)
 80079d8:	4c0b      	ldr	r4, [pc, #44]	; (8007a08 <global_stdio_init.part.0+0x34>)
 80079da:	4a0c      	ldr	r2, [pc, #48]	; (8007a0c <global_stdio_init.part.0+0x38>)
 80079dc:	601a      	str	r2, [r3, #0]
 80079de:	4620      	mov	r0, r4
 80079e0:	2200      	movs	r2, #0
 80079e2:	2104      	movs	r1, #4
 80079e4:	f7ff ff94 	bl	8007910 <std>
 80079e8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80079ec:	2201      	movs	r2, #1
 80079ee:	2109      	movs	r1, #9
 80079f0:	f7ff ff8e 	bl	8007910 <std>
 80079f4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80079f8:	2202      	movs	r2, #2
 80079fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079fe:	2112      	movs	r1, #18
 8007a00:	f7ff bf86 	b.w	8007910 <std>
 8007a04:	200008c0 	.word	0x200008c0
 8007a08:	20000788 	.word	0x20000788
 8007a0c:	0800797d 	.word	0x0800797d

08007a10 <__sfp_lock_acquire>:
 8007a10:	4801      	ldr	r0, [pc, #4]	; (8007a18 <__sfp_lock_acquire+0x8>)
 8007a12:	f000 b988 	b.w	8007d26 <__retarget_lock_acquire_recursive>
 8007a16:	bf00      	nop
 8007a18:	200008c9 	.word	0x200008c9

08007a1c <__sfp_lock_release>:
 8007a1c:	4801      	ldr	r0, [pc, #4]	; (8007a24 <__sfp_lock_release+0x8>)
 8007a1e:	f000 b983 	b.w	8007d28 <__retarget_lock_release_recursive>
 8007a22:	bf00      	nop
 8007a24:	200008c9 	.word	0x200008c9

08007a28 <__sinit>:
 8007a28:	b510      	push	{r4, lr}
 8007a2a:	4604      	mov	r4, r0
 8007a2c:	f7ff fff0 	bl	8007a10 <__sfp_lock_acquire>
 8007a30:	6a23      	ldr	r3, [r4, #32]
 8007a32:	b11b      	cbz	r3, 8007a3c <__sinit+0x14>
 8007a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a38:	f7ff bff0 	b.w	8007a1c <__sfp_lock_release>
 8007a3c:	4b04      	ldr	r3, [pc, #16]	; (8007a50 <__sinit+0x28>)
 8007a3e:	6223      	str	r3, [r4, #32]
 8007a40:	4b04      	ldr	r3, [pc, #16]	; (8007a54 <__sinit+0x2c>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1f5      	bne.n	8007a34 <__sinit+0xc>
 8007a48:	f7ff ffc4 	bl	80079d4 <global_stdio_init.part.0>
 8007a4c:	e7f2      	b.n	8007a34 <__sinit+0xc>
 8007a4e:	bf00      	nop
 8007a50:	08007995 	.word	0x08007995
 8007a54:	200008c0 	.word	0x200008c0

08007a58 <_fwalk_sglue>:
 8007a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a5c:	4607      	mov	r7, r0
 8007a5e:	4688      	mov	r8, r1
 8007a60:	4614      	mov	r4, r2
 8007a62:	2600      	movs	r6, #0
 8007a64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a68:	f1b9 0901 	subs.w	r9, r9, #1
 8007a6c:	d505      	bpl.n	8007a7a <_fwalk_sglue+0x22>
 8007a6e:	6824      	ldr	r4, [r4, #0]
 8007a70:	2c00      	cmp	r4, #0
 8007a72:	d1f7      	bne.n	8007a64 <_fwalk_sglue+0xc>
 8007a74:	4630      	mov	r0, r6
 8007a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a7a:	89ab      	ldrh	r3, [r5, #12]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d907      	bls.n	8007a90 <_fwalk_sglue+0x38>
 8007a80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a84:	3301      	adds	r3, #1
 8007a86:	d003      	beq.n	8007a90 <_fwalk_sglue+0x38>
 8007a88:	4629      	mov	r1, r5
 8007a8a:	4638      	mov	r0, r7
 8007a8c:	47c0      	blx	r8
 8007a8e:	4306      	orrs	r6, r0
 8007a90:	3568      	adds	r5, #104	; 0x68
 8007a92:	e7e9      	b.n	8007a68 <_fwalk_sglue+0x10>

08007a94 <sniprintf>:
 8007a94:	b40c      	push	{r2, r3}
 8007a96:	b530      	push	{r4, r5, lr}
 8007a98:	4b17      	ldr	r3, [pc, #92]	; (8007af8 <sniprintf+0x64>)
 8007a9a:	1e0c      	subs	r4, r1, #0
 8007a9c:	681d      	ldr	r5, [r3, #0]
 8007a9e:	b09d      	sub	sp, #116	; 0x74
 8007aa0:	da08      	bge.n	8007ab4 <sniprintf+0x20>
 8007aa2:	238b      	movs	r3, #139	; 0x8b
 8007aa4:	602b      	str	r3, [r5, #0]
 8007aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aaa:	b01d      	add	sp, #116	; 0x74
 8007aac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ab0:	b002      	add	sp, #8
 8007ab2:	4770      	bx	lr
 8007ab4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007ab8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007abc:	bf14      	ite	ne
 8007abe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007ac2:	4623      	moveq	r3, r4
 8007ac4:	9304      	str	r3, [sp, #16]
 8007ac6:	9307      	str	r3, [sp, #28]
 8007ac8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007acc:	9002      	str	r0, [sp, #8]
 8007ace:	9006      	str	r0, [sp, #24]
 8007ad0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007ad4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007ad6:	ab21      	add	r3, sp, #132	; 0x84
 8007ad8:	a902      	add	r1, sp, #8
 8007ada:	4628      	mov	r0, r5
 8007adc:	9301      	str	r3, [sp, #4]
 8007ade:	f001 fbc3 	bl	8009268 <_svfiprintf_r>
 8007ae2:	1c43      	adds	r3, r0, #1
 8007ae4:	bfbc      	itt	lt
 8007ae6:	238b      	movlt	r3, #139	; 0x8b
 8007ae8:	602b      	strlt	r3, [r5, #0]
 8007aea:	2c00      	cmp	r4, #0
 8007aec:	d0dd      	beq.n	8007aaa <sniprintf+0x16>
 8007aee:	9b02      	ldr	r3, [sp, #8]
 8007af0:	2200      	movs	r2, #0
 8007af2:	701a      	strb	r2, [r3, #0]
 8007af4:	e7d9      	b.n	8007aaa <sniprintf+0x16>
 8007af6:	bf00      	nop
 8007af8:	20000068 	.word	0x20000068

08007afc <__sread>:
 8007afc:	b510      	push	{r4, lr}
 8007afe:	460c      	mov	r4, r1
 8007b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b04:	f000 f89c 	bl	8007c40 <_read_r>
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	bfab      	itete	ge
 8007b0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b0e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b10:	181b      	addge	r3, r3, r0
 8007b12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b16:	bfac      	ite	ge
 8007b18:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b1a:	81a3      	strhlt	r3, [r4, #12]
 8007b1c:	bd10      	pop	{r4, pc}

08007b1e <__swrite>:
 8007b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b22:	461f      	mov	r7, r3
 8007b24:	898b      	ldrh	r3, [r1, #12]
 8007b26:	05db      	lsls	r3, r3, #23
 8007b28:	4605      	mov	r5, r0
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	4616      	mov	r6, r2
 8007b2e:	d505      	bpl.n	8007b3c <__swrite+0x1e>
 8007b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b34:	2302      	movs	r3, #2
 8007b36:	2200      	movs	r2, #0
 8007b38:	f000 f870 	bl	8007c1c <_lseek_r>
 8007b3c:	89a3      	ldrh	r3, [r4, #12]
 8007b3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b46:	81a3      	strh	r3, [r4, #12]
 8007b48:	4632      	mov	r2, r6
 8007b4a:	463b      	mov	r3, r7
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b52:	f000 b8ab 	b.w	8007cac <_write_r>

08007b56 <__sseek>:
 8007b56:	b510      	push	{r4, lr}
 8007b58:	460c      	mov	r4, r1
 8007b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b5e:	f000 f85d 	bl	8007c1c <_lseek_r>
 8007b62:	1c43      	adds	r3, r0, #1
 8007b64:	89a3      	ldrh	r3, [r4, #12]
 8007b66:	bf15      	itete	ne
 8007b68:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b72:	81a3      	strheq	r3, [r4, #12]
 8007b74:	bf18      	it	ne
 8007b76:	81a3      	strhne	r3, [r4, #12]
 8007b78:	bd10      	pop	{r4, pc}

08007b7a <__sclose>:
 8007b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b7e:	f000 b83d 	b.w	8007bfc <_close_r>

08007b82 <memset>:
 8007b82:	4402      	add	r2, r0
 8007b84:	4603      	mov	r3, r0
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d100      	bne.n	8007b8c <memset+0xa>
 8007b8a:	4770      	bx	lr
 8007b8c:	f803 1b01 	strb.w	r1, [r3], #1
 8007b90:	e7f9      	b.n	8007b86 <memset+0x4>

08007b92 <_raise_r>:
 8007b92:	291f      	cmp	r1, #31
 8007b94:	b538      	push	{r3, r4, r5, lr}
 8007b96:	4604      	mov	r4, r0
 8007b98:	460d      	mov	r5, r1
 8007b9a:	d904      	bls.n	8007ba6 <_raise_r+0x14>
 8007b9c:	2316      	movs	r3, #22
 8007b9e:	6003      	str	r3, [r0, #0]
 8007ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba4:	bd38      	pop	{r3, r4, r5, pc}
 8007ba6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007ba8:	b112      	cbz	r2, 8007bb0 <_raise_r+0x1e>
 8007baa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007bae:	b94b      	cbnz	r3, 8007bc4 <_raise_r+0x32>
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 f869 	bl	8007c88 <_getpid_r>
 8007bb6:	462a      	mov	r2, r5
 8007bb8:	4601      	mov	r1, r0
 8007bba:	4620      	mov	r0, r4
 8007bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bc0:	f000 b850 	b.w	8007c64 <_kill_r>
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d00a      	beq.n	8007bde <_raise_r+0x4c>
 8007bc8:	1c59      	adds	r1, r3, #1
 8007bca:	d103      	bne.n	8007bd4 <_raise_r+0x42>
 8007bcc:	2316      	movs	r3, #22
 8007bce:	6003      	str	r3, [r0, #0]
 8007bd0:	2001      	movs	r0, #1
 8007bd2:	e7e7      	b.n	8007ba4 <_raise_r+0x12>
 8007bd4:	2400      	movs	r4, #0
 8007bd6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007bda:	4628      	mov	r0, r5
 8007bdc:	4798      	blx	r3
 8007bde:	2000      	movs	r0, #0
 8007be0:	e7e0      	b.n	8007ba4 <_raise_r+0x12>
	...

08007be4 <raise>:
 8007be4:	4b02      	ldr	r3, [pc, #8]	; (8007bf0 <raise+0xc>)
 8007be6:	4601      	mov	r1, r0
 8007be8:	6818      	ldr	r0, [r3, #0]
 8007bea:	f7ff bfd2 	b.w	8007b92 <_raise_r>
 8007bee:	bf00      	nop
 8007bf0:	20000068 	.word	0x20000068

08007bf4 <_localeconv_r>:
 8007bf4:	4800      	ldr	r0, [pc, #0]	; (8007bf8 <_localeconv_r+0x4>)
 8007bf6:	4770      	bx	lr
 8007bf8:	2000015c 	.word	0x2000015c

08007bfc <_close_r>:
 8007bfc:	b538      	push	{r3, r4, r5, lr}
 8007bfe:	4d06      	ldr	r5, [pc, #24]	; (8007c18 <_close_r+0x1c>)
 8007c00:	2300      	movs	r3, #0
 8007c02:	4604      	mov	r4, r0
 8007c04:	4608      	mov	r0, r1
 8007c06:	602b      	str	r3, [r5, #0]
 8007c08:	f7fa fb11 	bl	800222e <_close>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d102      	bne.n	8007c16 <_close_r+0x1a>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	b103      	cbz	r3, 8007c16 <_close_r+0x1a>
 8007c14:	6023      	str	r3, [r4, #0]
 8007c16:	bd38      	pop	{r3, r4, r5, pc}
 8007c18:	200008c4 	.word	0x200008c4

08007c1c <_lseek_r>:
 8007c1c:	b538      	push	{r3, r4, r5, lr}
 8007c1e:	4d07      	ldr	r5, [pc, #28]	; (8007c3c <_lseek_r+0x20>)
 8007c20:	4604      	mov	r4, r0
 8007c22:	4608      	mov	r0, r1
 8007c24:	4611      	mov	r1, r2
 8007c26:	2200      	movs	r2, #0
 8007c28:	602a      	str	r2, [r5, #0]
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	f7fa fb26 	bl	800227c <_lseek>
 8007c30:	1c43      	adds	r3, r0, #1
 8007c32:	d102      	bne.n	8007c3a <_lseek_r+0x1e>
 8007c34:	682b      	ldr	r3, [r5, #0]
 8007c36:	b103      	cbz	r3, 8007c3a <_lseek_r+0x1e>
 8007c38:	6023      	str	r3, [r4, #0]
 8007c3a:	bd38      	pop	{r3, r4, r5, pc}
 8007c3c:	200008c4 	.word	0x200008c4

08007c40 <_read_r>:
 8007c40:	b538      	push	{r3, r4, r5, lr}
 8007c42:	4d07      	ldr	r5, [pc, #28]	; (8007c60 <_read_r+0x20>)
 8007c44:	4604      	mov	r4, r0
 8007c46:	4608      	mov	r0, r1
 8007c48:	4611      	mov	r1, r2
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	602a      	str	r2, [r5, #0]
 8007c4e:	461a      	mov	r2, r3
 8007c50:	f7fa fab4 	bl	80021bc <_read>
 8007c54:	1c43      	adds	r3, r0, #1
 8007c56:	d102      	bne.n	8007c5e <_read_r+0x1e>
 8007c58:	682b      	ldr	r3, [r5, #0]
 8007c5a:	b103      	cbz	r3, 8007c5e <_read_r+0x1e>
 8007c5c:	6023      	str	r3, [r4, #0]
 8007c5e:	bd38      	pop	{r3, r4, r5, pc}
 8007c60:	200008c4 	.word	0x200008c4

08007c64 <_kill_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	4d07      	ldr	r5, [pc, #28]	; (8007c84 <_kill_r+0x20>)
 8007c68:	2300      	movs	r3, #0
 8007c6a:	4604      	mov	r4, r0
 8007c6c:	4608      	mov	r0, r1
 8007c6e:	4611      	mov	r1, r2
 8007c70:	602b      	str	r3, [r5, #0]
 8007c72:	f7fa fa89 	bl	8002188 <_kill>
 8007c76:	1c43      	adds	r3, r0, #1
 8007c78:	d102      	bne.n	8007c80 <_kill_r+0x1c>
 8007c7a:	682b      	ldr	r3, [r5, #0]
 8007c7c:	b103      	cbz	r3, 8007c80 <_kill_r+0x1c>
 8007c7e:	6023      	str	r3, [r4, #0]
 8007c80:	bd38      	pop	{r3, r4, r5, pc}
 8007c82:	bf00      	nop
 8007c84:	200008c4 	.word	0x200008c4

08007c88 <_getpid_r>:
 8007c88:	f7fa ba76 	b.w	8002178 <_getpid>

08007c8c <_sbrk_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4d06      	ldr	r5, [pc, #24]	; (8007ca8 <_sbrk_r+0x1c>)
 8007c90:	2300      	movs	r3, #0
 8007c92:	4604      	mov	r4, r0
 8007c94:	4608      	mov	r0, r1
 8007c96:	602b      	str	r3, [r5, #0]
 8007c98:	f7fa fafe 	bl	8002298 <_sbrk>
 8007c9c:	1c43      	adds	r3, r0, #1
 8007c9e:	d102      	bne.n	8007ca6 <_sbrk_r+0x1a>
 8007ca0:	682b      	ldr	r3, [r5, #0]
 8007ca2:	b103      	cbz	r3, 8007ca6 <_sbrk_r+0x1a>
 8007ca4:	6023      	str	r3, [r4, #0]
 8007ca6:	bd38      	pop	{r3, r4, r5, pc}
 8007ca8:	200008c4 	.word	0x200008c4

08007cac <_write_r>:
 8007cac:	b538      	push	{r3, r4, r5, lr}
 8007cae:	4d07      	ldr	r5, [pc, #28]	; (8007ccc <_write_r+0x20>)
 8007cb0:	4604      	mov	r4, r0
 8007cb2:	4608      	mov	r0, r1
 8007cb4:	4611      	mov	r1, r2
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	602a      	str	r2, [r5, #0]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	f7fa fa9b 	bl	80021f6 <_write>
 8007cc0:	1c43      	adds	r3, r0, #1
 8007cc2:	d102      	bne.n	8007cca <_write_r+0x1e>
 8007cc4:	682b      	ldr	r3, [r5, #0]
 8007cc6:	b103      	cbz	r3, 8007cca <_write_r+0x1e>
 8007cc8:	6023      	str	r3, [r4, #0]
 8007cca:	bd38      	pop	{r3, r4, r5, pc}
 8007ccc:	200008c4 	.word	0x200008c4

08007cd0 <__errno>:
 8007cd0:	4b01      	ldr	r3, [pc, #4]	; (8007cd8 <__errno+0x8>)
 8007cd2:	6818      	ldr	r0, [r3, #0]
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop
 8007cd8:	20000068 	.word	0x20000068

08007cdc <__libc_init_array>:
 8007cdc:	b570      	push	{r4, r5, r6, lr}
 8007cde:	4d0d      	ldr	r5, [pc, #52]	; (8007d14 <__libc_init_array+0x38>)
 8007ce0:	4c0d      	ldr	r4, [pc, #52]	; (8007d18 <__libc_init_array+0x3c>)
 8007ce2:	1b64      	subs	r4, r4, r5
 8007ce4:	10a4      	asrs	r4, r4, #2
 8007ce6:	2600      	movs	r6, #0
 8007ce8:	42a6      	cmp	r6, r4
 8007cea:	d109      	bne.n	8007d00 <__libc_init_array+0x24>
 8007cec:	4d0b      	ldr	r5, [pc, #44]	; (8007d1c <__libc_init_array+0x40>)
 8007cee:	4c0c      	ldr	r4, [pc, #48]	; (8007d20 <__libc_init_array+0x44>)
 8007cf0:	f001 ff88 	bl	8009c04 <_init>
 8007cf4:	1b64      	subs	r4, r4, r5
 8007cf6:	10a4      	asrs	r4, r4, #2
 8007cf8:	2600      	movs	r6, #0
 8007cfa:	42a6      	cmp	r6, r4
 8007cfc:	d105      	bne.n	8007d0a <__libc_init_array+0x2e>
 8007cfe:	bd70      	pop	{r4, r5, r6, pc}
 8007d00:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d04:	4798      	blx	r3
 8007d06:	3601      	adds	r6, #1
 8007d08:	e7ee      	b.n	8007ce8 <__libc_init_array+0xc>
 8007d0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d0e:	4798      	blx	r3
 8007d10:	3601      	adds	r6, #1
 8007d12:	e7f2      	b.n	8007cfa <__libc_init_array+0x1e>
 8007d14:	0800a444 	.word	0x0800a444
 8007d18:	0800a444 	.word	0x0800a444
 8007d1c:	0800a444 	.word	0x0800a444
 8007d20:	0800a448 	.word	0x0800a448

08007d24 <__retarget_lock_init_recursive>:
 8007d24:	4770      	bx	lr

08007d26 <__retarget_lock_acquire_recursive>:
 8007d26:	4770      	bx	lr

08007d28 <__retarget_lock_release_recursive>:
 8007d28:	4770      	bx	lr

08007d2a <quorem>:
 8007d2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d2e:	6903      	ldr	r3, [r0, #16]
 8007d30:	690c      	ldr	r4, [r1, #16]
 8007d32:	42a3      	cmp	r3, r4
 8007d34:	4607      	mov	r7, r0
 8007d36:	db7e      	blt.n	8007e36 <quorem+0x10c>
 8007d38:	3c01      	subs	r4, #1
 8007d3a:	f101 0814 	add.w	r8, r1, #20
 8007d3e:	f100 0514 	add.w	r5, r0, #20
 8007d42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d46:	9301      	str	r3, [sp, #4]
 8007d48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d50:	3301      	adds	r3, #1
 8007d52:	429a      	cmp	r2, r3
 8007d54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007d58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d60:	d331      	bcc.n	8007dc6 <quorem+0x9c>
 8007d62:	f04f 0e00 	mov.w	lr, #0
 8007d66:	4640      	mov	r0, r8
 8007d68:	46ac      	mov	ip, r5
 8007d6a:	46f2      	mov	sl, lr
 8007d6c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007d70:	b293      	uxth	r3, r2
 8007d72:	fb06 e303 	mla	r3, r6, r3, lr
 8007d76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d7a:	0c1a      	lsrs	r2, r3, #16
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	ebaa 0303 	sub.w	r3, sl, r3
 8007d82:	f8dc a000 	ldr.w	sl, [ip]
 8007d86:	fa13 f38a 	uxtah	r3, r3, sl
 8007d8a:	fb06 220e 	mla	r2, r6, lr, r2
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	9b00      	ldr	r3, [sp, #0]
 8007d92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d96:	b292      	uxth	r2, r2
 8007d98:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007d9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007da0:	f8bd 3000 	ldrh.w	r3, [sp]
 8007da4:	4581      	cmp	r9, r0
 8007da6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007daa:	f84c 3b04 	str.w	r3, [ip], #4
 8007dae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007db2:	d2db      	bcs.n	8007d6c <quorem+0x42>
 8007db4:	f855 300b 	ldr.w	r3, [r5, fp]
 8007db8:	b92b      	cbnz	r3, 8007dc6 <quorem+0x9c>
 8007dba:	9b01      	ldr	r3, [sp, #4]
 8007dbc:	3b04      	subs	r3, #4
 8007dbe:	429d      	cmp	r5, r3
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	d32c      	bcc.n	8007e1e <quorem+0xf4>
 8007dc4:	613c      	str	r4, [r7, #16]
 8007dc6:	4638      	mov	r0, r7
 8007dc8:	f001 f8f4 	bl	8008fb4 <__mcmp>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	db22      	blt.n	8007e16 <quorem+0xec>
 8007dd0:	3601      	adds	r6, #1
 8007dd2:	4629      	mov	r1, r5
 8007dd4:	2000      	movs	r0, #0
 8007dd6:	f858 2b04 	ldr.w	r2, [r8], #4
 8007dda:	f8d1 c000 	ldr.w	ip, [r1]
 8007dde:	b293      	uxth	r3, r2
 8007de0:	1ac3      	subs	r3, r0, r3
 8007de2:	0c12      	lsrs	r2, r2, #16
 8007de4:	fa13 f38c 	uxtah	r3, r3, ip
 8007de8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007dec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007df6:	45c1      	cmp	r9, r8
 8007df8:	f841 3b04 	str.w	r3, [r1], #4
 8007dfc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007e00:	d2e9      	bcs.n	8007dd6 <quorem+0xac>
 8007e02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e0a:	b922      	cbnz	r2, 8007e16 <quorem+0xec>
 8007e0c:	3b04      	subs	r3, #4
 8007e0e:	429d      	cmp	r5, r3
 8007e10:	461a      	mov	r2, r3
 8007e12:	d30a      	bcc.n	8007e2a <quorem+0x100>
 8007e14:	613c      	str	r4, [r7, #16]
 8007e16:	4630      	mov	r0, r6
 8007e18:	b003      	add	sp, #12
 8007e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1e:	6812      	ldr	r2, [r2, #0]
 8007e20:	3b04      	subs	r3, #4
 8007e22:	2a00      	cmp	r2, #0
 8007e24:	d1ce      	bne.n	8007dc4 <quorem+0x9a>
 8007e26:	3c01      	subs	r4, #1
 8007e28:	e7c9      	b.n	8007dbe <quorem+0x94>
 8007e2a:	6812      	ldr	r2, [r2, #0]
 8007e2c:	3b04      	subs	r3, #4
 8007e2e:	2a00      	cmp	r2, #0
 8007e30:	d1f0      	bne.n	8007e14 <quorem+0xea>
 8007e32:	3c01      	subs	r4, #1
 8007e34:	e7eb      	b.n	8007e0e <quorem+0xe4>
 8007e36:	2000      	movs	r0, #0
 8007e38:	e7ee      	b.n	8007e18 <quorem+0xee>
 8007e3a:	0000      	movs	r0, r0
 8007e3c:	0000      	movs	r0, r0
	...

08007e40 <_dtoa_r>:
 8007e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e44:	ed2d 8b04 	vpush	{d8-d9}
 8007e48:	69c5      	ldr	r5, [r0, #28]
 8007e4a:	b093      	sub	sp, #76	; 0x4c
 8007e4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007e50:	ec57 6b10 	vmov	r6, r7, d0
 8007e54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007e58:	9107      	str	r1, [sp, #28]
 8007e5a:	4604      	mov	r4, r0
 8007e5c:	920a      	str	r2, [sp, #40]	; 0x28
 8007e5e:	930d      	str	r3, [sp, #52]	; 0x34
 8007e60:	b975      	cbnz	r5, 8007e80 <_dtoa_r+0x40>
 8007e62:	2010      	movs	r0, #16
 8007e64:	f7ff f832 	bl	8006ecc <malloc>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	61e0      	str	r0, [r4, #28]
 8007e6c:	b920      	cbnz	r0, 8007e78 <_dtoa_r+0x38>
 8007e6e:	4bae      	ldr	r3, [pc, #696]	; (8008128 <_dtoa_r+0x2e8>)
 8007e70:	21ef      	movs	r1, #239	; 0xef
 8007e72:	48ae      	ldr	r0, [pc, #696]	; (800812c <_dtoa_r+0x2ec>)
 8007e74:	f001 fbcc 	bl	8009610 <__assert_func>
 8007e78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007e7c:	6005      	str	r5, [r0, #0]
 8007e7e:	60c5      	str	r5, [r0, #12]
 8007e80:	69e3      	ldr	r3, [r4, #28]
 8007e82:	6819      	ldr	r1, [r3, #0]
 8007e84:	b151      	cbz	r1, 8007e9c <_dtoa_r+0x5c>
 8007e86:	685a      	ldr	r2, [r3, #4]
 8007e88:	604a      	str	r2, [r1, #4]
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	4093      	lsls	r3, r2
 8007e8e:	608b      	str	r3, [r1, #8]
 8007e90:	4620      	mov	r0, r4
 8007e92:	f000 fe53 	bl	8008b3c <_Bfree>
 8007e96:	69e3      	ldr	r3, [r4, #28]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	601a      	str	r2, [r3, #0]
 8007e9c:	1e3b      	subs	r3, r7, #0
 8007e9e:	bfbb      	ittet	lt
 8007ea0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007ea4:	9303      	strlt	r3, [sp, #12]
 8007ea6:	2300      	movge	r3, #0
 8007ea8:	2201      	movlt	r2, #1
 8007eaa:	bfac      	ite	ge
 8007eac:	f8c8 3000 	strge.w	r3, [r8]
 8007eb0:	f8c8 2000 	strlt.w	r2, [r8]
 8007eb4:	4b9e      	ldr	r3, [pc, #632]	; (8008130 <_dtoa_r+0x2f0>)
 8007eb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007eba:	ea33 0308 	bics.w	r3, r3, r8
 8007ebe:	d11b      	bne.n	8007ef8 <_dtoa_r+0xb8>
 8007ec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ec2:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ec6:	6013      	str	r3, [r2, #0]
 8007ec8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007ecc:	4333      	orrs	r3, r6
 8007ece:	f000 8593 	beq.w	80089f8 <_dtoa_r+0xbb8>
 8007ed2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ed4:	b963      	cbnz	r3, 8007ef0 <_dtoa_r+0xb0>
 8007ed6:	4b97      	ldr	r3, [pc, #604]	; (8008134 <_dtoa_r+0x2f4>)
 8007ed8:	e027      	b.n	8007f2a <_dtoa_r+0xea>
 8007eda:	4b97      	ldr	r3, [pc, #604]	; (8008138 <_dtoa_r+0x2f8>)
 8007edc:	9300      	str	r3, [sp, #0]
 8007ede:	3308      	adds	r3, #8
 8007ee0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ee2:	6013      	str	r3, [r2, #0]
 8007ee4:	9800      	ldr	r0, [sp, #0]
 8007ee6:	b013      	add	sp, #76	; 0x4c
 8007ee8:	ecbd 8b04 	vpop	{d8-d9}
 8007eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef0:	4b90      	ldr	r3, [pc, #576]	; (8008134 <_dtoa_r+0x2f4>)
 8007ef2:	9300      	str	r3, [sp, #0]
 8007ef4:	3303      	adds	r3, #3
 8007ef6:	e7f3      	b.n	8007ee0 <_dtoa_r+0xa0>
 8007ef8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007efc:	2200      	movs	r2, #0
 8007efe:	ec51 0b17 	vmov	r0, r1, d7
 8007f02:	eeb0 8a47 	vmov.f32	s16, s14
 8007f06:	eef0 8a67 	vmov.f32	s17, s15
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	f7f8 fde4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f10:	4681      	mov	r9, r0
 8007f12:	b160      	cbz	r0, 8007f2e <_dtoa_r+0xee>
 8007f14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f16:	2301      	movs	r3, #1
 8007f18:	6013      	str	r3, [r2, #0]
 8007f1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	f000 8568 	beq.w	80089f2 <_dtoa_r+0xbb2>
 8007f22:	4b86      	ldr	r3, [pc, #536]	; (800813c <_dtoa_r+0x2fc>)
 8007f24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f26:	6013      	str	r3, [r2, #0]
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	9300      	str	r3, [sp, #0]
 8007f2c:	e7da      	b.n	8007ee4 <_dtoa_r+0xa4>
 8007f2e:	aa10      	add	r2, sp, #64	; 0x40
 8007f30:	a911      	add	r1, sp, #68	; 0x44
 8007f32:	4620      	mov	r0, r4
 8007f34:	eeb0 0a48 	vmov.f32	s0, s16
 8007f38:	eef0 0a68 	vmov.f32	s1, s17
 8007f3c:	f001 f8e0 	bl	8009100 <__d2b>
 8007f40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007f44:	4682      	mov	sl, r0
 8007f46:	2d00      	cmp	r5, #0
 8007f48:	d07f      	beq.n	800804a <_dtoa_r+0x20a>
 8007f4a:	ee18 3a90 	vmov	r3, s17
 8007f4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f52:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007f56:	ec51 0b18 	vmov	r0, r1, d8
 8007f5a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007f5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007f62:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007f66:	4619      	mov	r1, r3
 8007f68:	2200      	movs	r2, #0
 8007f6a:	4b75      	ldr	r3, [pc, #468]	; (8008140 <_dtoa_r+0x300>)
 8007f6c:	f7f8 f994 	bl	8000298 <__aeabi_dsub>
 8007f70:	a367      	add	r3, pc, #412	; (adr r3, 8008110 <_dtoa_r+0x2d0>)
 8007f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f76:	f7f8 fb47 	bl	8000608 <__aeabi_dmul>
 8007f7a:	a367      	add	r3, pc, #412	; (adr r3, 8008118 <_dtoa_r+0x2d8>)
 8007f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f80:	f7f8 f98c 	bl	800029c <__adddf3>
 8007f84:	4606      	mov	r6, r0
 8007f86:	4628      	mov	r0, r5
 8007f88:	460f      	mov	r7, r1
 8007f8a:	f7f8 fad3 	bl	8000534 <__aeabi_i2d>
 8007f8e:	a364      	add	r3, pc, #400	; (adr r3, 8008120 <_dtoa_r+0x2e0>)
 8007f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f94:	f7f8 fb38 	bl	8000608 <__aeabi_dmul>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	4639      	mov	r1, r7
 8007fa0:	f7f8 f97c 	bl	800029c <__adddf3>
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	460f      	mov	r7, r1
 8007fa8:	f7f8 fdde 	bl	8000b68 <__aeabi_d2iz>
 8007fac:	2200      	movs	r2, #0
 8007fae:	4683      	mov	fp, r0
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	4630      	mov	r0, r6
 8007fb4:	4639      	mov	r1, r7
 8007fb6:	f7f8 fd99 	bl	8000aec <__aeabi_dcmplt>
 8007fba:	b148      	cbz	r0, 8007fd0 <_dtoa_r+0x190>
 8007fbc:	4658      	mov	r0, fp
 8007fbe:	f7f8 fab9 	bl	8000534 <__aeabi_i2d>
 8007fc2:	4632      	mov	r2, r6
 8007fc4:	463b      	mov	r3, r7
 8007fc6:	f7f8 fd87 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fca:	b908      	cbnz	r0, 8007fd0 <_dtoa_r+0x190>
 8007fcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007fd0:	f1bb 0f16 	cmp.w	fp, #22
 8007fd4:	d857      	bhi.n	8008086 <_dtoa_r+0x246>
 8007fd6:	4b5b      	ldr	r3, [pc, #364]	; (8008144 <_dtoa_r+0x304>)
 8007fd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe0:	ec51 0b18 	vmov	r0, r1, d8
 8007fe4:	f7f8 fd82 	bl	8000aec <__aeabi_dcmplt>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	d04e      	beq.n	800808a <_dtoa_r+0x24a>
 8007fec:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	930c      	str	r3, [sp, #48]	; 0x30
 8007ff4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ff6:	1b5b      	subs	r3, r3, r5
 8007ff8:	1e5a      	subs	r2, r3, #1
 8007ffa:	bf45      	ittet	mi
 8007ffc:	f1c3 0301 	rsbmi	r3, r3, #1
 8008000:	9305      	strmi	r3, [sp, #20]
 8008002:	2300      	movpl	r3, #0
 8008004:	2300      	movmi	r3, #0
 8008006:	9206      	str	r2, [sp, #24]
 8008008:	bf54      	ite	pl
 800800a:	9305      	strpl	r3, [sp, #20]
 800800c:	9306      	strmi	r3, [sp, #24]
 800800e:	f1bb 0f00 	cmp.w	fp, #0
 8008012:	db3c      	blt.n	800808e <_dtoa_r+0x24e>
 8008014:	9b06      	ldr	r3, [sp, #24]
 8008016:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800801a:	445b      	add	r3, fp
 800801c:	9306      	str	r3, [sp, #24]
 800801e:	2300      	movs	r3, #0
 8008020:	9308      	str	r3, [sp, #32]
 8008022:	9b07      	ldr	r3, [sp, #28]
 8008024:	2b09      	cmp	r3, #9
 8008026:	d868      	bhi.n	80080fa <_dtoa_r+0x2ba>
 8008028:	2b05      	cmp	r3, #5
 800802a:	bfc4      	itt	gt
 800802c:	3b04      	subgt	r3, #4
 800802e:	9307      	strgt	r3, [sp, #28]
 8008030:	9b07      	ldr	r3, [sp, #28]
 8008032:	f1a3 0302 	sub.w	r3, r3, #2
 8008036:	bfcc      	ite	gt
 8008038:	2500      	movgt	r5, #0
 800803a:	2501      	movle	r5, #1
 800803c:	2b03      	cmp	r3, #3
 800803e:	f200 8085 	bhi.w	800814c <_dtoa_r+0x30c>
 8008042:	e8df f003 	tbb	[pc, r3]
 8008046:	3b2e      	.short	0x3b2e
 8008048:	5839      	.short	0x5839
 800804a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800804e:	441d      	add	r5, r3
 8008050:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008054:	2b20      	cmp	r3, #32
 8008056:	bfc1      	itttt	gt
 8008058:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800805c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008060:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008064:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008068:	bfd6      	itet	le
 800806a:	f1c3 0320 	rsble	r3, r3, #32
 800806e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008072:	fa06 f003 	lslle.w	r0, r6, r3
 8008076:	f7f8 fa4d 	bl	8000514 <__aeabi_ui2d>
 800807a:	2201      	movs	r2, #1
 800807c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008080:	3d01      	subs	r5, #1
 8008082:	920e      	str	r2, [sp, #56]	; 0x38
 8008084:	e76f      	b.n	8007f66 <_dtoa_r+0x126>
 8008086:	2301      	movs	r3, #1
 8008088:	e7b3      	b.n	8007ff2 <_dtoa_r+0x1b2>
 800808a:	900c      	str	r0, [sp, #48]	; 0x30
 800808c:	e7b2      	b.n	8007ff4 <_dtoa_r+0x1b4>
 800808e:	9b05      	ldr	r3, [sp, #20]
 8008090:	eba3 030b 	sub.w	r3, r3, fp
 8008094:	9305      	str	r3, [sp, #20]
 8008096:	f1cb 0300 	rsb	r3, fp, #0
 800809a:	9308      	str	r3, [sp, #32]
 800809c:	2300      	movs	r3, #0
 800809e:	930b      	str	r3, [sp, #44]	; 0x2c
 80080a0:	e7bf      	b.n	8008022 <_dtoa_r+0x1e2>
 80080a2:	2300      	movs	r3, #0
 80080a4:	9309      	str	r3, [sp, #36]	; 0x24
 80080a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	dc52      	bgt.n	8008152 <_dtoa_r+0x312>
 80080ac:	2301      	movs	r3, #1
 80080ae:	9301      	str	r3, [sp, #4]
 80080b0:	9304      	str	r3, [sp, #16]
 80080b2:	461a      	mov	r2, r3
 80080b4:	920a      	str	r2, [sp, #40]	; 0x28
 80080b6:	e00b      	b.n	80080d0 <_dtoa_r+0x290>
 80080b8:	2301      	movs	r3, #1
 80080ba:	e7f3      	b.n	80080a4 <_dtoa_r+0x264>
 80080bc:	2300      	movs	r3, #0
 80080be:	9309      	str	r3, [sp, #36]	; 0x24
 80080c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080c2:	445b      	add	r3, fp
 80080c4:	9301      	str	r3, [sp, #4]
 80080c6:	3301      	adds	r3, #1
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	9304      	str	r3, [sp, #16]
 80080cc:	bfb8      	it	lt
 80080ce:	2301      	movlt	r3, #1
 80080d0:	69e0      	ldr	r0, [r4, #28]
 80080d2:	2100      	movs	r1, #0
 80080d4:	2204      	movs	r2, #4
 80080d6:	f102 0614 	add.w	r6, r2, #20
 80080da:	429e      	cmp	r6, r3
 80080dc:	d93d      	bls.n	800815a <_dtoa_r+0x31a>
 80080de:	6041      	str	r1, [r0, #4]
 80080e0:	4620      	mov	r0, r4
 80080e2:	f000 fceb 	bl	8008abc <_Balloc>
 80080e6:	9000      	str	r0, [sp, #0]
 80080e8:	2800      	cmp	r0, #0
 80080ea:	d139      	bne.n	8008160 <_dtoa_r+0x320>
 80080ec:	4b16      	ldr	r3, [pc, #88]	; (8008148 <_dtoa_r+0x308>)
 80080ee:	4602      	mov	r2, r0
 80080f0:	f240 11af 	movw	r1, #431	; 0x1af
 80080f4:	e6bd      	b.n	8007e72 <_dtoa_r+0x32>
 80080f6:	2301      	movs	r3, #1
 80080f8:	e7e1      	b.n	80080be <_dtoa_r+0x27e>
 80080fa:	2501      	movs	r5, #1
 80080fc:	2300      	movs	r3, #0
 80080fe:	9307      	str	r3, [sp, #28]
 8008100:	9509      	str	r5, [sp, #36]	; 0x24
 8008102:	f04f 33ff 	mov.w	r3, #4294967295
 8008106:	9301      	str	r3, [sp, #4]
 8008108:	9304      	str	r3, [sp, #16]
 800810a:	2200      	movs	r2, #0
 800810c:	2312      	movs	r3, #18
 800810e:	e7d1      	b.n	80080b4 <_dtoa_r+0x274>
 8008110:	636f4361 	.word	0x636f4361
 8008114:	3fd287a7 	.word	0x3fd287a7
 8008118:	8b60c8b3 	.word	0x8b60c8b3
 800811c:	3fc68a28 	.word	0x3fc68a28
 8008120:	509f79fb 	.word	0x509f79fb
 8008124:	3fd34413 	.word	0x3fd34413
 8008128:	0800a111 	.word	0x0800a111
 800812c:	0800a128 	.word	0x0800a128
 8008130:	7ff00000 	.word	0x7ff00000
 8008134:	0800a10d 	.word	0x0800a10d
 8008138:	0800a104 	.word	0x0800a104
 800813c:	0800a0e1 	.word	0x0800a0e1
 8008140:	3ff80000 	.word	0x3ff80000
 8008144:	0800a218 	.word	0x0800a218
 8008148:	0800a180 	.word	0x0800a180
 800814c:	2301      	movs	r3, #1
 800814e:	9309      	str	r3, [sp, #36]	; 0x24
 8008150:	e7d7      	b.n	8008102 <_dtoa_r+0x2c2>
 8008152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008154:	9301      	str	r3, [sp, #4]
 8008156:	9304      	str	r3, [sp, #16]
 8008158:	e7ba      	b.n	80080d0 <_dtoa_r+0x290>
 800815a:	3101      	adds	r1, #1
 800815c:	0052      	lsls	r2, r2, #1
 800815e:	e7ba      	b.n	80080d6 <_dtoa_r+0x296>
 8008160:	69e3      	ldr	r3, [r4, #28]
 8008162:	9a00      	ldr	r2, [sp, #0]
 8008164:	601a      	str	r2, [r3, #0]
 8008166:	9b04      	ldr	r3, [sp, #16]
 8008168:	2b0e      	cmp	r3, #14
 800816a:	f200 80a8 	bhi.w	80082be <_dtoa_r+0x47e>
 800816e:	2d00      	cmp	r5, #0
 8008170:	f000 80a5 	beq.w	80082be <_dtoa_r+0x47e>
 8008174:	f1bb 0f00 	cmp.w	fp, #0
 8008178:	dd38      	ble.n	80081ec <_dtoa_r+0x3ac>
 800817a:	4bc0      	ldr	r3, [pc, #768]	; (800847c <_dtoa_r+0x63c>)
 800817c:	f00b 020f 	and.w	r2, fp, #15
 8008180:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008184:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008188:	e9d3 6700 	ldrd	r6, r7, [r3]
 800818c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008190:	d019      	beq.n	80081c6 <_dtoa_r+0x386>
 8008192:	4bbb      	ldr	r3, [pc, #748]	; (8008480 <_dtoa_r+0x640>)
 8008194:	ec51 0b18 	vmov	r0, r1, d8
 8008198:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800819c:	f7f8 fb5e 	bl	800085c <__aeabi_ddiv>
 80081a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081a4:	f008 080f 	and.w	r8, r8, #15
 80081a8:	2503      	movs	r5, #3
 80081aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008480 <_dtoa_r+0x640>
 80081ae:	f1b8 0f00 	cmp.w	r8, #0
 80081b2:	d10a      	bne.n	80081ca <_dtoa_r+0x38a>
 80081b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081b8:	4632      	mov	r2, r6
 80081ba:	463b      	mov	r3, r7
 80081bc:	f7f8 fb4e 	bl	800085c <__aeabi_ddiv>
 80081c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081c4:	e02b      	b.n	800821e <_dtoa_r+0x3de>
 80081c6:	2502      	movs	r5, #2
 80081c8:	e7ef      	b.n	80081aa <_dtoa_r+0x36a>
 80081ca:	f018 0f01 	tst.w	r8, #1
 80081ce:	d008      	beq.n	80081e2 <_dtoa_r+0x3a2>
 80081d0:	4630      	mov	r0, r6
 80081d2:	4639      	mov	r1, r7
 80081d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80081d8:	f7f8 fa16 	bl	8000608 <__aeabi_dmul>
 80081dc:	3501      	adds	r5, #1
 80081de:	4606      	mov	r6, r0
 80081e0:	460f      	mov	r7, r1
 80081e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80081e6:	f109 0908 	add.w	r9, r9, #8
 80081ea:	e7e0      	b.n	80081ae <_dtoa_r+0x36e>
 80081ec:	f000 809f 	beq.w	800832e <_dtoa_r+0x4ee>
 80081f0:	f1cb 0600 	rsb	r6, fp, #0
 80081f4:	4ba1      	ldr	r3, [pc, #644]	; (800847c <_dtoa_r+0x63c>)
 80081f6:	4fa2      	ldr	r7, [pc, #648]	; (8008480 <_dtoa_r+0x640>)
 80081f8:	f006 020f 	and.w	r2, r6, #15
 80081fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008204:	ec51 0b18 	vmov	r0, r1, d8
 8008208:	f7f8 f9fe 	bl	8000608 <__aeabi_dmul>
 800820c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008210:	1136      	asrs	r6, r6, #4
 8008212:	2300      	movs	r3, #0
 8008214:	2502      	movs	r5, #2
 8008216:	2e00      	cmp	r6, #0
 8008218:	d17e      	bne.n	8008318 <_dtoa_r+0x4d8>
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1d0      	bne.n	80081c0 <_dtoa_r+0x380>
 800821e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008220:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008224:	2b00      	cmp	r3, #0
 8008226:	f000 8084 	beq.w	8008332 <_dtoa_r+0x4f2>
 800822a:	4b96      	ldr	r3, [pc, #600]	; (8008484 <_dtoa_r+0x644>)
 800822c:	2200      	movs	r2, #0
 800822e:	4640      	mov	r0, r8
 8008230:	4649      	mov	r1, r9
 8008232:	f7f8 fc5b 	bl	8000aec <__aeabi_dcmplt>
 8008236:	2800      	cmp	r0, #0
 8008238:	d07b      	beq.n	8008332 <_dtoa_r+0x4f2>
 800823a:	9b04      	ldr	r3, [sp, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d078      	beq.n	8008332 <_dtoa_r+0x4f2>
 8008240:	9b01      	ldr	r3, [sp, #4]
 8008242:	2b00      	cmp	r3, #0
 8008244:	dd39      	ble.n	80082ba <_dtoa_r+0x47a>
 8008246:	4b90      	ldr	r3, [pc, #576]	; (8008488 <_dtoa_r+0x648>)
 8008248:	2200      	movs	r2, #0
 800824a:	4640      	mov	r0, r8
 800824c:	4649      	mov	r1, r9
 800824e:	f7f8 f9db 	bl	8000608 <__aeabi_dmul>
 8008252:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008256:	9e01      	ldr	r6, [sp, #4]
 8008258:	f10b 37ff 	add.w	r7, fp, #4294967295
 800825c:	3501      	adds	r5, #1
 800825e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008262:	4628      	mov	r0, r5
 8008264:	f7f8 f966 	bl	8000534 <__aeabi_i2d>
 8008268:	4642      	mov	r2, r8
 800826a:	464b      	mov	r3, r9
 800826c:	f7f8 f9cc 	bl	8000608 <__aeabi_dmul>
 8008270:	4b86      	ldr	r3, [pc, #536]	; (800848c <_dtoa_r+0x64c>)
 8008272:	2200      	movs	r2, #0
 8008274:	f7f8 f812 	bl	800029c <__adddf3>
 8008278:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800827c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008280:	9303      	str	r3, [sp, #12]
 8008282:	2e00      	cmp	r6, #0
 8008284:	d158      	bne.n	8008338 <_dtoa_r+0x4f8>
 8008286:	4b82      	ldr	r3, [pc, #520]	; (8008490 <_dtoa_r+0x650>)
 8008288:	2200      	movs	r2, #0
 800828a:	4640      	mov	r0, r8
 800828c:	4649      	mov	r1, r9
 800828e:	f7f8 f803 	bl	8000298 <__aeabi_dsub>
 8008292:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008296:	4680      	mov	r8, r0
 8008298:	4689      	mov	r9, r1
 800829a:	f7f8 fc45 	bl	8000b28 <__aeabi_dcmpgt>
 800829e:	2800      	cmp	r0, #0
 80082a0:	f040 8296 	bne.w	80087d0 <_dtoa_r+0x990>
 80082a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80082a8:	4640      	mov	r0, r8
 80082aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082ae:	4649      	mov	r1, r9
 80082b0:	f7f8 fc1c 	bl	8000aec <__aeabi_dcmplt>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	f040 8289 	bne.w	80087cc <_dtoa_r+0x98c>
 80082ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80082be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f2c0 814e 	blt.w	8008562 <_dtoa_r+0x722>
 80082c6:	f1bb 0f0e 	cmp.w	fp, #14
 80082ca:	f300 814a 	bgt.w	8008562 <_dtoa_r+0x722>
 80082ce:	4b6b      	ldr	r3, [pc, #428]	; (800847c <_dtoa_r+0x63c>)
 80082d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80082d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80082d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082da:	2b00      	cmp	r3, #0
 80082dc:	f280 80dc 	bge.w	8008498 <_dtoa_r+0x658>
 80082e0:	9b04      	ldr	r3, [sp, #16]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f300 80d8 	bgt.w	8008498 <_dtoa_r+0x658>
 80082e8:	f040 826f 	bne.w	80087ca <_dtoa_r+0x98a>
 80082ec:	4b68      	ldr	r3, [pc, #416]	; (8008490 <_dtoa_r+0x650>)
 80082ee:	2200      	movs	r2, #0
 80082f0:	4640      	mov	r0, r8
 80082f2:	4649      	mov	r1, r9
 80082f4:	f7f8 f988 	bl	8000608 <__aeabi_dmul>
 80082f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082fc:	f7f8 fc0a 	bl	8000b14 <__aeabi_dcmpge>
 8008300:	9e04      	ldr	r6, [sp, #16]
 8008302:	4637      	mov	r7, r6
 8008304:	2800      	cmp	r0, #0
 8008306:	f040 8245 	bne.w	8008794 <_dtoa_r+0x954>
 800830a:	9d00      	ldr	r5, [sp, #0]
 800830c:	2331      	movs	r3, #49	; 0x31
 800830e:	f805 3b01 	strb.w	r3, [r5], #1
 8008312:	f10b 0b01 	add.w	fp, fp, #1
 8008316:	e241      	b.n	800879c <_dtoa_r+0x95c>
 8008318:	07f2      	lsls	r2, r6, #31
 800831a:	d505      	bpl.n	8008328 <_dtoa_r+0x4e8>
 800831c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008320:	f7f8 f972 	bl	8000608 <__aeabi_dmul>
 8008324:	3501      	adds	r5, #1
 8008326:	2301      	movs	r3, #1
 8008328:	1076      	asrs	r6, r6, #1
 800832a:	3708      	adds	r7, #8
 800832c:	e773      	b.n	8008216 <_dtoa_r+0x3d6>
 800832e:	2502      	movs	r5, #2
 8008330:	e775      	b.n	800821e <_dtoa_r+0x3de>
 8008332:	9e04      	ldr	r6, [sp, #16]
 8008334:	465f      	mov	r7, fp
 8008336:	e792      	b.n	800825e <_dtoa_r+0x41e>
 8008338:	9900      	ldr	r1, [sp, #0]
 800833a:	4b50      	ldr	r3, [pc, #320]	; (800847c <_dtoa_r+0x63c>)
 800833c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008340:	4431      	add	r1, r6
 8008342:	9102      	str	r1, [sp, #8]
 8008344:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008346:	eeb0 9a47 	vmov.f32	s18, s14
 800834a:	eef0 9a67 	vmov.f32	s19, s15
 800834e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008352:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008356:	2900      	cmp	r1, #0
 8008358:	d044      	beq.n	80083e4 <_dtoa_r+0x5a4>
 800835a:	494e      	ldr	r1, [pc, #312]	; (8008494 <_dtoa_r+0x654>)
 800835c:	2000      	movs	r0, #0
 800835e:	f7f8 fa7d 	bl	800085c <__aeabi_ddiv>
 8008362:	ec53 2b19 	vmov	r2, r3, d9
 8008366:	f7f7 ff97 	bl	8000298 <__aeabi_dsub>
 800836a:	9d00      	ldr	r5, [sp, #0]
 800836c:	ec41 0b19 	vmov	d9, r0, r1
 8008370:	4649      	mov	r1, r9
 8008372:	4640      	mov	r0, r8
 8008374:	f7f8 fbf8 	bl	8000b68 <__aeabi_d2iz>
 8008378:	4606      	mov	r6, r0
 800837a:	f7f8 f8db 	bl	8000534 <__aeabi_i2d>
 800837e:	4602      	mov	r2, r0
 8008380:	460b      	mov	r3, r1
 8008382:	4640      	mov	r0, r8
 8008384:	4649      	mov	r1, r9
 8008386:	f7f7 ff87 	bl	8000298 <__aeabi_dsub>
 800838a:	3630      	adds	r6, #48	; 0x30
 800838c:	f805 6b01 	strb.w	r6, [r5], #1
 8008390:	ec53 2b19 	vmov	r2, r3, d9
 8008394:	4680      	mov	r8, r0
 8008396:	4689      	mov	r9, r1
 8008398:	f7f8 fba8 	bl	8000aec <__aeabi_dcmplt>
 800839c:	2800      	cmp	r0, #0
 800839e:	d164      	bne.n	800846a <_dtoa_r+0x62a>
 80083a0:	4642      	mov	r2, r8
 80083a2:	464b      	mov	r3, r9
 80083a4:	4937      	ldr	r1, [pc, #220]	; (8008484 <_dtoa_r+0x644>)
 80083a6:	2000      	movs	r0, #0
 80083a8:	f7f7 ff76 	bl	8000298 <__aeabi_dsub>
 80083ac:	ec53 2b19 	vmov	r2, r3, d9
 80083b0:	f7f8 fb9c 	bl	8000aec <__aeabi_dcmplt>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	f040 80b6 	bne.w	8008526 <_dtoa_r+0x6e6>
 80083ba:	9b02      	ldr	r3, [sp, #8]
 80083bc:	429d      	cmp	r5, r3
 80083be:	f43f af7c 	beq.w	80082ba <_dtoa_r+0x47a>
 80083c2:	4b31      	ldr	r3, [pc, #196]	; (8008488 <_dtoa_r+0x648>)
 80083c4:	ec51 0b19 	vmov	r0, r1, d9
 80083c8:	2200      	movs	r2, #0
 80083ca:	f7f8 f91d 	bl	8000608 <__aeabi_dmul>
 80083ce:	4b2e      	ldr	r3, [pc, #184]	; (8008488 <_dtoa_r+0x648>)
 80083d0:	ec41 0b19 	vmov	d9, r0, r1
 80083d4:	2200      	movs	r2, #0
 80083d6:	4640      	mov	r0, r8
 80083d8:	4649      	mov	r1, r9
 80083da:	f7f8 f915 	bl	8000608 <__aeabi_dmul>
 80083de:	4680      	mov	r8, r0
 80083e0:	4689      	mov	r9, r1
 80083e2:	e7c5      	b.n	8008370 <_dtoa_r+0x530>
 80083e4:	ec51 0b17 	vmov	r0, r1, d7
 80083e8:	f7f8 f90e 	bl	8000608 <__aeabi_dmul>
 80083ec:	9b02      	ldr	r3, [sp, #8]
 80083ee:	9d00      	ldr	r5, [sp, #0]
 80083f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80083f2:	ec41 0b19 	vmov	d9, r0, r1
 80083f6:	4649      	mov	r1, r9
 80083f8:	4640      	mov	r0, r8
 80083fa:	f7f8 fbb5 	bl	8000b68 <__aeabi_d2iz>
 80083fe:	4606      	mov	r6, r0
 8008400:	f7f8 f898 	bl	8000534 <__aeabi_i2d>
 8008404:	3630      	adds	r6, #48	; 0x30
 8008406:	4602      	mov	r2, r0
 8008408:	460b      	mov	r3, r1
 800840a:	4640      	mov	r0, r8
 800840c:	4649      	mov	r1, r9
 800840e:	f7f7 ff43 	bl	8000298 <__aeabi_dsub>
 8008412:	f805 6b01 	strb.w	r6, [r5], #1
 8008416:	9b02      	ldr	r3, [sp, #8]
 8008418:	429d      	cmp	r5, r3
 800841a:	4680      	mov	r8, r0
 800841c:	4689      	mov	r9, r1
 800841e:	f04f 0200 	mov.w	r2, #0
 8008422:	d124      	bne.n	800846e <_dtoa_r+0x62e>
 8008424:	4b1b      	ldr	r3, [pc, #108]	; (8008494 <_dtoa_r+0x654>)
 8008426:	ec51 0b19 	vmov	r0, r1, d9
 800842a:	f7f7 ff37 	bl	800029c <__adddf3>
 800842e:	4602      	mov	r2, r0
 8008430:	460b      	mov	r3, r1
 8008432:	4640      	mov	r0, r8
 8008434:	4649      	mov	r1, r9
 8008436:	f7f8 fb77 	bl	8000b28 <__aeabi_dcmpgt>
 800843a:	2800      	cmp	r0, #0
 800843c:	d173      	bne.n	8008526 <_dtoa_r+0x6e6>
 800843e:	ec53 2b19 	vmov	r2, r3, d9
 8008442:	4914      	ldr	r1, [pc, #80]	; (8008494 <_dtoa_r+0x654>)
 8008444:	2000      	movs	r0, #0
 8008446:	f7f7 ff27 	bl	8000298 <__aeabi_dsub>
 800844a:	4602      	mov	r2, r0
 800844c:	460b      	mov	r3, r1
 800844e:	4640      	mov	r0, r8
 8008450:	4649      	mov	r1, r9
 8008452:	f7f8 fb4b 	bl	8000aec <__aeabi_dcmplt>
 8008456:	2800      	cmp	r0, #0
 8008458:	f43f af2f 	beq.w	80082ba <_dtoa_r+0x47a>
 800845c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800845e:	1e6b      	subs	r3, r5, #1
 8008460:	930f      	str	r3, [sp, #60]	; 0x3c
 8008462:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008466:	2b30      	cmp	r3, #48	; 0x30
 8008468:	d0f8      	beq.n	800845c <_dtoa_r+0x61c>
 800846a:	46bb      	mov	fp, r7
 800846c:	e04a      	b.n	8008504 <_dtoa_r+0x6c4>
 800846e:	4b06      	ldr	r3, [pc, #24]	; (8008488 <_dtoa_r+0x648>)
 8008470:	f7f8 f8ca 	bl	8000608 <__aeabi_dmul>
 8008474:	4680      	mov	r8, r0
 8008476:	4689      	mov	r9, r1
 8008478:	e7bd      	b.n	80083f6 <_dtoa_r+0x5b6>
 800847a:	bf00      	nop
 800847c:	0800a218 	.word	0x0800a218
 8008480:	0800a1f0 	.word	0x0800a1f0
 8008484:	3ff00000 	.word	0x3ff00000
 8008488:	40240000 	.word	0x40240000
 800848c:	401c0000 	.word	0x401c0000
 8008490:	40140000 	.word	0x40140000
 8008494:	3fe00000 	.word	0x3fe00000
 8008498:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800849c:	9d00      	ldr	r5, [sp, #0]
 800849e:	4642      	mov	r2, r8
 80084a0:	464b      	mov	r3, r9
 80084a2:	4630      	mov	r0, r6
 80084a4:	4639      	mov	r1, r7
 80084a6:	f7f8 f9d9 	bl	800085c <__aeabi_ddiv>
 80084aa:	f7f8 fb5d 	bl	8000b68 <__aeabi_d2iz>
 80084ae:	9001      	str	r0, [sp, #4]
 80084b0:	f7f8 f840 	bl	8000534 <__aeabi_i2d>
 80084b4:	4642      	mov	r2, r8
 80084b6:	464b      	mov	r3, r9
 80084b8:	f7f8 f8a6 	bl	8000608 <__aeabi_dmul>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	4630      	mov	r0, r6
 80084c2:	4639      	mov	r1, r7
 80084c4:	f7f7 fee8 	bl	8000298 <__aeabi_dsub>
 80084c8:	9e01      	ldr	r6, [sp, #4]
 80084ca:	9f04      	ldr	r7, [sp, #16]
 80084cc:	3630      	adds	r6, #48	; 0x30
 80084ce:	f805 6b01 	strb.w	r6, [r5], #1
 80084d2:	9e00      	ldr	r6, [sp, #0]
 80084d4:	1bae      	subs	r6, r5, r6
 80084d6:	42b7      	cmp	r7, r6
 80084d8:	4602      	mov	r2, r0
 80084da:	460b      	mov	r3, r1
 80084dc:	d134      	bne.n	8008548 <_dtoa_r+0x708>
 80084de:	f7f7 fedd 	bl	800029c <__adddf3>
 80084e2:	4642      	mov	r2, r8
 80084e4:	464b      	mov	r3, r9
 80084e6:	4606      	mov	r6, r0
 80084e8:	460f      	mov	r7, r1
 80084ea:	f7f8 fb1d 	bl	8000b28 <__aeabi_dcmpgt>
 80084ee:	b9c8      	cbnz	r0, 8008524 <_dtoa_r+0x6e4>
 80084f0:	4642      	mov	r2, r8
 80084f2:	464b      	mov	r3, r9
 80084f4:	4630      	mov	r0, r6
 80084f6:	4639      	mov	r1, r7
 80084f8:	f7f8 faee 	bl	8000ad8 <__aeabi_dcmpeq>
 80084fc:	b110      	cbz	r0, 8008504 <_dtoa_r+0x6c4>
 80084fe:	9b01      	ldr	r3, [sp, #4]
 8008500:	07db      	lsls	r3, r3, #31
 8008502:	d40f      	bmi.n	8008524 <_dtoa_r+0x6e4>
 8008504:	4651      	mov	r1, sl
 8008506:	4620      	mov	r0, r4
 8008508:	f000 fb18 	bl	8008b3c <_Bfree>
 800850c:	2300      	movs	r3, #0
 800850e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008510:	702b      	strb	r3, [r5, #0]
 8008512:	f10b 0301 	add.w	r3, fp, #1
 8008516:	6013      	str	r3, [r2, #0]
 8008518:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800851a:	2b00      	cmp	r3, #0
 800851c:	f43f ace2 	beq.w	8007ee4 <_dtoa_r+0xa4>
 8008520:	601d      	str	r5, [r3, #0]
 8008522:	e4df      	b.n	8007ee4 <_dtoa_r+0xa4>
 8008524:	465f      	mov	r7, fp
 8008526:	462b      	mov	r3, r5
 8008528:	461d      	mov	r5, r3
 800852a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800852e:	2a39      	cmp	r2, #57	; 0x39
 8008530:	d106      	bne.n	8008540 <_dtoa_r+0x700>
 8008532:	9a00      	ldr	r2, [sp, #0]
 8008534:	429a      	cmp	r2, r3
 8008536:	d1f7      	bne.n	8008528 <_dtoa_r+0x6e8>
 8008538:	9900      	ldr	r1, [sp, #0]
 800853a:	2230      	movs	r2, #48	; 0x30
 800853c:	3701      	adds	r7, #1
 800853e:	700a      	strb	r2, [r1, #0]
 8008540:	781a      	ldrb	r2, [r3, #0]
 8008542:	3201      	adds	r2, #1
 8008544:	701a      	strb	r2, [r3, #0]
 8008546:	e790      	b.n	800846a <_dtoa_r+0x62a>
 8008548:	4ba3      	ldr	r3, [pc, #652]	; (80087d8 <_dtoa_r+0x998>)
 800854a:	2200      	movs	r2, #0
 800854c:	f7f8 f85c 	bl	8000608 <__aeabi_dmul>
 8008550:	2200      	movs	r2, #0
 8008552:	2300      	movs	r3, #0
 8008554:	4606      	mov	r6, r0
 8008556:	460f      	mov	r7, r1
 8008558:	f7f8 fabe 	bl	8000ad8 <__aeabi_dcmpeq>
 800855c:	2800      	cmp	r0, #0
 800855e:	d09e      	beq.n	800849e <_dtoa_r+0x65e>
 8008560:	e7d0      	b.n	8008504 <_dtoa_r+0x6c4>
 8008562:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008564:	2a00      	cmp	r2, #0
 8008566:	f000 80ca 	beq.w	80086fe <_dtoa_r+0x8be>
 800856a:	9a07      	ldr	r2, [sp, #28]
 800856c:	2a01      	cmp	r2, #1
 800856e:	f300 80ad 	bgt.w	80086cc <_dtoa_r+0x88c>
 8008572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008574:	2a00      	cmp	r2, #0
 8008576:	f000 80a5 	beq.w	80086c4 <_dtoa_r+0x884>
 800857a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800857e:	9e08      	ldr	r6, [sp, #32]
 8008580:	9d05      	ldr	r5, [sp, #20]
 8008582:	9a05      	ldr	r2, [sp, #20]
 8008584:	441a      	add	r2, r3
 8008586:	9205      	str	r2, [sp, #20]
 8008588:	9a06      	ldr	r2, [sp, #24]
 800858a:	2101      	movs	r1, #1
 800858c:	441a      	add	r2, r3
 800858e:	4620      	mov	r0, r4
 8008590:	9206      	str	r2, [sp, #24]
 8008592:	f000 fb89 	bl	8008ca8 <__i2b>
 8008596:	4607      	mov	r7, r0
 8008598:	b165      	cbz	r5, 80085b4 <_dtoa_r+0x774>
 800859a:	9b06      	ldr	r3, [sp, #24]
 800859c:	2b00      	cmp	r3, #0
 800859e:	dd09      	ble.n	80085b4 <_dtoa_r+0x774>
 80085a0:	42ab      	cmp	r3, r5
 80085a2:	9a05      	ldr	r2, [sp, #20]
 80085a4:	bfa8      	it	ge
 80085a6:	462b      	movge	r3, r5
 80085a8:	1ad2      	subs	r2, r2, r3
 80085aa:	9205      	str	r2, [sp, #20]
 80085ac:	9a06      	ldr	r2, [sp, #24]
 80085ae:	1aed      	subs	r5, r5, r3
 80085b0:	1ad3      	subs	r3, r2, r3
 80085b2:	9306      	str	r3, [sp, #24]
 80085b4:	9b08      	ldr	r3, [sp, #32]
 80085b6:	b1f3      	cbz	r3, 80085f6 <_dtoa_r+0x7b6>
 80085b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f000 80a3 	beq.w	8008706 <_dtoa_r+0x8c6>
 80085c0:	2e00      	cmp	r6, #0
 80085c2:	dd10      	ble.n	80085e6 <_dtoa_r+0x7a6>
 80085c4:	4639      	mov	r1, r7
 80085c6:	4632      	mov	r2, r6
 80085c8:	4620      	mov	r0, r4
 80085ca:	f000 fc2d 	bl	8008e28 <__pow5mult>
 80085ce:	4652      	mov	r2, sl
 80085d0:	4601      	mov	r1, r0
 80085d2:	4607      	mov	r7, r0
 80085d4:	4620      	mov	r0, r4
 80085d6:	f000 fb7d 	bl	8008cd4 <__multiply>
 80085da:	4651      	mov	r1, sl
 80085dc:	4680      	mov	r8, r0
 80085de:	4620      	mov	r0, r4
 80085e0:	f000 faac 	bl	8008b3c <_Bfree>
 80085e4:	46c2      	mov	sl, r8
 80085e6:	9b08      	ldr	r3, [sp, #32]
 80085e8:	1b9a      	subs	r2, r3, r6
 80085ea:	d004      	beq.n	80085f6 <_dtoa_r+0x7b6>
 80085ec:	4651      	mov	r1, sl
 80085ee:	4620      	mov	r0, r4
 80085f0:	f000 fc1a 	bl	8008e28 <__pow5mult>
 80085f4:	4682      	mov	sl, r0
 80085f6:	2101      	movs	r1, #1
 80085f8:	4620      	mov	r0, r4
 80085fa:	f000 fb55 	bl	8008ca8 <__i2b>
 80085fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008600:	2b00      	cmp	r3, #0
 8008602:	4606      	mov	r6, r0
 8008604:	f340 8081 	ble.w	800870a <_dtoa_r+0x8ca>
 8008608:	461a      	mov	r2, r3
 800860a:	4601      	mov	r1, r0
 800860c:	4620      	mov	r0, r4
 800860e:	f000 fc0b 	bl	8008e28 <__pow5mult>
 8008612:	9b07      	ldr	r3, [sp, #28]
 8008614:	2b01      	cmp	r3, #1
 8008616:	4606      	mov	r6, r0
 8008618:	dd7a      	ble.n	8008710 <_dtoa_r+0x8d0>
 800861a:	f04f 0800 	mov.w	r8, #0
 800861e:	6933      	ldr	r3, [r6, #16]
 8008620:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008624:	6918      	ldr	r0, [r3, #16]
 8008626:	f000 faf1 	bl	8008c0c <__hi0bits>
 800862a:	f1c0 0020 	rsb	r0, r0, #32
 800862e:	9b06      	ldr	r3, [sp, #24]
 8008630:	4418      	add	r0, r3
 8008632:	f010 001f 	ands.w	r0, r0, #31
 8008636:	f000 8094 	beq.w	8008762 <_dtoa_r+0x922>
 800863a:	f1c0 0320 	rsb	r3, r0, #32
 800863e:	2b04      	cmp	r3, #4
 8008640:	f340 8085 	ble.w	800874e <_dtoa_r+0x90e>
 8008644:	9b05      	ldr	r3, [sp, #20]
 8008646:	f1c0 001c 	rsb	r0, r0, #28
 800864a:	4403      	add	r3, r0
 800864c:	9305      	str	r3, [sp, #20]
 800864e:	9b06      	ldr	r3, [sp, #24]
 8008650:	4403      	add	r3, r0
 8008652:	4405      	add	r5, r0
 8008654:	9306      	str	r3, [sp, #24]
 8008656:	9b05      	ldr	r3, [sp, #20]
 8008658:	2b00      	cmp	r3, #0
 800865a:	dd05      	ble.n	8008668 <_dtoa_r+0x828>
 800865c:	4651      	mov	r1, sl
 800865e:	461a      	mov	r2, r3
 8008660:	4620      	mov	r0, r4
 8008662:	f000 fc3b 	bl	8008edc <__lshift>
 8008666:	4682      	mov	sl, r0
 8008668:	9b06      	ldr	r3, [sp, #24]
 800866a:	2b00      	cmp	r3, #0
 800866c:	dd05      	ble.n	800867a <_dtoa_r+0x83a>
 800866e:	4631      	mov	r1, r6
 8008670:	461a      	mov	r2, r3
 8008672:	4620      	mov	r0, r4
 8008674:	f000 fc32 	bl	8008edc <__lshift>
 8008678:	4606      	mov	r6, r0
 800867a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800867c:	2b00      	cmp	r3, #0
 800867e:	d072      	beq.n	8008766 <_dtoa_r+0x926>
 8008680:	4631      	mov	r1, r6
 8008682:	4650      	mov	r0, sl
 8008684:	f000 fc96 	bl	8008fb4 <__mcmp>
 8008688:	2800      	cmp	r0, #0
 800868a:	da6c      	bge.n	8008766 <_dtoa_r+0x926>
 800868c:	2300      	movs	r3, #0
 800868e:	4651      	mov	r1, sl
 8008690:	220a      	movs	r2, #10
 8008692:	4620      	mov	r0, r4
 8008694:	f000 fa74 	bl	8008b80 <__multadd>
 8008698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800869a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800869e:	4682      	mov	sl, r0
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f000 81b0 	beq.w	8008a06 <_dtoa_r+0xbc6>
 80086a6:	2300      	movs	r3, #0
 80086a8:	4639      	mov	r1, r7
 80086aa:	220a      	movs	r2, #10
 80086ac:	4620      	mov	r0, r4
 80086ae:	f000 fa67 	bl	8008b80 <__multadd>
 80086b2:	9b01      	ldr	r3, [sp, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	4607      	mov	r7, r0
 80086b8:	f300 8096 	bgt.w	80087e8 <_dtoa_r+0x9a8>
 80086bc:	9b07      	ldr	r3, [sp, #28]
 80086be:	2b02      	cmp	r3, #2
 80086c0:	dc59      	bgt.n	8008776 <_dtoa_r+0x936>
 80086c2:	e091      	b.n	80087e8 <_dtoa_r+0x9a8>
 80086c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80086c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80086ca:	e758      	b.n	800857e <_dtoa_r+0x73e>
 80086cc:	9b04      	ldr	r3, [sp, #16]
 80086ce:	1e5e      	subs	r6, r3, #1
 80086d0:	9b08      	ldr	r3, [sp, #32]
 80086d2:	42b3      	cmp	r3, r6
 80086d4:	bfbf      	itttt	lt
 80086d6:	9b08      	ldrlt	r3, [sp, #32]
 80086d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80086da:	9608      	strlt	r6, [sp, #32]
 80086dc:	1af3      	sublt	r3, r6, r3
 80086de:	bfb4      	ite	lt
 80086e0:	18d2      	addlt	r2, r2, r3
 80086e2:	1b9e      	subge	r6, r3, r6
 80086e4:	9b04      	ldr	r3, [sp, #16]
 80086e6:	bfbc      	itt	lt
 80086e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80086ea:	2600      	movlt	r6, #0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	bfb7      	itett	lt
 80086f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80086f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80086f8:	1a9d      	sublt	r5, r3, r2
 80086fa:	2300      	movlt	r3, #0
 80086fc:	e741      	b.n	8008582 <_dtoa_r+0x742>
 80086fe:	9e08      	ldr	r6, [sp, #32]
 8008700:	9d05      	ldr	r5, [sp, #20]
 8008702:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008704:	e748      	b.n	8008598 <_dtoa_r+0x758>
 8008706:	9a08      	ldr	r2, [sp, #32]
 8008708:	e770      	b.n	80085ec <_dtoa_r+0x7ac>
 800870a:	9b07      	ldr	r3, [sp, #28]
 800870c:	2b01      	cmp	r3, #1
 800870e:	dc19      	bgt.n	8008744 <_dtoa_r+0x904>
 8008710:	9b02      	ldr	r3, [sp, #8]
 8008712:	b9bb      	cbnz	r3, 8008744 <_dtoa_r+0x904>
 8008714:	9b03      	ldr	r3, [sp, #12]
 8008716:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800871a:	b99b      	cbnz	r3, 8008744 <_dtoa_r+0x904>
 800871c:	9b03      	ldr	r3, [sp, #12]
 800871e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008722:	0d1b      	lsrs	r3, r3, #20
 8008724:	051b      	lsls	r3, r3, #20
 8008726:	b183      	cbz	r3, 800874a <_dtoa_r+0x90a>
 8008728:	9b05      	ldr	r3, [sp, #20]
 800872a:	3301      	adds	r3, #1
 800872c:	9305      	str	r3, [sp, #20]
 800872e:	9b06      	ldr	r3, [sp, #24]
 8008730:	3301      	adds	r3, #1
 8008732:	9306      	str	r3, [sp, #24]
 8008734:	f04f 0801 	mov.w	r8, #1
 8008738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800873a:	2b00      	cmp	r3, #0
 800873c:	f47f af6f 	bne.w	800861e <_dtoa_r+0x7de>
 8008740:	2001      	movs	r0, #1
 8008742:	e774      	b.n	800862e <_dtoa_r+0x7ee>
 8008744:	f04f 0800 	mov.w	r8, #0
 8008748:	e7f6      	b.n	8008738 <_dtoa_r+0x8f8>
 800874a:	4698      	mov	r8, r3
 800874c:	e7f4      	b.n	8008738 <_dtoa_r+0x8f8>
 800874e:	d082      	beq.n	8008656 <_dtoa_r+0x816>
 8008750:	9a05      	ldr	r2, [sp, #20]
 8008752:	331c      	adds	r3, #28
 8008754:	441a      	add	r2, r3
 8008756:	9205      	str	r2, [sp, #20]
 8008758:	9a06      	ldr	r2, [sp, #24]
 800875a:	441a      	add	r2, r3
 800875c:	441d      	add	r5, r3
 800875e:	9206      	str	r2, [sp, #24]
 8008760:	e779      	b.n	8008656 <_dtoa_r+0x816>
 8008762:	4603      	mov	r3, r0
 8008764:	e7f4      	b.n	8008750 <_dtoa_r+0x910>
 8008766:	9b04      	ldr	r3, [sp, #16]
 8008768:	2b00      	cmp	r3, #0
 800876a:	dc37      	bgt.n	80087dc <_dtoa_r+0x99c>
 800876c:	9b07      	ldr	r3, [sp, #28]
 800876e:	2b02      	cmp	r3, #2
 8008770:	dd34      	ble.n	80087dc <_dtoa_r+0x99c>
 8008772:	9b04      	ldr	r3, [sp, #16]
 8008774:	9301      	str	r3, [sp, #4]
 8008776:	9b01      	ldr	r3, [sp, #4]
 8008778:	b963      	cbnz	r3, 8008794 <_dtoa_r+0x954>
 800877a:	4631      	mov	r1, r6
 800877c:	2205      	movs	r2, #5
 800877e:	4620      	mov	r0, r4
 8008780:	f000 f9fe 	bl	8008b80 <__multadd>
 8008784:	4601      	mov	r1, r0
 8008786:	4606      	mov	r6, r0
 8008788:	4650      	mov	r0, sl
 800878a:	f000 fc13 	bl	8008fb4 <__mcmp>
 800878e:	2800      	cmp	r0, #0
 8008790:	f73f adbb 	bgt.w	800830a <_dtoa_r+0x4ca>
 8008794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008796:	9d00      	ldr	r5, [sp, #0]
 8008798:	ea6f 0b03 	mvn.w	fp, r3
 800879c:	f04f 0800 	mov.w	r8, #0
 80087a0:	4631      	mov	r1, r6
 80087a2:	4620      	mov	r0, r4
 80087a4:	f000 f9ca 	bl	8008b3c <_Bfree>
 80087a8:	2f00      	cmp	r7, #0
 80087aa:	f43f aeab 	beq.w	8008504 <_dtoa_r+0x6c4>
 80087ae:	f1b8 0f00 	cmp.w	r8, #0
 80087b2:	d005      	beq.n	80087c0 <_dtoa_r+0x980>
 80087b4:	45b8      	cmp	r8, r7
 80087b6:	d003      	beq.n	80087c0 <_dtoa_r+0x980>
 80087b8:	4641      	mov	r1, r8
 80087ba:	4620      	mov	r0, r4
 80087bc:	f000 f9be 	bl	8008b3c <_Bfree>
 80087c0:	4639      	mov	r1, r7
 80087c2:	4620      	mov	r0, r4
 80087c4:	f000 f9ba 	bl	8008b3c <_Bfree>
 80087c8:	e69c      	b.n	8008504 <_dtoa_r+0x6c4>
 80087ca:	2600      	movs	r6, #0
 80087cc:	4637      	mov	r7, r6
 80087ce:	e7e1      	b.n	8008794 <_dtoa_r+0x954>
 80087d0:	46bb      	mov	fp, r7
 80087d2:	4637      	mov	r7, r6
 80087d4:	e599      	b.n	800830a <_dtoa_r+0x4ca>
 80087d6:	bf00      	nop
 80087d8:	40240000 	.word	0x40240000
 80087dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f000 80c8 	beq.w	8008974 <_dtoa_r+0xb34>
 80087e4:	9b04      	ldr	r3, [sp, #16]
 80087e6:	9301      	str	r3, [sp, #4]
 80087e8:	2d00      	cmp	r5, #0
 80087ea:	dd05      	ble.n	80087f8 <_dtoa_r+0x9b8>
 80087ec:	4639      	mov	r1, r7
 80087ee:	462a      	mov	r2, r5
 80087f0:	4620      	mov	r0, r4
 80087f2:	f000 fb73 	bl	8008edc <__lshift>
 80087f6:	4607      	mov	r7, r0
 80087f8:	f1b8 0f00 	cmp.w	r8, #0
 80087fc:	d05b      	beq.n	80088b6 <_dtoa_r+0xa76>
 80087fe:	6879      	ldr	r1, [r7, #4]
 8008800:	4620      	mov	r0, r4
 8008802:	f000 f95b 	bl	8008abc <_Balloc>
 8008806:	4605      	mov	r5, r0
 8008808:	b928      	cbnz	r0, 8008816 <_dtoa_r+0x9d6>
 800880a:	4b83      	ldr	r3, [pc, #524]	; (8008a18 <_dtoa_r+0xbd8>)
 800880c:	4602      	mov	r2, r0
 800880e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008812:	f7ff bb2e 	b.w	8007e72 <_dtoa_r+0x32>
 8008816:	693a      	ldr	r2, [r7, #16]
 8008818:	3202      	adds	r2, #2
 800881a:	0092      	lsls	r2, r2, #2
 800881c:	f107 010c 	add.w	r1, r7, #12
 8008820:	300c      	adds	r0, #12
 8008822:	f000 fee7 	bl	80095f4 <memcpy>
 8008826:	2201      	movs	r2, #1
 8008828:	4629      	mov	r1, r5
 800882a:	4620      	mov	r0, r4
 800882c:	f000 fb56 	bl	8008edc <__lshift>
 8008830:	9b00      	ldr	r3, [sp, #0]
 8008832:	3301      	adds	r3, #1
 8008834:	9304      	str	r3, [sp, #16]
 8008836:	e9dd 2300 	ldrd	r2, r3, [sp]
 800883a:	4413      	add	r3, r2
 800883c:	9308      	str	r3, [sp, #32]
 800883e:	9b02      	ldr	r3, [sp, #8]
 8008840:	f003 0301 	and.w	r3, r3, #1
 8008844:	46b8      	mov	r8, r7
 8008846:	9306      	str	r3, [sp, #24]
 8008848:	4607      	mov	r7, r0
 800884a:	9b04      	ldr	r3, [sp, #16]
 800884c:	4631      	mov	r1, r6
 800884e:	3b01      	subs	r3, #1
 8008850:	4650      	mov	r0, sl
 8008852:	9301      	str	r3, [sp, #4]
 8008854:	f7ff fa69 	bl	8007d2a <quorem>
 8008858:	4641      	mov	r1, r8
 800885a:	9002      	str	r0, [sp, #8]
 800885c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008860:	4650      	mov	r0, sl
 8008862:	f000 fba7 	bl	8008fb4 <__mcmp>
 8008866:	463a      	mov	r2, r7
 8008868:	9005      	str	r0, [sp, #20]
 800886a:	4631      	mov	r1, r6
 800886c:	4620      	mov	r0, r4
 800886e:	f000 fbbd 	bl	8008fec <__mdiff>
 8008872:	68c2      	ldr	r2, [r0, #12]
 8008874:	4605      	mov	r5, r0
 8008876:	bb02      	cbnz	r2, 80088ba <_dtoa_r+0xa7a>
 8008878:	4601      	mov	r1, r0
 800887a:	4650      	mov	r0, sl
 800887c:	f000 fb9a 	bl	8008fb4 <__mcmp>
 8008880:	4602      	mov	r2, r0
 8008882:	4629      	mov	r1, r5
 8008884:	4620      	mov	r0, r4
 8008886:	9209      	str	r2, [sp, #36]	; 0x24
 8008888:	f000 f958 	bl	8008b3c <_Bfree>
 800888c:	9b07      	ldr	r3, [sp, #28]
 800888e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008890:	9d04      	ldr	r5, [sp, #16]
 8008892:	ea43 0102 	orr.w	r1, r3, r2
 8008896:	9b06      	ldr	r3, [sp, #24]
 8008898:	4319      	orrs	r1, r3
 800889a:	d110      	bne.n	80088be <_dtoa_r+0xa7e>
 800889c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80088a0:	d029      	beq.n	80088f6 <_dtoa_r+0xab6>
 80088a2:	9b05      	ldr	r3, [sp, #20]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	dd02      	ble.n	80088ae <_dtoa_r+0xa6e>
 80088a8:	9b02      	ldr	r3, [sp, #8]
 80088aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80088ae:	9b01      	ldr	r3, [sp, #4]
 80088b0:	f883 9000 	strb.w	r9, [r3]
 80088b4:	e774      	b.n	80087a0 <_dtoa_r+0x960>
 80088b6:	4638      	mov	r0, r7
 80088b8:	e7ba      	b.n	8008830 <_dtoa_r+0x9f0>
 80088ba:	2201      	movs	r2, #1
 80088bc:	e7e1      	b.n	8008882 <_dtoa_r+0xa42>
 80088be:	9b05      	ldr	r3, [sp, #20]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	db04      	blt.n	80088ce <_dtoa_r+0xa8e>
 80088c4:	9907      	ldr	r1, [sp, #28]
 80088c6:	430b      	orrs	r3, r1
 80088c8:	9906      	ldr	r1, [sp, #24]
 80088ca:	430b      	orrs	r3, r1
 80088cc:	d120      	bne.n	8008910 <_dtoa_r+0xad0>
 80088ce:	2a00      	cmp	r2, #0
 80088d0:	dded      	ble.n	80088ae <_dtoa_r+0xa6e>
 80088d2:	4651      	mov	r1, sl
 80088d4:	2201      	movs	r2, #1
 80088d6:	4620      	mov	r0, r4
 80088d8:	f000 fb00 	bl	8008edc <__lshift>
 80088dc:	4631      	mov	r1, r6
 80088de:	4682      	mov	sl, r0
 80088e0:	f000 fb68 	bl	8008fb4 <__mcmp>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	dc03      	bgt.n	80088f0 <_dtoa_r+0xab0>
 80088e8:	d1e1      	bne.n	80088ae <_dtoa_r+0xa6e>
 80088ea:	f019 0f01 	tst.w	r9, #1
 80088ee:	d0de      	beq.n	80088ae <_dtoa_r+0xa6e>
 80088f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80088f4:	d1d8      	bne.n	80088a8 <_dtoa_r+0xa68>
 80088f6:	9a01      	ldr	r2, [sp, #4]
 80088f8:	2339      	movs	r3, #57	; 0x39
 80088fa:	7013      	strb	r3, [r2, #0]
 80088fc:	462b      	mov	r3, r5
 80088fe:	461d      	mov	r5, r3
 8008900:	3b01      	subs	r3, #1
 8008902:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008906:	2a39      	cmp	r2, #57	; 0x39
 8008908:	d06c      	beq.n	80089e4 <_dtoa_r+0xba4>
 800890a:	3201      	adds	r2, #1
 800890c:	701a      	strb	r2, [r3, #0]
 800890e:	e747      	b.n	80087a0 <_dtoa_r+0x960>
 8008910:	2a00      	cmp	r2, #0
 8008912:	dd07      	ble.n	8008924 <_dtoa_r+0xae4>
 8008914:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008918:	d0ed      	beq.n	80088f6 <_dtoa_r+0xab6>
 800891a:	9a01      	ldr	r2, [sp, #4]
 800891c:	f109 0301 	add.w	r3, r9, #1
 8008920:	7013      	strb	r3, [r2, #0]
 8008922:	e73d      	b.n	80087a0 <_dtoa_r+0x960>
 8008924:	9b04      	ldr	r3, [sp, #16]
 8008926:	9a08      	ldr	r2, [sp, #32]
 8008928:	f803 9c01 	strb.w	r9, [r3, #-1]
 800892c:	4293      	cmp	r3, r2
 800892e:	d043      	beq.n	80089b8 <_dtoa_r+0xb78>
 8008930:	4651      	mov	r1, sl
 8008932:	2300      	movs	r3, #0
 8008934:	220a      	movs	r2, #10
 8008936:	4620      	mov	r0, r4
 8008938:	f000 f922 	bl	8008b80 <__multadd>
 800893c:	45b8      	cmp	r8, r7
 800893e:	4682      	mov	sl, r0
 8008940:	f04f 0300 	mov.w	r3, #0
 8008944:	f04f 020a 	mov.w	r2, #10
 8008948:	4641      	mov	r1, r8
 800894a:	4620      	mov	r0, r4
 800894c:	d107      	bne.n	800895e <_dtoa_r+0xb1e>
 800894e:	f000 f917 	bl	8008b80 <__multadd>
 8008952:	4680      	mov	r8, r0
 8008954:	4607      	mov	r7, r0
 8008956:	9b04      	ldr	r3, [sp, #16]
 8008958:	3301      	adds	r3, #1
 800895a:	9304      	str	r3, [sp, #16]
 800895c:	e775      	b.n	800884a <_dtoa_r+0xa0a>
 800895e:	f000 f90f 	bl	8008b80 <__multadd>
 8008962:	4639      	mov	r1, r7
 8008964:	4680      	mov	r8, r0
 8008966:	2300      	movs	r3, #0
 8008968:	220a      	movs	r2, #10
 800896a:	4620      	mov	r0, r4
 800896c:	f000 f908 	bl	8008b80 <__multadd>
 8008970:	4607      	mov	r7, r0
 8008972:	e7f0      	b.n	8008956 <_dtoa_r+0xb16>
 8008974:	9b04      	ldr	r3, [sp, #16]
 8008976:	9301      	str	r3, [sp, #4]
 8008978:	9d00      	ldr	r5, [sp, #0]
 800897a:	4631      	mov	r1, r6
 800897c:	4650      	mov	r0, sl
 800897e:	f7ff f9d4 	bl	8007d2a <quorem>
 8008982:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008986:	9b00      	ldr	r3, [sp, #0]
 8008988:	f805 9b01 	strb.w	r9, [r5], #1
 800898c:	1aea      	subs	r2, r5, r3
 800898e:	9b01      	ldr	r3, [sp, #4]
 8008990:	4293      	cmp	r3, r2
 8008992:	dd07      	ble.n	80089a4 <_dtoa_r+0xb64>
 8008994:	4651      	mov	r1, sl
 8008996:	2300      	movs	r3, #0
 8008998:	220a      	movs	r2, #10
 800899a:	4620      	mov	r0, r4
 800899c:	f000 f8f0 	bl	8008b80 <__multadd>
 80089a0:	4682      	mov	sl, r0
 80089a2:	e7ea      	b.n	800897a <_dtoa_r+0xb3a>
 80089a4:	9b01      	ldr	r3, [sp, #4]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	bfc8      	it	gt
 80089aa:	461d      	movgt	r5, r3
 80089ac:	9b00      	ldr	r3, [sp, #0]
 80089ae:	bfd8      	it	le
 80089b0:	2501      	movle	r5, #1
 80089b2:	441d      	add	r5, r3
 80089b4:	f04f 0800 	mov.w	r8, #0
 80089b8:	4651      	mov	r1, sl
 80089ba:	2201      	movs	r2, #1
 80089bc:	4620      	mov	r0, r4
 80089be:	f000 fa8d 	bl	8008edc <__lshift>
 80089c2:	4631      	mov	r1, r6
 80089c4:	4682      	mov	sl, r0
 80089c6:	f000 faf5 	bl	8008fb4 <__mcmp>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	dc96      	bgt.n	80088fc <_dtoa_r+0xabc>
 80089ce:	d102      	bne.n	80089d6 <_dtoa_r+0xb96>
 80089d0:	f019 0f01 	tst.w	r9, #1
 80089d4:	d192      	bne.n	80088fc <_dtoa_r+0xabc>
 80089d6:	462b      	mov	r3, r5
 80089d8:	461d      	mov	r5, r3
 80089da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089de:	2a30      	cmp	r2, #48	; 0x30
 80089e0:	d0fa      	beq.n	80089d8 <_dtoa_r+0xb98>
 80089e2:	e6dd      	b.n	80087a0 <_dtoa_r+0x960>
 80089e4:	9a00      	ldr	r2, [sp, #0]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d189      	bne.n	80088fe <_dtoa_r+0xabe>
 80089ea:	f10b 0b01 	add.w	fp, fp, #1
 80089ee:	2331      	movs	r3, #49	; 0x31
 80089f0:	e796      	b.n	8008920 <_dtoa_r+0xae0>
 80089f2:	4b0a      	ldr	r3, [pc, #40]	; (8008a1c <_dtoa_r+0xbdc>)
 80089f4:	f7ff ba99 	b.w	8007f2a <_dtoa_r+0xea>
 80089f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	f47f aa6d 	bne.w	8007eda <_dtoa_r+0x9a>
 8008a00:	4b07      	ldr	r3, [pc, #28]	; (8008a20 <_dtoa_r+0xbe0>)
 8008a02:	f7ff ba92 	b.w	8007f2a <_dtoa_r+0xea>
 8008a06:	9b01      	ldr	r3, [sp, #4]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	dcb5      	bgt.n	8008978 <_dtoa_r+0xb38>
 8008a0c:	9b07      	ldr	r3, [sp, #28]
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	f73f aeb1 	bgt.w	8008776 <_dtoa_r+0x936>
 8008a14:	e7b0      	b.n	8008978 <_dtoa_r+0xb38>
 8008a16:	bf00      	nop
 8008a18:	0800a180 	.word	0x0800a180
 8008a1c:	0800a0e0 	.word	0x0800a0e0
 8008a20:	0800a104 	.word	0x0800a104

08008a24 <_free_r>:
 8008a24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a26:	2900      	cmp	r1, #0
 8008a28:	d044      	beq.n	8008ab4 <_free_r+0x90>
 8008a2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a2e:	9001      	str	r0, [sp, #4]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	f1a1 0404 	sub.w	r4, r1, #4
 8008a36:	bfb8      	it	lt
 8008a38:	18e4      	addlt	r4, r4, r3
 8008a3a:	f7fe faf7 	bl	800702c <__malloc_lock>
 8008a3e:	4a1e      	ldr	r2, [pc, #120]	; (8008ab8 <_free_r+0x94>)
 8008a40:	9801      	ldr	r0, [sp, #4]
 8008a42:	6813      	ldr	r3, [r2, #0]
 8008a44:	b933      	cbnz	r3, 8008a54 <_free_r+0x30>
 8008a46:	6063      	str	r3, [r4, #4]
 8008a48:	6014      	str	r4, [r2, #0]
 8008a4a:	b003      	add	sp, #12
 8008a4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a50:	f7fe baf2 	b.w	8007038 <__malloc_unlock>
 8008a54:	42a3      	cmp	r3, r4
 8008a56:	d908      	bls.n	8008a6a <_free_r+0x46>
 8008a58:	6825      	ldr	r5, [r4, #0]
 8008a5a:	1961      	adds	r1, r4, r5
 8008a5c:	428b      	cmp	r3, r1
 8008a5e:	bf01      	itttt	eq
 8008a60:	6819      	ldreq	r1, [r3, #0]
 8008a62:	685b      	ldreq	r3, [r3, #4]
 8008a64:	1949      	addeq	r1, r1, r5
 8008a66:	6021      	streq	r1, [r4, #0]
 8008a68:	e7ed      	b.n	8008a46 <_free_r+0x22>
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	b10b      	cbz	r3, 8008a74 <_free_r+0x50>
 8008a70:	42a3      	cmp	r3, r4
 8008a72:	d9fa      	bls.n	8008a6a <_free_r+0x46>
 8008a74:	6811      	ldr	r1, [r2, #0]
 8008a76:	1855      	adds	r5, r2, r1
 8008a78:	42a5      	cmp	r5, r4
 8008a7a:	d10b      	bne.n	8008a94 <_free_r+0x70>
 8008a7c:	6824      	ldr	r4, [r4, #0]
 8008a7e:	4421      	add	r1, r4
 8008a80:	1854      	adds	r4, r2, r1
 8008a82:	42a3      	cmp	r3, r4
 8008a84:	6011      	str	r1, [r2, #0]
 8008a86:	d1e0      	bne.n	8008a4a <_free_r+0x26>
 8008a88:	681c      	ldr	r4, [r3, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	6053      	str	r3, [r2, #4]
 8008a8e:	440c      	add	r4, r1
 8008a90:	6014      	str	r4, [r2, #0]
 8008a92:	e7da      	b.n	8008a4a <_free_r+0x26>
 8008a94:	d902      	bls.n	8008a9c <_free_r+0x78>
 8008a96:	230c      	movs	r3, #12
 8008a98:	6003      	str	r3, [r0, #0]
 8008a9a:	e7d6      	b.n	8008a4a <_free_r+0x26>
 8008a9c:	6825      	ldr	r5, [r4, #0]
 8008a9e:	1961      	adds	r1, r4, r5
 8008aa0:	428b      	cmp	r3, r1
 8008aa2:	bf04      	itt	eq
 8008aa4:	6819      	ldreq	r1, [r3, #0]
 8008aa6:	685b      	ldreq	r3, [r3, #4]
 8008aa8:	6063      	str	r3, [r4, #4]
 8008aaa:	bf04      	itt	eq
 8008aac:	1949      	addeq	r1, r1, r5
 8008aae:	6021      	streq	r1, [r4, #0]
 8008ab0:	6054      	str	r4, [r2, #4]
 8008ab2:	e7ca      	b.n	8008a4a <_free_r+0x26>
 8008ab4:	b003      	add	sp, #12
 8008ab6:	bd30      	pop	{r4, r5, pc}
 8008ab8:	20000780 	.word	0x20000780

08008abc <_Balloc>:
 8008abc:	b570      	push	{r4, r5, r6, lr}
 8008abe:	69c6      	ldr	r6, [r0, #28]
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	460d      	mov	r5, r1
 8008ac4:	b976      	cbnz	r6, 8008ae4 <_Balloc+0x28>
 8008ac6:	2010      	movs	r0, #16
 8008ac8:	f7fe fa00 	bl	8006ecc <malloc>
 8008acc:	4602      	mov	r2, r0
 8008ace:	61e0      	str	r0, [r4, #28]
 8008ad0:	b920      	cbnz	r0, 8008adc <_Balloc+0x20>
 8008ad2:	4b18      	ldr	r3, [pc, #96]	; (8008b34 <_Balloc+0x78>)
 8008ad4:	4818      	ldr	r0, [pc, #96]	; (8008b38 <_Balloc+0x7c>)
 8008ad6:	216b      	movs	r1, #107	; 0x6b
 8008ad8:	f000 fd9a 	bl	8009610 <__assert_func>
 8008adc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ae0:	6006      	str	r6, [r0, #0]
 8008ae2:	60c6      	str	r6, [r0, #12]
 8008ae4:	69e6      	ldr	r6, [r4, #28]
 8008ae6:	68f3      	ldr	r3, [r6, #12]
 8008ae8:	b183      	cbz	r3, 8008b0c <_Balloc+0x50>
 8008aea:	69e3      	ldr	r3, [r4, #28]
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008af2:	b9b8      	cbnz	r0, 8008b24 <_Balloc+0x68>
 8008af4:	2101      	movs	r1, #1
 8008af6:	fa01 f605 	lsl.w	r6, r1, r5
 8008afa:	1d72      	adds	r2, r6, #5
 8008afc:	0092      	lsls	r2, r2, #2
 8008afe:	4620      	mov	r0, r4
 8008b00:	f000 fda4 	bl	800964c <_calloc_r>
 8008b04:	b160      	cbz	r0, 8008b20 <_Balloc+0x64>
 8008b06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b0a:	e00e      	b.n	8008b2a <_Balloc+0x6e>
 8008b0c:	2221      	movs	r2, #33	; 0x21
 8008b0e:	2104      	movs	r1, #4
 8008b10:	4620      	mov	r0, r4
 8008b12:	f000 fd9b 	bl	800964c <_calloc_r>
 8008b16:	69e3      	ldr	r3, [r4, #28]
 8008b18:	60f0      	str	r0, [r6, #12]
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d1e4      	bne.n	8008aea <_Balloc+0x2e>
 8008b20:	2000      	movs	r0, #0
 8008b22:	bd70      	pop	{r4, r5, r6, pc}
 8008b24:	6802      	ldr	r2, [r0, #0]
 8008b26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b30:	e7f7      	b.n	8008b22 <_Balloc+0x66>
 8008b32:	bf00      	nop
 8008b34:	0800a111 	.word	0x0800a111
 8008b38:	0800a191 	.word	0x0800a191

08008b3c <_Bfree>:
 8008b3c:	b570      	push	{r4, r5, r6, lr}
 8008b3e:	69c6      	ldr	r6, [r0, #28]
 8008b40:	4605      	mov	r5, r0
 8008b42:	460c      	mov	r4, r1
 8008b44:	b976      	cbnz	r6, 8008b64 <_Bfree+0x28>
 8008b46:	2010      	movs	r0, #16
 8008b48:	f7fe f9c0 	bl	8006ecc <malloc>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	61e8      	str	r0, [r5, #28]
 8008b50:	b920      	cbnz	r0, 8008b5c <_Bfree+0x20>
 8008b52:	4b09      	ldr	r3, [pc, #36]	; (8008b78 <_Bfree+0x3c>)
 8008b54:	4809      	ldr	r0, [pc, #36]	; (8008b7c <_Bfree+0x40>)
 8008b56:	218f      	movs	r1, #143	; 0x8f
 8008b58:	f000 fd5a 	bl	8009610 <__assert_func>
 8008b5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b60:	6006      	str	r6, [r0, #0]
 8008b62:	60c6      	str	r6, [r0, #12]
 8008b64:	b13c      	cbz	r4, 8008b76 <_Bfree+0x3a>
 8008b66:	69eb      	ldr	r3, [r5, #28]
 8008b68:	6862      	ldr	r2, [r4, #4]
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b70:	6021      	str	r1, [r4, #0]
 8008b72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b76:	bd70      	pop	{r4, r5, r6, pc}
 8008b78:	0800a111 	.word	0x0800a111
 8008b7c:	0800a191 	.word	0x0800a191

08008b80 <__multadd>:
 8008b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b84:	690d      	ldr	r5, [r1, #16]
 8008b86:	4607      	mov	r7, r0
 8008b88:	460c      	mov	r4, r1
 8008b8a:	461e      	mov	r6, r3
 8008b8c:	f101 0c14 	add.w	ip, r1, #20
 8008b90:	2000      	movs	r0, #0
 8008b92:	f8dc 3000 	ldr.w	r3, [ip]
 8008b96:	b299      	uxth	r1, r3
 8008b98:	fb02 6101 	mla	r1, r2, r1, r6
 8008b9c:	0c1e      	lsrs	r6, r3, #16
 8008b9e:	0c0b      	lsrs	r3, r1, #16
 8008ba0:	fb02 3306 	mla	r3, r2, r6, r3
 8008ba4:	b289      	uxth	r1, r1
 8008ba6:	3001      	adds	r0, #1
 8008ba8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008bac:	4285      	cmp	r5, r0
 8008bae:	f84c 1b04 	str.w	r1, [ip], #4
 8008bb2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008bb6:	dcec      	bgt.n	8008b92 <__multadd+0x12>
 8008bb8:	b30e      	cbz	r6, 8008bfe <__multadd+0x7e>
 8008bba:	68a3      	ldr	r3, [r4, #8]
 8008bbc:	42ab      	cmp	r3, r5
 8008bbe:	dc19      	bgt.n	8008bf4 <__multadd+0x74>
 8008bc0:	6861      	ldr	r1, [r4, #4]
 8008bc2:	4638      	mov	r0, r7
 8008bc4:	3101      	adds	r1, #1
 8008bc6:	f7ff ff79 	bl	8008abc <_Balloc>
 8008bca:	4680      	mov	r8, r0
 8008bcc:	b928      	cbnz	r0, 8008bda <__multadd+0x5a>
 8008bce:	4602      	mov	r2, r0
 8008bd0:	4b0c      	ldr	r3, [pc, #48]	; (8008c04 <__multadd+0x84>)
 8008bd2:	480d      	ldr	r0, [pc, #52]	; (8008c08 <__multadd+0x88>)
 8008bd4:	21ba      	movs	r1, #186	; 0xba
 8008bd6:	f000 fd1b 	bl	8009610 <__assert_func>
 8008bda:	6922      	ldr	r2, [r4, #16]
 8008bdc:	3202      	adds	r2, #2
 8008bde:	f104 010c 	add.w	r1, r4, #12
 8008be2:	0092      	lsls	r2, r2, #2
 8008be4:	300c      	adds	r0, #12
 8008be6:	f000 fd05 	bl	80095f4 <memcpy>
 8008bea:	4621      	mov	r1, r4
 8008bec:	4638      	mov	r0, r7
 8008bee:	f7ff ffa5 	bl	8008b3c <_Bfree>
 8008bf2:	4644      	mov	r4, r8
 8008bf4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bf8:	3501      	adds	r5, #1
 8008bfa:	615e      	str	r6, [r3, #20]
 8008bfc:	6125      	str	r5, [r4, #16]
 8008bfe:	4620      	mov	r0, r4
 8008c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c04:	0800a180 	.word	0x0800a180
 8008c08:	0800a191 	.word	0x0800a191

08008c0c <__hi0bits>:
 8008c0c:	0c03      	lsrs	r3, r0, #16
 8008c0e:	041b      	lsls	r3, r3, #16
 8008c10:	b9d3      	cbnz	r3, 8008c48 <__hi0bits+0x3c>
 8008c12:	0400      	lsls	r0, r0, #16
 8008c14:	2310      	movs	r3, #16
 8008c16:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008c1a:	bf04      	itt	eq
 8008c1c:	0200      	lsleq	r0, r0, #8
 8008c1e:	3308      	addeq	r3, #8
 8008c20:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008c24:	bf04      	itt	eq
 8008c26:	0100      	lsleq	r0, r0, #4
 8008c28:	3304      	addeq	r3, #4
 8008c2a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008c2e:	bf04      	itt	eq
 8008c30:	0080      	lsleq	r0, r0, #2
 8008c32:	3302      	addeq	r3, #2
 8008c34:	2800      	cmp	r0, #0
 8008c36:	db05      	blt.n	8008c44 <__hi0bits+0x38>
 8008c38:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008c3c:	f103 0301 	add.w	r3, r3, #1
 8008c40:	bf08      	it	eq
 8008c42:	2320      	moveq	r3, #32
 8008c44:	4618      	mov	r0, r3
 8008c46:	4770      	bx	lr
 8008c48:	2300      	movs	r3, #0
 8008c4a:	e7e4      	b.n	8008c16 <__hi0bits+0xa>

08008c4c <__lo0bits>:
 8008c4c:	6803      	ldr	r3, [r0, #0]
 8008c4e:	f013 0207 	ands.w	r2, r3, #7
 8008c52:	d00c      	beq.n	8008c6e <__lo0bits+0x22>
 8008c54:	07d9      	lsls	r1, r3, #31
 8008c56:	d422      	bmi.n	8008c9e <__lo0bits+0x52>
 8008c58:	079a      	lsls	r2, r3, #30
 8008c5a:	bf49      	itett	mi
 8008c5c:	085b      	lsrmi	r3, r3, #1
 8008c5e:	089b      	lsrpl	r3, r3, #2
 8008c60:	6003      	strmi	r3, [r0, #0]
 8008c62:	2201      	movmi	r2, #1
 8008c64:	bf5c      	itt	pl
 8008c66:	6003      	strpl	r3, [r0, #0]
 8008c68:	2202      	movpl	r2, #2
 8008c6a:	4610      	mov	r0, r2
 8008c6c:	4770      	bx	lr
 8008c6e:	b299      	uxth	r1, r3
 8008c70:	b909      	cbnz	r1, 8008c76 <__lo0bits+0x2a>
 8008c72:	0c1b      	lsrs	r3, r3, #16
 8008c74:	2210      	movs	r2, #16
 8008c76:	b2d9      	uxtb	r1, r3
 8008c78:	b909      	cbnz	r1, 8008c7e <__lo0bits+0x32>
 8008c7a:	3208      	adds	r2, #8
 8008c7c:	0a1b      	lsrs	r3, r3, #8
 8008c7e:	0719      	lsls	r1, r3, #28
 8008c80:	bf04      	itt	eq
 8008c82:	091b      	lsreq	r3, r3, #4
 8008c84:	3204      	addeq	r2, #4
 8008c86:	0799      	lsls	r1, r3, #30
 8008c88:	bf04      	itt	eq
 8008c8a:	089b      	lsreq	r3, r3, #2
 8008c8c:	3202      	addeq	r2, #2
 8008c8e:	07d9      	lsls	r1, r3, #31
 8008c90:	d403      	bmi.n	8008c9a <__lo0bits+0x4e>
 8008c92:	085b      	lsrs	r3, r3, #1
 8008c94:	f102 0201 	add.w	r2, r2, #1
 8008c98:	d003      	beq.n	8008ca2 <__lo0bits+0x56>
 8008c9a:	6003      	str	r3, [r0, #0]
 8008c9c:	e7e5      	b.n	8008c6a <__lo0bits+0x1e>
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	e7e3      	b.n	8008c6a <__lo0bits+0x1e>
 8008ca2:	2220      	movs	r2, #32
 8008ca4:	e7e1      	b.n	8008c6a <__lo0bits+0x1e>
	...

08008ca8 <__i2b>:
 8008ca8:	b510      	push	{r4, lr}
 8008caa:	460c      	mov	r4, r1
 8008cac:	2101      	movs	r1, #1
 8008cae:	f7ff ff05 	bl	8008abc <_Balloc>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	b928      	cbnz	r0, 8008cc2 <__i2b+0x1a>
 8008cb6:	4b05      	ldr	r3, [pc, #20]	; (8008ccc <__i2b+0x24>)
 8008cb8:	4805      	ldr	r0, [pc, #20]	; (8008cd0 <__i2b+0x28>)
 8008cba:	f240 1145 	movw	r1, #325	; 0x145
 8008cbe:	f000 fca7 	bl	8009610 <__assert_func>
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	6144      	str	r4, [r0, #20]
 8008cc6:	6103      	str	r3, [r0, #16]
 8008cc8:	bd10      	pop	{r4, pc}
 8008cca:	bf00      	nop
 8008ccc:	0800a180 	.word	0x0800a180
 8008cd0:	0800a191 	.word	0x0800a191

08008cd4 <__multiply>:
 8008cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd8:	4691      	mov	r9, r2
 8008cda:	690a      	ldr	r2, [r1, #16]
 8008cdc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	bfb8      	it	lt
 8008ce4:	460b      	movlt	r3, r1
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	bfbc      	itt	lt
 8008cea:	464c      	movlt	r4, r9
 8008cec:	4699      	movlt	r9, r3
 8008cee:	6927      	ldr	r7, [r4, #16]
 8008cf0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008cf4:	68a3      	ldr	r3, [r4, #8]
 8008cf6:	6861      	ldr	r1, [r4, #4]
 8008cf8:	eb07 060a 	add.w	r6, r7, sl
 8008cfc:	42b3      	cmp	r3, r6
 8008cfe:	b085      	sub	sp, #20
 8008d00:	bfb8      	it	lt
 8008d02:	3101      	addlt	r1, #1
 8008d04:	f7ff feda 	bl	8008abc <_Balloc>
 8008d08:	b930      	cbnz	r0, 8008d18 <__multiply+0x44>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	4b44      	ldr	r3, [pc, #272]	; (8008e20 <__multiply+0x14c>)
 8008d0e:	4845      	ldr	r0, [pc, #276]	; (8008e24 <__multiply+0x150>)
 8008d10:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008d14:	f000 fc7c 	bl	8009610 <__assert_func>
 8008d18:	f100 0514 	add.w	r5, r0, #20
 8008d1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d20:	462b      	mov	r3, r5
 8008d22:	2200      	movs	r2, #0
 8008d24:	4543      	cmp	r3, r8
 8008d26:	d321      	bcc.n	8008d6c <__multiply+0x98>
 8008d28:	f104 0314 	add.w	r3, r4, #20
 8008d2c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008d30:	f109 0314 	add.w	r3, r9, #20
 8008d34:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008d38:	9202      	str	r2, [sp, #8]
 8008d3a:	1b3a      	subs	r2, r7, r4
 8008d3c:	3a15      	subs	r2, #21
 8008d3e:	f022 0203 	bic.w	r2, r2, #3
 8008d42:	3204      	adds	r2, #4
 8008d44:	f104 0115 	add.w	r1, r4, #21
 8008d48:	428f      	cmp	r7, r1
 8008d4a:	bf38      	it	cc
 8008d4c:	2204      	movcc	r2, #4
 8008d4e:	9201      	str	r2, [sp, #4]
 8008d50:	9a02      	ldr	r2, [sp, #8]
 8008d52:	9303      	str	r3, [sp, #12]
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d80c      	bhi.n	8008d72 <__multiply+0x9e>
 8008d58:	2e00      	cmp	r6, #0
 8008d5a:	dd03      	ble.n	8008d64 <__multiply+0x90>
 8008d5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d05b      	beq.n	8008e1c <__multiply+0x148>
 8008d64:	6106      	str	r6, [r0, #16]
 8008d66:	b005      	add	sp, #20
 8008d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6c:	f843 2b04 	str.w	r2, [r3], #4
 8008d70:	e7d8      	b.n	8008d24 <__multiply+0x50>
 8008d72:	f8b3 a000 	ldrh.w	sl, [r3]
 8008d76:	f1ba 0f00 	cmp.w	sl, #0
 8008d7a:	d024      	beq.n	8008dc6 <__multiply+0xf2>
 8008d7c:	f104 0e14 	add.w	lr, r4, #20
 8008d80:	46a9      	mov	r9, r5
 8008d82:	f04f 0c00 	mov.w	ip, #0
 8008d86:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008d8a:	f8d9 1000 	ldr.w	r1, [r9]
 8008d8e:	fa1f fb82 	uxth.w	fp, r2
 8008d92:	b289      	uxth	r1, r1
 8008d94:	fb0a 110b 	mla	r1, sl, fp, r1
 8008d98:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008d9c:	f8d9 2000 	ldr.w	r2, [r9]
 8008da0:	4461      	add	r1, ip
 8008da2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008da6:	fb0a c20b 	mla	r2, sl, fp, ip
 8008daa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008dae:	b289      	uxth	r1, r1
 8008db0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008db4:	4577      	cmp	r7, lr
 8008db6:	f849 1b04 	str.w	r1, [r9], #4
 8008dba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008dbe:	d8e2      	bhi.n	8008d86 <__multiply+0xb2>
 8008dc0:	9a01      	ldr	r2, [sp, #4]
 8008dc2:	f845 c002 	str.w	ip, [r5, r2]
 8008dc6:	9a03      	ldr	r2, [sp, #12]
 8008dc8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008dcc:	3304      	adds	r3, #4
 8008dce:	f1b9 0f00 	cmp.w	r9, #0
 8008dd2:	d021      	beq.n	8008e18 <__multiply+0x144>
 8008dd4:	6829      	ldr	r1, [r5, #0]
 8008dd6:	f104 0c14 	add.w	ip, r4, #20
 8008dda:	46ae      	mov	lr, r5
 8008ddc:	f04f 0a00 	mov.w	sl, #0
 8008de0:	f8bc b000 	ldrh.w	fp, [ip]
 8008de4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008de8:	fb09 220b 	mla	r2, r9, fp, r2
 8008dec:	4452      	add	r2, sl
 8008dee:	b289      	uxth	r1, r1
 8008df0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008df4:	f84e 1b04 	str.w	r1, [lr], #4
 8008df8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008dfc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e00:	f8be 1000 	ldrh.w	r1, [lr]
 8008e04:	fb09 110a 	mla	r1, r9, sl, r1
 8008e08:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008e0c:	4567      	cmp	r7, ip
 8008e0e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e12:	d8e5      	bhi.n	8008de0 <__multiply+0x10c>
 8008e14:	9a01      	ldr	r2, [sp, #4]
 8008e16:	50a9      	str	r1, [r5, r2]
 8008e18:	3504      	adds	r5, #4
 8008e1a:	e799      	b.n	8008d50 <__multiply+0x7c>
 8008e1c:	3e01      	subs	r6, #1
 8008e1e:	e79b      	b.n	8008d58 <__multiply+0x84>
 8008e20:	0800a180 	.word	0x0800a180
 8008e24:	0800a191 	.word	0x0800a191

08008e28 <__pow5mult>:
 8008e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e2c:	4615      	mov	r5, r2
 8008e2e:	f012 0203 	ands.w	r2, r2, #3
 8008e32:	4606      	mov	r6, r0
 8008e34:	460f      	mov	r7, r1
 8008e36:	d007      	beq.n	8008e48 <__pow5mult+0x20>
 8008e38:	4c25      	ldr	r4, [pc, #148]	; (8008ed0 <__pow5mult+0xa8>)
 8008e3a:	3a01      	subs	r2, #1
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e42:	f7ff fe9d 	bl	8008b80 <__multadd>
 8008e46:	4607      	mov	r7, r0
 8008e48:	10ad      	asrs	r5, r5, #2
 8008e4a:	d03d      	beq.n	8008ec8 <__pow5mult+0xa0>
 8008e4c:	69f4      	ldr	r4, [r6, #28]
 8008e4e:	b97c      	cbnz	r4, 8008e70 <__pow5mult+0x48>
 8008e50:	2010      	movs	r0, #16
 8008e52:	f7fe f83b 	bl	8006ecc <malloc>
 8008e56:	4602      	mov	r2, r0
 8008e58:	61f0      	str	r0, [r6, #28]
 8008e5a:	b928      	cbnz	r0, 8008e68 <__pow5mult+0x40>
 8008e5c:	4b1d      	ldr	r3, [pc, #116]	; (8008ed4 <__pow5mult+0xac>)
 8008e5e:	481e      	ldr	r0, [pc, #120]	; (8008ed8 <__pow5mult+0xb0>)
 8008e60:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008e64:	f000 fbd4 	bl	8009610 <__assert_func>
 8008e68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e6c:	6004      	str	r4, [r0, #0]
 8008e6e:	60c4      	str	r4, [r0, #12]
 8008e70:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008e74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e78:	b94c      	cbnz	r4, 8008e8e <__pow5mult+0x66>
 8008e7a:	f240 2171 	movw	r1, #625	; 0x271
 8008e7e:	4630      	mov	r0, r6
 8008e80:	f7ff ff12 	bl	8008ca8 <__i2b>
 8008e84:	2300      	movs	r3, #0
 8008e86:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e8a:	4604      	mov	r4, r0
 8008e8c:	6003      	str	r3, [r0, #0]
 8008e8e:	f04f 0900 	mov.w	r9, #0
 8008e92:	07eb      	lsls	r3, r5, #31
 8008e94:	d50a      	bpl.n	8008eac <__pow5mult+0x84>
 8008e96:	4639      	mov	r1, r7
 8008e98:	4622      	mov	r2, r4
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f7ff ff1a 	bl	8008cd4 <__multiply>
 8008ea0:	4639      	mov	r1, r7
 8008ea2:	4680      	mov	r8, r0
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	f7ff fe49 	bl	8008b3c <_Bfree>
 8008eaa:	4647      	mov	r7, r8
 8008eac:	106d      	asrs	r5, r5, #1
 8008eae:	d00b      	beq.n	8008ec8 <__pow5mult+0xa0>
 8008eb0:	6820      	ldr	r0, [r4, #0]
 8008eb2:	b938      	cbnz	r0, 8008ec4 <__pow5mult+0x9c>
 8008eb4:	4622      	mov	r2, r4
 8008eb6:	4621      	mov	r1, r4
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f7ff ff0b 	bl	8008cd4 <__multiply>
 8008ebe:	6020      	str	r0, [r4, #0]
 8008ec0:	f8c0 9000 	str.w	r9, [r0]
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	e7e4      	b.n	8008e92 <__pow5mult+0x6a>
 8008ec8:	4638      	mov	r0, r7
 8008eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ece:	bf00      	nop
 8008ed0:	0800a2e0 	.word	0x0800a2e0
 8008ed4:	0800a111 	.word	0x0800a111
 8008ed8:	0800a191 	.word	0x0800a191

08008edc <__lshift>:
 8008edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ee0:	460c      	mov	r4, r1
 8008ee2:	6849      	ldr	r1, [r1, #4]
 8008ee4:	6923      	ldr	r3, [r4, #16]
 8008ee6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eea:	68a3      	ldr	r3, [r4, #8]
 8008eec:	4607      	mov	r7, r0
 8008eee:	4691      	mov	r9, r2
 8008ef0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ef4:	f108 0601 	add.w	r6, r8, #1
 8008ef8:	42b3      	cmp	r3, r6
 8008efa:	db0b      	blt.n	8008f14 <__lshift+0x38>
 8008efc:	4638      	mov	r0, r7
 8008efe:	f7ff fddd 	bl	8008abc <_Balloc>
 8008f02:	4605      	mov	r5, r0
 8008f04:	b948      	cbnz	r0, 8008f1a <__lshift+0x3e>
 8008f06:	4602      	mov	r2, r0
 8008f08:	4b28      	ldr	r3, [pc, #160]	; (8008fac <__lshift+0xd0>)
 8008f0a:	4829      	ldr	r0, [pc, #164]	; (8008fb0 <__lshift+0xd4>)
 8008f0c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008f10:	f000 fb7e 	bl	8009610 <__assert_func>
 8008f14:	3101      	adds	r1, #1
 8008f16:	005b      	lsls	r3, r3, #1
 8008f18:	e7ee      	b.n	8008ef8 <__lshift+0x1c>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	f100 0114 	add.w	r1, r0, #20
 8008f20:	f100 0210 	add.w	r2, r0, #16
 8008f24:	4618      	mov	r0, r3
 8008f26:	4553      	cmp	r3, sl
 8008f28:	db33      	blt.n	8008f92 <__lshift+0xb6>
 8008f2a:	6920      	ldr	r0, [r4, #16]
 8008f2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f30:	f104 0314 	add.w	r3, r4, #20
 8008f34:	f019 091f 	ands.w	r9, r9, #31
 8008f38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f40:	d02b      	beq.n	8008f9a <__lshift+0xbe>
 8008f42:	f1c9 0e20 	rsb	lr, r9, #32
 8008f46:	468a      	mov	sl, r1
 8008f48:	2200      	movs	r2, #0
 8008f4a:	6818      	ldr	r0, [r3, #0]
 8008f4c:	fa00 f009 	lsl.w	r0, r0, r9
 8008f50:	4310      	orrs	r0, r2
 8008f52:	f84a 0b04 	str.w	r0, [sl], #4
 8008f56:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f5a:	459c      	cmp	ip, r3
 8008f5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f60:	d8f3      	bhi.n	8008f4a <__lshift+0x6e>
 8008f62:	ebac 0304 	sub.w	r3, ip, r4
 8008f66:	3b15      	subs	r3, #21
 8008f68:	f023 0303 	bic.w	r3, r3, #3
 8008f6c:	3304      	adds	r3, #4
 8008f6e:	f104 0015 	add.w	r0, r4, #21
 8008f72:	4584      	cmp	ip, r0
 8008f74:	bf38      	it	cc
 8008f76:	2304      	movcc	r3, #4
 8008f78:	50ca      	str	r2, [r1, r3]
 8008f7a:	b10a      	cbz	r2, 8008f80 <__lshift+0xa4>
 8008f7c:	f108 0602 	add.w	r6, r8, #2
 8008f80:	3e01      	subs	r6, #1
 8008f82:	4638      	mov	r0, r7
 8008f84:	612e      	str	r6, [r5, #16]
 8008f86:	4621      	mov	r1, r4
 8008f88:	f7ff fdd8 	bl	8008b3c <_Bfree>
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f92:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f96:	3301      	adds	r3, #1
 8008f98:	e7c5      	b.n	8008f26 <__lshift+0x4a>
 8008f9a:	3904      	subs	r1, #4
 8008f9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fa0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fa4:	459c      	cmp	ip, r3
 8008fa6:	d8f9      	bhi.n	8008f9c <__lshift+0xc0>
 8008fa8:	e7ea      	b.n	8008f80 <__lshift+0xa4>
 8008faa:	bf00      	nop
 8008fac:	0800a180 	.word	0x0800a180
 8008fb0:	0800a191 	.word	0x0800a191

08008fb4 <__mcmp>:
 8008fb4:	b530      	push	{r4, r5, lr}
 8008fb6:	6902      	ldr	r2, [r0, #16]
 8008fb8:	690c      	ldr	r4, [r1, #16]
 8008fba:	1b12      	subs	r2, r2, r4
 8008fbc:	d10e      	bne.n	8008fdc <__mcmp+0x28>
 8008fbe:	f100 0314 	add.w	r3, r0, #20
 8008fc2:	3114      	adds	r1, #20
 8008fc4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008fc8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008fcc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008fd0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008fd4:	42a5      	cmp	r5, r4
 8008fd6:	d003      	beq.n	8008fe0 <__mcmp+0x2c>
 8008fd8:	d305      	bcc.n	8008fe6 <__mcmp+0x32>
 8008fda:	2201      	movs	r2, #1
 8008fdc:	4610      	mov	r0, r2
 8008fde:	bd30      	pop	{r4, r5, pc}
 8008fe0:	4283      	cmp	r3, r0
 8008fe2:	d3f3      	bcc.n	8008fcc <__mcmp+0x18>
 8008fe4:	e7fa      	b.n	8008fdc <__mcmp+0x28>
 8008fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8008fea:	e7f7      	b.n	8008fdc <__mcmp+0x28>

08008fec <__mdiff>:
 8008fec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff0:	460c      	mov	r4, r1
 8008ff2:	4606      	mov	r6, r0
 8008ff4:	4611      	mov	r1, r2
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	4690      	mov	r8, r2
 8008ffa:	f7ff ffdb 	bl	8008fb4 <__mcmp>
 8008ffe:	1e05      	subs	r5, r0, #0
 8009000:	d110      	bne.n	8009024 <__mdiff+0x38>
 8009002:	4629      	mov	r1, r5
 8009004:	4630      	mov	r0, r6
 8009006:	f7ff fd59 	bl	8008abc <_Balloc>
 800900a:	b930      	cbnz	r0, 800901a <__mdiff+0x2e>
 800900c:	4b3a      	ldr	r3, [pc, #232]	; (80090f8 <__mdiff+0x10c>)
 800900e:	4602      	mov	r2, r0
 8009010:	f240 2137 	movw	r1, #567	; 0x237
 8009014:	4839      	ldr	r0, [pc, #228]	; (80090fc <__mdiff+0x110>)
 8009016:	f000 fafb 	bl	8009610 <__assert_func>
 800901a:	2301      	movs	r3, #1
 800901c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009020:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009024:	bfa4      	itt	ge
 8009026:	4643      	movge	r3, r8
 8009028:	46a0      	movge	r8, r4
 800902a:	4630      	mov	r0, r6
 800902c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009030:	bfa6      	itte	ge
 8009032:	461c      	movge	r4, r3
 8009034:	2500      	movge	r5, #0
 8009036:	2501      	movlt	r5, #1
 8009038:	f7ff fd40 	bl	8008abc <_Balloc>
 800903c:	b920      	cbnz	r0, 8009048 <__mdiff+0x5c>
 800903e:	4b2e      	ldr	r3, [pc, #184]	; (80090f8 <__mdiff+0x10c>)
 8009040:	4602      	mov	r2, r0
 8009042:	f240 2145 	movw	r1, #581	; 0x245
 8009046:	e7e5      	b.n	8009014 <__mdiff+0x28>
 8009048:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800904c:	6926      	ldr	r6, [r4, #16]
 800904e:	60c5      	str	r5, [r0, #12]
 8009050:	f104 0914 	add.w	r9, r4, #20
 8009054:	f108 0514 	add.w	r5, r8, #20
 8009058:	f100 0e14 	add.w	lr, r0, #20
 800905c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009060:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009064:	f108 0210 	add.w	r2, r8, #16
 8009068:	46f2      	mov	sl, lr
 800906a:	2100      	movs	r1, #0
 800906c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009070:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009074:	fa11 f88b 	uxtah	r8, r1, fp
 8009078:	b299      	uxth	r1, r3
 800907a:	0c1b      	lsrs	r3, r3, #16
 800907c:	eba8 0801 	sub.w	r8, r8, r1
 8009080:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009084:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009088:	fa1f f888 	uxth.w	r8, r8
 800908c:	1419      	asrs	r1, r3, #16
 800908e:	454e      	cmp	r6, r9
 8009090:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009094:	f84a 3b04 	str.w	r3, [sl], #4
 8009098:	d8e8      	bhi.n	800906c <__mdiff+0x80>
 800909a:	1b33      	subs	r3, r6, r4
 800909c:	3b15      	subs	r3, #21
 800909e:	f023 0303 	bic.w	r3, r3, #3
 80090a2:	3304      	adds	r3, #4
 80090a4:	3415      	adds	r4, #21
 80090a6:	42a6      	cmp	r6, r4
 80090a8:	bf38      	it	cc
 80090aa:	2304      	movcc	r3, #4
 80090ac:	441d      	add	r5, r3
 80090ae:	4473      	add	r3, lr
 80090b0:	469e      	mov	lr, r3
 80090b2:	462e      	mov	r6, r5
 80090b4:	4566      	cmp	r6, ip
 80090b6:	d30e      	bcc.n	80090d6 <__mdiff+0xea>
 80090b8:	f10c 0203 	add.w	r2, ip, #3
 80090bc:	1b52      	subs	r2, r2, r5
 80090be:	f022 0203 	bic.w	r2, r2, #3
 80090c2:	3d03      	subs	r5, #3
 80090c4:	45ac      	cmp	ip, r5
 80090c6:	bf38      	it	cc
 80090c8:	2200      	movcc	r2, #0
 80090ca:	4413      	add	r3, r2
 80090cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80090d0:	b17a      	cbz	r2, 80090f2 <__mdiff+0x106>
 80090d2:	6107      	str	r7, [r0, #16]
 80090d4:	e7a4      	b.n	8009020 <__mdiff+0x34>
 80090d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80090da:	fa11 f288 	uxtah	r2, r1, r8
 80090de:	1414      	asrs	r4, r2, #16
 80090e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80090e4:	b292      	uxth	r2, r2
 80090e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80090ea:	f84e 2b04 	str.w	r2, [lr], #4
 80090ee:	1421      	asrs	r1, r4, #16
 80090f0:	e7e0      	b.n	80090b4 <__mdiff+0xc8>
 80090f2:	3f01      	subs	r7, #1
 80090f4:	e7ea      	b.n	80090cc <__mdiff+0xe0>
 80090f6:	bf00      	nop
 80090f8:	0800a180 	.word	0x0800a180
 80090fc:	0800a191 	.word	0x0800a191

08009100 <__d2b>:
 8009100:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009104:	460f      	mov	r7, r1
 8009106:	2101      	movs	r1, #1
 8009108:	ec59 8b10 	vmov	r8, r9, d0
 800910c:	4616      	mov	r6, r2
 800910e:	f7ff fcd5 	bl	8008abc <_Balloc>
 8009112:	4604      	mov	r4, r0
 8009114:	b930      	cbnz	r0, 8009124 <__d2b+0x24>
 8009116:	4602      	mov	r2, r0
 8009118:	4b24      	ldr	r3, [pc, #144]	; (80091ac <__d2b+0xac>)
 800911a:	4825      	ldr	r0, [pc, #148]	; (80091b0 <__d2b+0xb0>)
 800911c:	f240 310f 	movw	r1, #783	; 0x30f
 8009120:	f000 fa76 	bl	8009610 <__assert_func>
 8009124:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009128:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800912c:	bb2d      	cbnz	r5, 800917a <__d2b+0x7a>
 800912e:	9301      	str	r3, [sp, #4]
 8009130:	f1b8 0300 	subs.w	r3, r8, #0
 8009134:	d026      	beq.n	8009184 <__d2b+0x84>
 8009136:	4668      	mov	r0, sp
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	f7ff fd87 	bl	8008c4c <__lo0bits>
 800913e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009142:	b1e8      	cbz	r0, 8009180 <__d2b+0x80>
 8009144:	f1c0 0320 	rsb	r3, r0, #32
 8009148:	fa02 f303 	lsl.w	r3, r2, r3
 800914c:	430b      	orrs	r3, r1
 800914e:	40c2      	lsrs	r2, r0
 8009150:	6163      	str	r3, [r4, #20]
 8009152:	9201      	str	r2, [sp, #4]
 8009154:	9b01      	ldr	r3, [sp, #4]
 8009156:	61a3      	str	r3, [r4, #24]
 8009158:	2b00      	cmp	r3, #0
 800915a:	bf14      	ite	ne
 800915c:	2202      	movne	r2, #2
 800915e:	2201      	moveq	r2, #1
 8009160:	6122      	str	r2, [r4, #16]
 8009162:	b1bd      	cbz	r5, 8009194 <__d2b+0x94>
 8009164:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009168:	4405      	add	r5, r0
 800916a:	603d      	str	r5, [r7, #0]
 800916c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009170:	6030      	str	r0, [r6, #0]
 8009172:	4620      	mov	r0, r4
 8009174:	b003      	add	sp, #12
 8009176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800917a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800917e:	e7d6      	b.n	800912e <__d2b+0x2e>
 8009180:	6161      	str	r1, [r4, #20]
 8009182:	e7e7      	b.n	8009154 <__d2b+0x54>
 8009184:	a801      	add	r0, sp, #4
 8009186:	f7ff fd61 	bl	8008c4c <__lo0bits>
 800918a:	9b01      	ldr	r3, [sp, #4]
 800918c:	6163      	str	r3, [r4, #20]
 800918e:	3020      	adds	r0, #32
 8009190:	2201      	movs	r2, #1
 8009192:	e7e5      	b.n	8009160 <__d2b+0x60>
 8009194:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009198:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800919c:	6038      	str	r0, [r7, #0]
 800919e:	6918      	ldr	r0, [r3, #16]
 80091a0:	f7ff fd34 	bl	8008c0c <__hi0bits>
 80091a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80091a8:	e7e2      	b.n	8009170 <__d2b+0x70>
 80091aa:	bf00      	nop
 80091ac:	0800a180 	.word	0x0800a180
 80091b0:	0800a191 	.word	0x0800a191

080091b4 <__ssputs_r>:
 80091b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091b8:	688e      	ldr	r6, [r1, #8]
 80091ba:	461f      	mov	r7, r3
 80091bc:	42be      	cmp	r6, r7
 80091be:	680b      	ldr	r3, [r1, #0]
 80091c0:	4682      	mov	sl, r0
 80091c2:	460c      	mov	r4, r1
 80091c4:	4690      	mov	r8, r2
 80091c6:	d82c      	bhi.n	8009222 <__ssputs_r+0x6e>
 80091c8:	898a      	ldrh	r2, [r1, #12]
 80091ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80091ce:	d026      	beq.n	800921e <__ssputs_r+0x6a>
 80091d0:	6965      	ldr	r5, [r4, #20]
 80091d2:	6909      	ldr	r1, [r1, #16]
 80091d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091d8:	eba3 0901 	sub.w	r9, r3, r1
 80091dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091e0:	1c7b      	adds	r3, r7, #1
 80091e2:	444b      	add	r3, r9
 80091e4:	106d      	asrs	r5, r5, #1
 80091e6:	429d      	cmp	r5, r3
 80091e8:	bf38      	it	cc
 80091ea:	461d      	movcc	r5, r3
 80091ec:	0553      	lsls	r3, r2, #21
 80091ee:	d527      	bpl.n	8009240 <__ssputs_r+0x8c>
 80091f0:	4629      	mov	r1, r5
 80091f2:	f7fd fe9b 	bl	8006f2c <_malloc_r>
 80091f6:	4606      	mov	r6, r0
 80091f8:	b360      	cbz	r0, 8009254 <__ssputs_r+0xa0>
 80091fa:	6921      	ldr	r1, [r4, #16]
 80091fc:	464a      	mov	r2, r9
 80091fe:	f000 f9f9 	bl	80095f4 <memcpy>
 8009202:	89a3      	ldrh	r3, [r4, #12]
 8009204:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800920c:	81a3      	strh	r3, [r4, #12]
 800920e:	6126      	str	r6, [r4, #16]
 8009210:	6165      	str	r5, [r4, #20]
 8009212:	444e      	add	r6, r9
 8009214:	eba5 0509 	sub.w	r5, r5, r9
 8009218:	6026      	str	r6, [r4, #0]
 800921a:	60a5      	str	r5, [r4, #8]
 800921c:	463e      	mov	r6, r7
 800921e:	42be      	cmp	r6, r7
 8009220:	d900      	bls.n	8009224 <__ssputs_r+0x70>
 8009222:	463e      	mov	r6, r7
 8009224:	6820      	ldr	r0, [r4, #0]
 8009226:	4632      	mov	r2, r6
 8009228:	4641      	mov	r1, r8
 800922a:	f000 f9c9 	bl	80095c0 <memmove>
 800922e:	68a3      	ldr	r3, [r4, #8]
 8009230:	1b9b      	subs	r3, r3, r6
 8009232:	60a3      	str	r3, [r4, #8]
 8009234:	6823      	ldr	r3, [r4, #0]
 8009236:	4433      	add	r3, r6
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	2000      	movs	r0, #0
 800923c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009240:	462a      	mov	r2, r5
 8009242:	f000 fa2b 	bl	800969c <_realloc_r>
 8009246:	4606      	mov	r6, r0
 8009248:	2800      	cmp	r0, #0
 800924a:	d1e0      	bne.n	800920e <__ssputs_r+0x5a>
 800924c:	6921      	ldr	r1, [r4, #16]
 800924e:	4650      	mov	r0, sl
 8009250:	f7ff fbe8 	bl	8008a24 <_free_r>
 8009254:	230c      	movs	r3, #12
 8009256:	f8ca 3000 	str.w	r3, [sl]
 800925a:	89a3      	ldrh	r3, [r4, #12]
 800925c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009260:	81a3      	strh	r3, [r4, #12]
 8009262:	f04f 30ff 	mov.w	r0, #4294967295
 8009266:	e7e9      	b.n	800923c <__ssputs_r+0x88>

08009268 <_svfiprintf_r>:
 8009268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	4698      	mov	r8, r3
 800926e:	898b      	ldrh	r3, [r1, #12]
 8009270:	061b      	lsls	r3, r3, #24
 8009272:	b09d      	sub	sp, #116	; 0x74
 8009274:	4607      	mov	r7, r0
 8009276:	460d      	mov	r5, r1
 8009278:	4614      	mov	r4, r2
 800927a:	d50e      	bpl.n	800929a <_svfiprintf_r+0x32>
 800927c:	690b      	ldr	r3, [r1, #16]
 800927e:	b963      	cbnz	r3, 800929a <_svfiprintf_r+0x32>
 8009280:	2140      	movs	r1, #64	; 0x40
 8009282:	f7fd fe53 	bl	8006f2c <_malloc_r>
 8009286:	6028      	str	r0, [r5, #0]
 8009288:	6128      	str	r0, [r5, #16]
 800928a:	b920      	cbnz	r0, 8009296 <_svfiprintf_r+0x2e>
 800928c:	230c      	movs	r3, #12
 800928e:	603b      	str	r3, [r7, #0]
 8009290:	f04f 30ff 	mov.w	r0, #4294967295
 8009294:	e0d0      	b.n	8009438 <_svfiprintf_r+0x1d0>
 8009296:	2340      	movs	r3, #64	; 0x40
 8009298:	616b      	str	r3, [r5, #20]
 800929a:	2300      	movs	r3, #0
 800929c:	9309      	str	r3, [sp, #36]	; 0x24
 800929e:	2320      	movs	r3, #32
 80092a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80092a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80092a8:	2330      	movs	r3, #48	; 0x30
 80092aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009450 <_svfiprintf_r+0x1e8>
 80092ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80092b2:	f04f 0901 	mov.w	r9, #1
 80092b6:	4623      	mov	r3, r4
 80092b8:	469a      	mov	sl, r3
 80092ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092be:	b10a      	cbz	r2, 80092c4 <_svfiprintf_r+0x5c>
 80092c0:	2a25      	cmp	r2, #37	; 0x25
 80092c2:	d1f9      	bne.n	80092b8 <_svfiprintf_r+0x50>
 80092c4:	ebba 0b04 	subs.w	fp, sl, r4
 80092c8:	d00b      	beq.n	80092e2 <_svfiprintf_r+0x7a>
 80092ca:	465b      	mov	r3, fp
 80092cc:	4622      	mov	r2, r4
 80092ce:	4629      	mov	r1, r5
 80092d0:	4638      	mov	r0, r7
 80092d2:	f7ff ff6f 	bl	80091b4 <__ssputs_r>
 80092d6:	3001      	adds	r0, #1
 80092d8:	f000 80a9 	beq.w	800942e <_svfiprintf_r+0x1c6>
 80092dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092de:	445a      	add	r2, fp
 80092e0:	9209      	str	r2, [sp, #36]	; 0x24
 80092e2:	f89a 3000 	ldrb.w	r3, [sl]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 80a1 	beq.w	800942e <_svfiprintf_r+0x1c6>
 80092ec:	2300      	movs	r3, #0
 80092ee:	f04f 32ff 	mov.w	r2, #4294967295
 80092f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092f6:	f10a 0a01 	add.w	sl, sl, #1
 80092fa:	9304      	str	r3, [sp, #16]
 80092fc:	9307      	str	r3, [sp, #28]
 80092fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009302:	931a      	str	r3, [sp, #104]	; 0x68
 8009304:	4654      	mov	r4, sl
 8009306:	2205      	movs	r2, #5
 8009308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800930c:	4850      	ldr	r0, [pc, #320]	; (8009450 <_svfiprintf_r+0x1e8>)
 800930e:	f7f6 ff67 	bl	80001e0 <memchr>
 8009312:	9a04      	ldr	r2, [sp, #16]
 8009314:	b9d8      	cbnz	r0, 800934e <_svfiprintf_r+0xe6>
 8009316:	06d0      	lsls	r0, r2, #27
 8009318:	bf44      	itt	mi
 800931a:	2320      	movmi	r3, #32
 800931c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009320:	0711      	lsls	r1, r2, #28
 8009322:	bf44      	itt	mi
 8009324:	232b      	movmi	r3, #43	; 0x2b
 8009326:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800932a:	f89a 3000 	ldrb.w	r3, [sl]
 800932e:	2b2a      	cmp	r3, #42	; 0x2a
 8009330:	d015      	beq.n	800935e <_svfiprintf_r+0xf6>
 8009332:	9a07      	ldr	r2, [sp, #28]
 8009334:	4654      	mov	r4, sl
 8009336:	2000      	movs	r0, #0
 8009338:	f04f 0c0a 	mov.w	ip, #10
 800933c:	4621      	mov	r1, r4
 800933e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009342:	3b30      	subs	r3, #48	; 0x30
 8009344:	2b09      	cmp	r3, #9
 8009346:	d94d      	bls.n	80093e4 <_svfiprintf_r+0x17c>
 8009348:	b1b0      	cbz	r0, 8009378 <_svfiprintf_r+0x110>
 800934a:	9207      	str	r2, [sp, #28]
 800934c:	e014      	b.n	8009378 <_svfiprintf_r+0x110>
 800934e:	eba0 0308 	sub.w	r3, r0, r8
 8009352:	fa09 f303 	lsl.w	r3, r9, r3
 8009356:	4313      	orrs	r3, r2
 8009358:	9304      	str	r3, [sp, #16]
 800935a:	46a2      	mov	sl, r4
 800935c:	e7d2      	b.n	8009304 <_svfiprintf_r+0x9c>
 800935e:	9b03      	ldr	r3, [sp, #12]
 8009360:	1d19      	adds	r1, r3, #4
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	9103      	str	r1, [sp, #12]
 8009366:	2b00      	cmp	r3, #0
 8009368:	bfbb      	ittet	lt
 800936a:	425b      	neglt	r3, r3
 800936c:	f042 0202 	orrlt.w	r2, r2, #2
 8009370:	9307      	strge	r3, [sp, #28]
 8009372:	9307      	strlt	r3, [sp, #28]
 8009374:	bfb8      	it	lt
 8009376:	9204      	strlt	r2, [sp, #16]
 8009378:	7823      	ldrb	r3, [r4, #0]
 800937a:	2b2e      	cmp	r3, #46	; 0x2e
 800937c:	d10c      	bne.n	8009398 <_svfiprintf_r+0x130>
 800937e:	7863      	ldrb	r3, [r4, #1]
 8009380:	2b2a      	cmp	r3, #42	; 0x2a
 8009382:	d134      	bne.n	80093ee <_svfiprintf_r+0x186>
 8009384:	9b03      	ldr	r3, [sp, #12]
 8009386:	1d1a      	adds	r2, r3, #4
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	9203      	str	r2, [sp, #12]
 800938c:	2b00      	cmp	r3, #0
 800938e:	bfb8      	it	lt
 8009390:	f04f 33ff 	movlt.w	r3, #4294967295
 8009394:	3402      	adds	r4, #2
 8009396:	9305      	str	r3, [sp, #20]
 8009398:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009460 <_svfiprintf_r+0x1f8>
 800939c:	7821      	ldrb	r1, [r4, #0]
 800939e:	2203      	movs	r2, #3
 80093a0:	4650      	mov	r0, sl
 80093a2:	f7f6 ff1d 	bl	80001e0 <memchr>
 80093a6:	b138      	cbz	r0, 80093b8 <_svfiprintf_r+0x150>
 80093a8:	9b04      	ldr	r3, [sp, #16]
 80093aa:	eba0 000a 	sub.w	r0, r0, sl
 80093ae:	2240      	movs	r2, #64	; 0x40
 80093b0:	4082      	lsls	r2, r0
 80093b2:	4313      	orrs	r3, r2
 80093b4:	3401      	adds	r4, #1
 80093b6:	9304      	str	r3, [sp, #16]
 80093b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093bc:	4825      	ldr	r0, [pc, #148]	; (8009454 <_svfiprintf_r+0x1ec>)
 80093be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093c2:	2206      	movs	r2, #6
 80093c4:	f7f6 ff0c 	bl	80001e0 <memchr>
 80093c8:	2800      	cmp	r0, #0
 80093ca:	d038      	beq.n	800943e <_svfiprintf_r+0x1d6>
 80093cc:	4b22      	ldr	r3, [pc, #136]	; (8009458 <_svfiprintf_r+0x1f0>)
 80093ce:	bb1b      	cbnz	r3, 8009418 <_svfiprintf_r+0x1b0>
 80093d0:	9b03      	ldr	r3, [sp, #12]
 80093d2:	3307      	adds	r3, #7
 80093d4:	f023 0307 	bic.w	r3, r3, #7
 80093d8:	3308      	adds	r3, #8
 80093da:	9303      	str	r3, [sp, #12]
 80093dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093de:	4433      	add	r3, r6
 80093e0:	9309      	str	r3, [sp, #36]	; 0x24
 80093e2:	e768      	b.n	80092b6 <_svfiprintf_r+0x4e>
 80093e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80093e8:	460c      	mov	r4, r1
 80093ea:	2001      	movs	r0, #1
 80093ec:	e7a6      	b.n	800933c <_svfiprintf_r+0xd4>
 80093ee:	2300      	movs	r3, #0
 80093f0:	3401      	adds	r4, #1
 80093f2:	9305      	str	r3, [sp, #20]
 80093f4:	4619      	mov	r1, r3
 80093f6:	f04f 0c0a 	mov.w	ip, #10
 80093fa:	4620      	mov	r0, r4
 80093fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009400:	3a30      	subs	r2, #48	; 0x30
 8009402:	2a09      	cmp	r2, #9
 8009404:	d903      	bls.n	800940e <_svfiprintf_r+0x1a6>
 8009406:	2b00      	cmp	r3, #0
 8009408:	d0c6      	beq.n	8009398 <_svfiprintf_r+0x130>
 800940a:	9105      	str	r1, [sp, #20]
 800940c:	e7c4      	b.n	8009398 <_svfiprintf_r+0x130>
 800940e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009412:	4604      	mov	r4, r0
 8009414:	2301      	movs	r3, #1
 8009416:	e7f0      	b.n	80093fa <_svfiprintf_r+0x192>
 8009418:	ab03      	add	r3, sp, #12
 800941a:	9300      	str	r3, [sp, #0]
 800941c:	462a      	mov	r2, r5
 800941e:	4b0f      	ldr	r3, [pc, #60]	; (800945c <_svfiprintf_r+0x1f4>)
 8009420:	a904      	add	r1, sp, #16
 8009422:	4638      	mov	r0, r7
 8009424:	f7fd feae 	bl	8007184 <_printf_float>
 8009428:	1c42      	adds	r2, r0, #1
 800942a:	4606      	mov	r6, r0
 800942c:	d1d6      	bne.n	80093dc <_svfiprintf_r+0x174>
 800942e:	89ab      	ldrh	r3, [r5, #12]
 8009430:	065b      	lsls	r3, r3, #25
 8009432:	f53f af2d 	bmi.w	8009290 <_svfiprintf_r+0x28>
 8009436:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009438:	b01d      	add	sp, #116	; 0x74
 800943a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943e:	ab03      	add	r3, sp, #12
 8009440:	9300      	str	r3, [sp, #0]
 8009442:	462a      	mov	r2, r5
 8009444:	4b05      	ldr	r3, [pc, #20]	; (800945c <_svfiprintf_r+0x1f4>)
 8009446:	a904      	add	r1, sp, #16
 8009448:	4638      	mov	r0, r7
 800944a:	f7fe f93f 	bl	80076cc <_printf_i>
 800944e:	e7eb      	b.n	8009428 <_svfiprintf_r+0x1c0>
 8009450:	0800a2ec 	.word	0x0800a2ec
 8009454:	0800a2f6 	.word	0x0800a2f6
 8009458:	08007185 	.word	0x08007185
 800945c:	080091b5 	.word	0x080091b5
 8009460:	0800a2f2 	.word	0x0800a2f2

08009464 <__sflush_r>:
 8009464:	898a      	ldrh	r2, [r1, #12]
 8009466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800946a:	4605      	mov	r5, r0
 800946c:	0710      	lsls	r0, r2, #28
 800946e:	460c      	mov	r4, r1
 8009470:	d458      	bmi.n	8009524 <__sflush_r+0xc0>
 8009472:	684b      	ldr	r3, [r1, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	dc05      	bgt.n	8009484 <__sflush_r+0x20>
 8009478:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800947a:	2b00      	cmp	r3, #0
 800947c:	dc02      	bgt.n	8009484 <__sflush_r+0x20>
 800947e:	2000      	movs	r0, #0
 8009480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009484:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009486:	2e00      	cmp	r6, #0
 8009488:	d0f9      	beq.n	800947e <__sflush_r+0x1a>
 800948a:	2300      	movs	r3, #0
 800948c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009490:	682f      	ldr	r7, [r5, #0]
 8009492:	6a21      	ldr	r1, [r4, #32]
 8009494:	602b      	str	r3, [r5, #0]
 8009496:	d032      	beq.n	80094fe <__sflush_r+0x9a>
 8009498:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800949a:	89a3      	ldrh	r3, [r4, #12]
 800949c:	075a      	lsls	r2, r3, #29
 800949e:	d505      	bpl.n	80094ac <__sflush_r+0x48>
 80094a0:	6863      	ldr	r3, [r4, #4]
 80094a2:	1ac0      	subs	r0, r0, r3
 80094a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094a6:	b10b      	cbz	r3, 80094ac <__sflush_r+0x48>
 80094a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80094aa:	1ac0      	subs	r0, r0, r3
 80094ac:	2300      	movs	r3, #0
 80094ae:	4602      	mov	r2, r0
 80094b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094b2:	6a21      	ldr	r1, [r4, #32]
 80094b4:	4628      	mov	r0, r5
 80094b6:	47b0      	blx	r6
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	89a3      	ldrh	r3, [r4, #12]
 80094bc:	d106      	bne.n	80094cc <__sflush_r+0x68>
 80094be:	6829      	ldr	r1, [r5, #0]
 80094c0:	291d      	cmp	r1, #29
 80094c2:	d82b      	bhi.n	800951c <__sflush_r+0xb8>
 80094c4:	4a29      	ldr	r2, [pc, #164]	; (800956c <__sflush_r+0x108>)
 80094c6:	410a      	asrs	r2, r1
 80094c8:	07d6      	lsls	r6, r2, #31
 80094ca:	d427      	bmi.n	800951c <__sflush_r+0xb8>
 80094cc:	2200      	movs	r2, #0
 80094ce:	6062      	str	r2, [r4, #4]
 80094d0:	04d9      	lsls	r1, r3, #19
 80094d2:	6922      	ldr	r2, [r4, #16]
 80094d4:	6022      	str	r2, [r4, #0]
 80094d6:	d504      	bpl.n	80094e2 <__sflush_r+0x7e>
 80094d8:	1c42      	adds	r2, r0, #1
 80094da:	d101      	bne.n	80094e0 <__sflush_r+0x7c>
 80094dc:	682b      	ldr	r3, [r5, #0]
 80094de:	b903      	cbnz	r3, 80094e2 <__sflush_r+0x7e>
 80094e0:	6560      	str	r0, [r4, #84]	; 0x54
 80094e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094e4:	602f      	str	r7, [r5, #0]
 80094e6:	2900      	cmp	r1, #0
 80094e8:	d0c9      	beq.n	800947e <__sflush_r+0x1a>
 80094ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094ee:	4299      	cmp	r1, r3
 80094f0:	d002      	beq.n	80094f8 <__sflush_r+0x94>
 80094f2:	4628      	mov	r0, r5
 80094f4:	f7ff fa96 	bl	8008a24 <_free_r>
 80094f8:	2000      	movs	r0, #0
 80094fa:	6360      	str	r0, [r4, #52]	; 0x34
 80094fc:	e7c0      	b.n	8009480 <__sflush_r+0x1c>
 80094fe:	2301      	movs	r3, #1
 8009500:	4628      	mov	r0, r5
 8009502:	47b0      	blx	r6
 8009504:	1c41      	adds	r1, r0, #1
 8009506:	d1c8      	bne.n	800949a <__sflush_r+0x36>
 8009508:	682b      	ldr	r3, [r5, #0]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d0c5      	beq.n	800949a <__sflush_r+0x36>
 800950e:	2b1d      	cmp	r3, #29
 8009510:	d001      	beq.n	8009516 <__sflush_r+0xb2>
 8009512:	2b16      	cmp	r3, #22
 8009514:	d101      	bne.n	800951a <__sflush_r+0xb6>
 8009516:	602f      	str	r7, [r5, #0]
 8009518:	e7b1      	b.n	800947e <__sflush_r+0x1a>
 800951a:	89a3      	ldrh	r3, [r4, #12]
 800951c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009520:	81a3      	strh	r3, [r4, #12]
 8009522:	e7ad      	b.n	8009480 <__sflush_r+0x1c>
 8009524:	690f      	ldr	r7, [r1, #16]
 8009526:	2f00      	cmp	r7, #0
 8009528:	d0a9      	beq.n	800947e <__sflush_r+0x1a>
 800952a:	0793      	lsls	r3, r2, #30
 800952c:	680e      	ldr	r6, [r1, #0]
 800952e:	bf08      	it	eq
 8009530:	694b      	ldreq	r3, [r1, #20]
 8009532:	600f      	str	r7, [r1, #0]
 8009534:	bf18      	it	ne
 8009536:	2300      	movne	r3, #0
 8009538:	eba6 0807 	sub.w	r8, r6, r7
 800953c:	608b      	str	r3, [r1, #8]
 800953e:	f1b8 0f00 	cmp.w	r8, #0
 8009542:	dd9c      	ble.n	800947e <__sflush_r+0x1a>
 8009544:	6a21      	ldr	r1, [r4, #32]
 8009546:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009548:	4643      	mov	r3, r8
 800954a:	463a      	mov	r2, r7
 800954c:	4628      	mov	r0, r5
 800954e:	47b0      	blx	r6
 8009550:	2800      	cmp	r0, #0
 8009552:	dc06      	bgt.n	8009562 <__sflush_r+0xfe>
 8009554:	89a3      	ldrh	r3, [r4, #12]
 8009556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800955a:	81a3      	strh	r3, [r4, #12]
 800955c:	f04f 30ff 	mov.w	r0, #4294967295
 8009560:	e78e      	b.n	8009480 <__sflush_r+0x1c>
 8009562:	4407      	add	r7, r0
 8009564:	eba8 0800 	sub.w	r8, r8, r0
 8009568:	e7e9      	b.n	800953e <__sflush_r+0xda>
 800956a:	bf00      	nop
 800956c:	dfbffffe 	.word	0xdfbffffe

08009570 <_fflush_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	690b      	ldr	r3, [r1, #16]
 8009574:	4605      	mov	r5, r0
 8009576:	460c      	mov	r4, r1
 8009578:	b913      	cbnz	r3, 8009580 <_fflush_r+0x10>
 800957a:	2500      	movs	r5, #0
 800957c:	4628      	mov	r0, r5
 800957e:	bd38      	pop	{r3, r4, r5, pc}
 8009580:	b118      	cbz	r0, 800958a <_fflush_r+0x1a>
 8009582:	6a03      	ldr	r3, [r0, #32]
 8009584:	b90b      	cbnz	r3, 800958a <_fflush_r+0x1a>
 8009586:	f7fe fa4f 	bl	8007a28 <__sinit>
 800958a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d0f3      	beq.n	800957a <_fflush_r+0xa>
 8009592:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009594:	07d0      	lsls	r0, r2, #31
 8009596:	d404      	bmi.n	80095a2 <_fflush_r+0x32>
 8009598:	0599      	lsls	r1, r3, #22
 800959a:	d402      	bmi.n	80095a2 <_fflush_r+0x32>
 800959c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800959e:	f7fe fbc2 	bl	8007d26 <__retarget_lock_acquire_recursive>
 80095a2:	4628      	mov	r0, r5
 80095a4:	4621      	mov	r1, r4
 80095a6:	f7ff ff5d 	bl	8009464 <__sflush_r>
 80095aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095ac:	07da      	lsls	r2, r3, #31
 80095ae:	4605      	mov	r5, r0
 80095b0:	d4e4      	bmi.n	800957c <_fflush_r+0xc>
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	059b      	lsls	r3, r3, #22
 80095b6:	d4e1      	bmi.n	800957c <_fflush_r+0xc>
 80095b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095ba:	f7fe fbb5 	bl	8007d28 <__retarget_lock_release_recursive>
 80095be:	e7dd      	b.n	800957c <_fflush_r+0xc>

080095c0 <memmove>:
 80095c0:	4288      	cmp	r0, r1
 80095c2:	b510      	push	{r4, lr}
 80095c4:	eb01 0402 	add.w	r4, r1, r2
 80095c8:	d902      	bls.n	80095d0 <memmove+0x10>
 80095ca:	4284      	cmp	r4, r0
 80095cc:	4623      	mov	r3, r4
 80095ce:	d807      	bhi.n	80095e0 <memmove+0x20>
 80095d0:	1e43      	subs	r3, r0, #1
 80095d2:	42a1      	cmp	r1, r4
 80095d4:	d008      	beq.n	80095e8 <memmove+0x28>
 80095d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095de:	e7f8      	b.n	80095d2 <memmove+0x12>
 80095e0:	4402      	add	r2, r0
 80095e2:	4601      	mov	r1, r0
 80095e4:	428a      	cmp	r2, r1
 80095e6:	d100      	bne.n	80095ea <memmove+0x2a>
 80095e8:	bd10      	pop	{r4, pc}
 80095ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095f2:	e7f7      	b.n	80095e4 <memmove+0x24>

080095f4 <memcpy>:
 80095f4:	440a      	add	r2, r1
 80095f6:	4291      	cmp	r1, r2
 80095f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80095fc:	d100      	bne.n	8009600 <memcpy+0xc>
 80095fe:	4770      	bx	lr
 8009600:	b510      	push	{r4, lr}
 8009602:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009606:	f803 4f01 	strb.w	r4, [r3, #1]!
 800960a:	4291      	cmp	r1, r2
 800960c:	d1f9      	bne.n	8009602 <memcpy+0xe>
 800960e:	bd10      	pop	{r4, pc}

08009610 <__assert_func>:
 8009610:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009612:	4614      	mov	r4, r2
 8009614:	461a      	mov	r2, r3
 8009616:	4b09      	ldr	r3, [pc, #36]	; (800963c <__assert_func+0x2c>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4605      	mov	r5, r0
 800961c:	68d8      	ldr	r0, [r3, #12]
 800961e:	b14c      	cbz	r4, 8009634 <__assert_func+0x24>
 8009620:	4b07      	ldr	r3, [pc, #28]	; (8009640 <__assert_func+0x30>)
 8009622:	9100      	str	r1, [sp, #0]
 8009624:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009628:	4906      	ldr	r1, [pc, #24]	; (8009644 <__assert_func+0x34>)
 800962a:	462b      	mov	r3, r5
 800962c:	f000 f872 	bl	8009714 <fiprintf>
 8009630:	f7fd fc44 	bl	8006ebc <abort>
 8009634:	4b04      	ldr	r3, [pc, #16]	; (8009648 <__assert_func+0x38>)
 8009636:	461c      	mov	r4, r3
 8009638:	e7f3      	b.n	8009622 <__assert_func+0x12>
 800963a:	bf00      	nop
 800963c:	20000068 	.word	0x20000068
 8009640:	0800a307 	.word	0x0800a307
 8009644:	0800a314 	.word	0x0800a314
 8009648:	0800a342 	.word	0x0800a342

0800964c <_calloc_r>:
 800964c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800964e:	fba1 2402 	umull	r2, r4, r1, r2
 8009652:	b94c      	cbnz	r4, 8009668 <_calloc_r+0x1c>
 8009654:	4611      	mov	r1, r2
 8009656:	9201      	str	r2, [sp, #4]
 8009658:	f7fd fc68 	bl	8006f2c <_malloc_r>
 800965c:	9a01      	ldr	r2, [sp, #4]
 800965e:	4605      	mov	r5, r0
 8009660:	b930      	cbnz	r0, 8009670 <_calloc_r+0x24>
 8009662:	4628      	mov	r0, r5
 8009664:	b003      	add	sp, #12
 8009666:	bd30      	pop	{r4, r5, pc}
 8009668:	220c      	movs	r2, #12
 800966a:	6002      	str	r2, [r0, #0]
 800966c:	2500      	movs	r5, #0
 800966e:	e7f8      	b.n	8009662 <_calloc_r+0x16>
 8009670:	4621      	mov	r1, r4
 8009672:	f7fe fa86 	bl	8007b82 <memset>
 8009676:	e7f4      	b.n	8009662 <_calloc_r+0x16>

08009678 <__ascii_mbtowc>:
 8009678:	b082      	sub	sp, #8
 800967a:	b901      	cbnz	r1, 800967e <__ascii_mbtowc+0x6>
 800967c:	a901      	add	r1, sp, #4
 800967e:	b142      	cbz	r2, 8009692 <__ascii_mbtowc+0x1a>
 8009680:	b14b      	cbz	r3, 8009696 <__ascii_mbtowc+0x1e>
 8009682:	7813      	ldrb	r3, [r2, #0]
 8009684:	600b      	str	r3, [r1, #0]
 8009686:	7812      	ldrb	r2, [r2, #0]
 8009688:	1e10      	subs	r0, r2, #0
 800968a:	bf18      	it	ne
 800968c:	2001      	movne	r0, #1
 800968e:	b002      	add	sp, #8
 8009690:	4770      	bx	lr
 8009692:	4610      	mov	r0, r2
 8009694:	e7fb      	b.n	800968e <__ascii_mbtowc+0x16>
 8009696:	f06f 0001 	mvn.w	r0, #1
 800969a:	e7f8      	b.n	800968e <__ascii_mbtowc+0x16>

0800969c <_realloc_r>:
 800969c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a0:	4680      	mov	r8, r0
 80096a2:	4614      	mov	r4, r2
 80096a4:	460e      	mov	r6, r1
 80096a6:	b921      	cbnz	r1, 80096b2 <_realloc_r+0x16>
 80096a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096ac:	4611      	mov	r1, r2
 80096ae:	f7fd bc3d 	b.w	8006f2c <_malloc_r>
 80096b2:	b92a      	cbnz	r2, 80096c0 <_realloc_r+0x24>
 80096b4:	f7ff f9b6 	bl	8008a24 <_free_r>
 80096b8:	4625      	mov	r5, r4
 80096ba:	4628      	mov	r0, r5
 80096bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096c0:	f000 f83a 	bl	8009738 <_malloc_usable_size_r>
 80096c4:	4284      	cmp	r4, r0
 80096c6:	4607      	mov	r7, r0
 80096c8:	d802      	bhi.n	80096d0 <_realloc_r+0x34>
 80096ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80096ce:	d812      	bhi.n	80096f6 <_realloc_r+0x5a>
 80096d0:	4621      	mov	r1, r4
 80096d2:	4640      	mov	r0, r8
 80096d4:	f7fd fc2a 	bl	8006f2c <_malloc_r>
 80096d8:	4605      	mov	r5, r0
 80096da:	2800      	cmp	r0, #0
 80096dc:	d0ed      	beq.n	80096ba <_realloc_r+0x1e>
 80096de:	42bc      	cmp	r4, r7
 80096e0:	4622      	mov	r2, r4
 80096e2:	4631      	mov	r1, r6
 80096e4:	bf28      	it	cs
 80096e6:	463a      	movcs	r2, r7
 80096e8:	f7ff ff84 	bl	80095f4 <memcpy>
 80096ec:	4631      	mov	r1, r6
 80096ee:	4640      	mov	r0, r8
 80096f0:	f7ff f998 	bl	8008a24 <_free_r>
 80096f4:	e7e1      	b.n	80096ba <_realloc_r+0x1e>
 80096f6:	4635      	mov	r5, r6
 80096f8:	e7df      	b.n	80096ba <_realloc_r+0x1e>

080096fa <__ascii_wctomb>:
 80096fa:	b149      	cbz	r1, 8009710 <__ascii_wctomb+0x16>
 80096fc:	2aff      	cmp	r2, #255	; 0xff
 80096fe:	bf85      	ittet	hi
 8009700:	238a      	movhi	r3, #138	; 0x8a
 8009702:	6003      	strhi	r3, [r0, #0]
 8009704:	700a      	strbls	r2, [r1, #0]
 8009706:	f04f 30ff 	movhi.w	r0, #4294967295
 800970a:	bf98      	it	ls
 800970c:	2001      	movls	r0, #1
 800970e:	4770      	bx	lr
 8009710:	4608      	mov	r0, r1
 8009712:	4770      	bx	lr

08009714 <fiprintf>:
 8009714:	b40e      	push	{r1, r2, r3}
 8009716:	b503      	push	{r0, r1, lr}
 8009718:	4601      	mov	r1, r0
 800971a:	ab03      	add	r3, sp, #12
 800971c:	4805      	ldr	r0, [pc, #20]	; (8009734 <fiprintf+0x20>)
 800971e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009722:	6800      	ldr	r0, [r0, #0]
 8009724:	9301      	str	r3, [sp, #4]
 8009726:	f000 f839 	bl	800979c <_vfiprintf_r>
 800972a:	b002      	add	sp, #8
 800972c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009730:	b003      	add	sp, #12
 8009732:	4770      	bx	lr
 8009734:	20000068 	.word	0x20000068

08009738 <_malloc_usable_size_r>:
 8009738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800973c:	1f18      	subs	r0, r3, #4
 800973e:	2b00      	cmp	r3, #0
 8009740:	bfbc      	itt	lt
 8009742:	580b      	ldrlt	r3, [r1, r0]
 8009744:	18c0      	addlt	r0, r0, r3
 8009746:	4770      	bx	lr

08009748 <__sfputc_r>:
 8009748:	6893      	ldr	r3, [r2, #8]
 800974a:	3b01      	subs	r3, #1
 800974c:	2b00      	cmp	r3, #0
 800974e:	b410      	push	{r4}
 8009750:	6093      	str	r3, [r2, #8]
 8009752:	da08      	bge.n	8009766 <__sfputc_r+0x1e>
 8009754:	6994      	ldr	r4, [r2, #24]
 8009756:	42a3      	cmp	r3, r4
 8009758:	db01      	blt.n	800975e <__sfputc_r+0x16>
 800975a:	290a      	cmp	r1, #10
 800975c:	d103      	bne.n	8009766 <__sfputc_r+0x1e>
 800975e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009762:	f000 b935 	b.w	80099d0 <__swbuf_r>
 8009766:	6813      	ldr	r3, [r2, #0]
 8009768:	1c58      	adds	r0, r3, #1
 800976a:	6010      	str	r0, [r2, #0]
 800976c:	7019      	strb	r1, [r3, #0]
 800976e:	4608      	mov	r0, r1
 8009770:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009774:	4770      	bx	lr

08009776 <__sfputs_r>:
 8009776:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009778:	4606      	mov	r6, r0
 800977a:	460f      	mov	r7, r1
 800977c:	4614      	mov	r4, r2
 800977e:	18d5      	adds	r5, r2, r3
 8009780:	42ac      	cmp	r4, r5
 8009782:	d101      	bne.n	8009788 <__sfputs_r+0x12>
 8009784:	2000      	movs	r0, #0
 8009786:	e007      	b.n	8009798 <__sfputs_r+0x22>
 8009788:	f814 1b01 	ldrb.w	r1, [r4], #1
 800978c:	463a      	mov	r2, r7
 800978e:	4630      	mov	r0, r6
 8009790:	f7ff ffda 	bl	8009748 <__sfputc_r>
 8009794:	1c43      	adds	r3, r0, #1
 8009796:	d1f3      	bne.n	8009780 <__sfputs_r+0xa>
 8009798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800979c <_vfiprintf_r>:
 800979c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a0:	460d      	mov	r5, r1
 80097a2:	b09d      	sub	sp, #116	; 0x74
 80097a4:	4614      	mov	r4, r2
 80097a6:	4698      	mov	r8, r3
 80097a8:	4606      	mov	r6, r0
 80097aa:	b118      	cbz	r0, 80097b4 <_vfiprintf_r+0x18>
 80097ac:	6a03      	ldr	r3, [r0, #32]
 80097ae:	b90b      	cbnz	r3, 80097b4 <_vfiprintf_r+0x18>
 80097b0:	f7fe f93a 	bl	8007a28 <__sinit>
 80097b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097b6:	07d9      	lsls	r1, r3, #31
 80097b8:	d405      	bmi.n	80097c6 <_vfiprintf_r+0x2a>
 80097ba:	89ab      	ldrh	r3, [r5, #12]
 80097bc:	059a      	lsls	r2, r3, #22
 80097be:	d402      	bmi.n	80097c6 <_vfiprintf_r+0x2a>
 80097c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097c2:	f7fe fab0 	bl	8007d26 <__retarget_lock_acquire_recursive>
 80097c6:	89ab      	ldrh	r3, [r5, #12]
 80097c8:	071b      	lsls	r3, r3, #28
 80097ca:	d501      	bpl.n	80097d0 <_vfiprintf_r+0x34>
 80097cc:	692b      	ldr	r3, [r5, #16]
 80097ce:	b99b      	cbnz	r3, 80097f8 <_vfiprintf_r+0x5c>
 80097d0:	4629      	mov	r1, r5
 80097d2:	4630      	mov	r0, r6
 80097d4:	f000 f93a 	bl	8009a4c <__swsetup_r>
 80097d8:	b170      	cbz	r0, 80097f8 <_vfiprintf_r+0x5c>
 80097da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097dc:	07dc      	lsls	r4, r3, #31
 80097de:	d504      	bpl.n	80097ea <_vfiprintf_r+0x4e>
 80097e0:	f04f 30ff 	mov.w	r0, #4294967295
 80097e4:	b01d      	add	sp, #116	; 0x74
 80097e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ea:	89ab      	ldrh	r3, [r5, #12]
 80097ec:	0598      	lsls	r0, r3, #22
 80097ee:	d4f7      	bmi.n	80097e0 <_vfiprintf_r+0x44>
 80097f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097f2:	f7fe fa99 	bl	8007d28 <__retarget_lock_release_recursive>
 80097f6:	e7f3      	b.n	80097e0 <_vfiprintf_r+0x44>
 80097f8:	2300      	movs	r3, #0
 80097fa:	9309      	str	r3, [sp, #36]	; 0x24
 80097fc:	2320      	movs	r3, #32
 80097fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009802:	f8cd 800c 	str.w	r8, [sp, #12]
 8009806:	2330      	movs	r3, #48	; 0x30
 8009808:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80099bc <_vfiprintf_r+0x220>
 800980c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009810:	f04f 0901 	mov.w	r9, #1
 8009814:	4623      	mov	r3, r4
 8009816:	469a      	mov	sl, r3
 8009818:	f813 2b01 	ldrb.w	r2, [r3], #1
 800981c:	b10a      	cbz	r2, 8009822 <_vfiprintf_r+0x86>
 800981e:	2a25      	cmp	r2, #37	; 0x25
 8009820:	d1f9      	bne.n	8009816 <_vfiprintf_r+0x7a>
 8009822:	ebba 0b04 	subs.w	fp, sl, r4
 8009826:	d00b      	beq.n	8009840 <_vfiprintf_r+0xa4>
 8009828:	465b      	mov	r3, fp
 800982a:	4622      	mov	r2, r4
 800982c:	4629      	mov	r1, r5
 800982e:	4630      	mov	r0, r6
 8009830:	f7ff ffa1 	bl	8009776 <__sfputs_r>
 8009834:	3001      	adds	r0, #1
 8009836:	f000 80a9 	beq.w	800998c <_vfiprintf_r+0x1f0>
 800983a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800983c:	445a      	add	r2, fp
 800983e:	9209      	str	r2, [sp, #36]	; 0x24
 8009840:	f89a 3000 	ldrb.w	r3, [sl]
 8009844:	2b00      	cmp	r3, #0
 8009846:	f000 80a1 	beq.w	800998c <_vfiprintf_r+0x1f0>
 800984a:	2300      	movs	r3, #0
 800984c:	f04f 32ff 	mov.w	r2, #4294967295
 8009850:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009854:	f10a 0a01 	add.w	sl, sl, #1
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	9307      	str	r3, [sp, #28]
 800985c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009860:	931a      	str	r3, [sp, #104]	; 0x68
 8009862:	4654      	mov	r4, sl
 8009864:	2205      	movs	r2, #5
 8009866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800986a:	4854      	ldr	r0, [pc, #336]	; (80099bc <_vfiprintf_r+0x220>)
 800986c:	f7f6 fcb8 	bl	80001e0 <memchr>
 8009870:	9a04      	ldr	r2, [sp, #16]
 8009872:	b9d8      	cbnz	r0, 80098ac <_vfiprintf_r+0x110>
 8009874:	06d1      	lsls	r1, r2, #27
 8009876:	bf44      	itt	mi
 8009878:	2320      	movmi	r3, #32
 800987a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800987e:	0713      	lsls	r3, r2, #28
 8009880:	bf44      	itt	mi
 8009882:	232b      	movmi	r3, #43	; 0x2b
 8009884:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009888:	f89a 3000 	ldrb.w	r3, [sl]
 800988c:	2b2a      	cmp	r3, #42	; 0x2a
 800988e:	d015      	beq.n	80098bc <_vfiprintf_r+0x120>
 8009890:	9a07      	ldr	r2, [sp, #28]
 8009892:	4654      	mov	r4, sl
 8009894:	2000      	movs	r0, #0
 8009896:	f04f 0c0a 	mov.w	ip, #10
 800989a:	4621      	mov	r1, r4
 800989c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098a0:	3b30      	subs	r3, #48	; 0x30
 80098a2:	2b09      	cmp	r3, #9
 80098a4:	d94d      	bls.n	8009942 <_vfiprintf_r+0x1a6>
 80098a6:	b1b0      	cbz	r0, 80098d6 <_vfiprintf_r+0x13a>
 80098a8:	9207      	str	r2, [sp, #28]
 80098aa:	e014      	b.n	80098d6 <_vfiprintf_r+0x13a>
 80098ac:	eba0 0308 	sub.w	r3, r0, r8
 80098b0:	fa09 f303 	lsl.w	r3, r9, r3
 80098b4:	4313      	orrs	r3, r2
 80098b6:	9304      	str	r3, [sp, #16]
 80098b8:	46a2      	mov	sl, r4
 80098ba:	e7d2      	b.n	8009862 <_vfiprintf_r+0xc6>
 80098bc:	9b03      	ldr	r3, [sp, #12]
 80098be:	1d19      	adds	r1, r3, #4
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	9103      	str	r1, [sp, #12]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	bfbb      	ittet	lt
 80098c8:	425b      	neglt	r3, r3
 80098ca:	f042 0202 	orrlt.w	r2, r2, #2
 80098ce:	9307      	strge	r3, [sp, #28]
 80098d0:	9307      	strlt	r3, [sp, #28]
 80098d2:	bfb8      	it	lt
 80098d4:	9204      	strlt	r2, [sp, #16]
 80098d6:	7823      	ldrb	r3, [r4, #0]
 80098d8:	2b2e      	cmp	r3, #46	; 0x2e
 80098da:	d10c      	bne.n	80098f6 <_vfiprintf_r+0x15a>
 80098dc:	7863      	ldrb	r3, [r4, #1]
 80098de:	2b2a      	cmp	r3, #42	; 0x2a
 80098e0:	d134      	bne.n	800994c <_vfiprintf_r+0x1b0>
 80098e2:	9b03      	ldr	r3, [sp, #12]
 80098e4:	1d1a      	adds	r2, r3, #4
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	9203      	str	r2, [sp, #12]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	bfb8      	it	lt
 80098ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80098f2:	3402      	adds	r4, #2
 80098f4:	9305      	str	r3, [sp, #20]
 80098f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80099cc <_vfiprintf_r+0x230>
 80098fa:	7821      	ldrb	r1, [r4, #0]
 80098fc:	2203      	movs	r2, #3
 80098fe:	4650      	mov	r0, sl
 8009900:	f7f6 fc6e 	bl	80001e0 <memchr>
 8009904:	b138      	cbz	r0, 8009916 <_vfiprintf_r+0x17a>
 8009906:	9b04      	ldr	r3, [sp, #16]
 8009908:	eba0 000a 	sub.w	r0, r0, sl
 800990c:	2240      	movs	r2, #64	; 0x40
 800990e:	4082      	lsls	r2, r0
 8009910:	4313      	orrs	r3, r2
 8009912:	3401      	adds	r4, #1
 8009914:	9304      	str	r3, [sp, #16]
 8009916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800991a:	4829      	ldr	r0, [pc, #164]	; (80099c0 <_vfiprintf_r+0x224>)
 800991c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009920:	2206      	movs	r2, #6
 8009922:	f7f6 fc5d 	bl	80001e0 <memchr>
 8009926:	2800      	cmp	r0, #0
 8009928:	d03f      	beq.n	80099aa <_vfiprintf_r+0x20e>
 800992a:	4b26      	ldr	r3, [pc, #152]	; (80099c4 <_vfiprintf_r+0x228>)
 800992c:	bb1b      	cbnz	r3, 8009976 <_vfiprintf_r+0x1da>
 800992e:	9b03      	ldr	r3, [sp, #12]
 8009930:	3307      	adds	r3, #7
 8009932:	f023 0307 	bic.w	r3, r3, #7
 8009936:	3308      	adds	r3, #8
 8009938:	9303      	str	r3, [sp, #12]
 800993a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800993c:	443b      	add	r3, r7
 800993e:	9309      	str	r3, [sp, #36]	; 0x24
 8009940:	e768      	b.n	8009814 <_vfiprintf_r+0x78>
 8009942:	fb0c 3202 	mla	r2, ip, r2, r3
 8009946:	460c      	mov	r4, r1
 8009948:	2001      	movs	r0, #1
 800994a:	e7a6      	b.n	800989a <_vfiprintf_r+0xfe>
 800994c:	2300      	movs	r3, #0
 800994e:	3401      	adds	r4, #1
 8009950:	9305      	str	r3, [sp, #20]
 8009952:	4619      	mov	r1, r3
 8009954:	f04f 0c0a 	mov.w	ip, #10
 8009958:	4620      	mov	r0, r4
 800995a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800995e:	3a30      	subs	r2, #48	; 0x30
 8009960:	2a09      	cmp	r2, #9
 8009962:	d903      	bls.n	800996c <_vfiprintf_r+0x1d0>
 8009964:	2b00      	cmp	r3, #0
 8009966:	d0c6      	beq.n	80098f6 <_vfiprintf_r+0x15a>
 8009968:	9105      	str	r1, [sp, #20]
 800996a:	e7c4      	b.n	80098f6 <_vfiprintf_r+0x15a>
 800996c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009970:	4604      	mov	r4, r0
 8009972:	2301      	movs	r3, #1
 8009974:	e7f0      	b.n	8009958 <_vfiprintf_r+0x1bc>
 8009976:	ab03      	add	r3, sp, #12
 8009978:	9300      	str	r3, [sp, #0]
 800997a:	462a      	mov	r2, r5
 800997c:	4b12      	ldr	r3, [pc, #72]	; (80099c8 <_vfiprintf_r+0x22c>)
 800997e:	a904      	add	r1, sp, #16
 8009980:	4630      	mov	r0, r6
 8009982:	f7fd fbff 	bl	8007184 <_printf_float>
 8009986:	4607      	mov	r7, r0
 8009988:	1c78      	adds	r0, r7, #1
 800998a:	d1d6      	bne.n	800993a <_vfiprintf_r+0x19e>
 800998c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800998e:	07d9      	lsls	r1, r3, #31
 8009990:	d405      	bmi.n	800999e <_vfiprintf_r+0x202>
 8009992:	89ab      	ldrh	r3, [r5, #12]
 8009994:	059a      	lsls	r2, r3, #22
 8009996:	d402      	bmi.n	800999e <_vfiprintf_r+0x202>
 8009998:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800999a:	f7fe f9c5 	bl	8007d28 <__retarget_lock_release_recursive>
 800999e:	89ab      	ldrh	r3, [r5, #12]
 80099a0:	065b      	lsls	r3, r3, #25
 80099a2:	f53f af1d 	bmi.w	80097e0 <_vfiprintf_r+0x44>
 80099a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099a8:	e71c      	b.n	80097e4 <_vfiprintf_r+0x48>
 80099aa:	ab03      	add	r3, sp, #12
 80099ac:	9300      	str	r3, [sp, #0]
 80099ae:	462a      	mov	r2, r5
 80099b0:	4b05      	ldr	r3, [pc, #20]	; (80099c8 <_vfiprintf_r+0x22c>)
 80099b2:	a904      	add	r1, sp, #16
 80099b4:	4630      	mov	r0, r6
 80099b6:	f7fd fe89 	bl	80076cc <_printf_i>
 80099ba:	e7e4      	b.n	8009986 <_vfiprintf_r+0x1ea>
 80099bc:	0800a2ec 	.word	0x0800a2ec
 80099c0:	0800a2f6 	.word	0x0800a2f6
 80099c4:	08007185 	.word	0x08007185
 80099c8:	08009777 	.word	0x08009777
 80099cc:	0800a2f2 	.word	0x0800a2f2

080099d0 <__swbuf_r>:
 80099d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099d2:	460e      	mov	r6, r1
 80099d4:	4614      	mov	r4, r2
 80099d6:	4605      	mov	r5, r0
 80099d8:	b118      	cbz	r0, 80099e2 <__swbuf_r+0x12>
 80099da:	6a03      	ldr	r3, [r0, #32]
 80099dc:	b90b      	cbnz	r3, 80099e2 <__swbuf_r+0x12>
 80099de:	f7fe f823 	bl	8007a28 <__sinit>
 80099e2:	69a3      	ldr	r3, [r4, #24]
 80099e4:	60a3      	str	r3, [r4, #8]
 80099e6:	89a3      	ldrh	r3, [r4, #12]
 80099e8:	071a      	lsls	r2, r3, #28
 80099ea:	d525      	bpl.n	8009a38 <__swbuf_r+0x68>
 80099ec:	6923      	ldr	r3, [r4, #16]
 80099ee:	b31b      	cbz	r3, 8009a38 <__swbuf_r+0x68>
 80099f0:	6823      	ldr	r3, [r4, #0]
 80099f2:	6922      	ldr	r2, [r4, #16]
 80099f4:	1a98      	subs	r0, r3, r2
 80099f6:	6963      	ldr	r3, [r4, #20]
 80099f8:	b2f6      	uxtb	r6, r6
 80099fa:	4283      	cmp	r3, r0
 80099fc:	4637      	mov	r7, r6
 80099fe:	dc04      	bgt.n	8009a0a <__swbuf_r+0x3a>
 8009a00:	4621      	mov	r1, r4
 8009a02:	4628      	mov	r0, r5
 8009a04:	f7ff fdb4 	bl	8009570 <_fflush_r>
 8009a08:	b9e0      	cbnz	r0, 8009a44 <__swbuf_r+0x74>
 8009a0a:	68a3      	ldr	r3, [r4, #8]
 8009a0c:	3b01      	subs	r3, #1
 8009a0e:	60a3      	str	r3, [r4, #8]
 8009a10:	6823      	ldr	r3, [r4, #0]
 8009a12:	1c5a      	adds	r2, r3, #1
 8009a14:	6022      	str	r2, [r4, #0]
 8009a16:	701e      	strb	r6, [r3, #0]
 8009a18:	6962      	ldr	r2, [r4, #20]
 8009a1a:	1c43      	adds	r3, r0, #1
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d004      	beq.n	8009a2a <__swbuf_r+0x5a>
 8009a20:	89a3      	ldrh	r3, [r4, #12]
 8009a22:	07db      	lsls	r3, r3, #31
 8009a24:	d506      	bpl.n	8009a34 <__swbuf_r+0x64>
 8009a26:	2e0a      	cmp	r6, #10
 8009a28:	d104      	bne.n	8009a34 <__swbuf_r+0x64>
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	f7ff fd9f 	bl	8009570 <_fflush_r>
 8009a32:	b938      	cbnz	r0, 8009a44 <__swbuf_r+0x74>
 8009a34:	4638      	mov	r0, r7
 8009a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a38:	4621      	mov	r1, r4
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	f000 f806 	bl	8009a4c <__swsetup_r>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	d0d5      	beq.n	80099f0 <__swbuf_r+0x20>
 8009a44:	f04f 37ff 	mov.w	r7, #4294967295
 8009a48:	e7f4      	b.n	8009a34 <__swbuf_r+0x64>
	...

08009a4c <__swsetup_r>:
 8009a4c:	b538      	push	{r3, r4, r5, lr}
 8009a4e:	4b2a      	ldr	r3, [pc, #168]	; (8009af8 <__swsetup_r+0xac>)
 8009a50:	4605      	mov	r5, r0
 8009a52:	6818      	ldr	r0, [r3, #0]
 8009a54:	460c      	mov	r4, r1
 8009a56:	b118      	cbz	r0, 8009a60 <__swsetup_r+0x14>
 8009a58:	6a03      	ldr	r3, [r0, #32]
 8009a5a:	b90b      	cbnz	r3, 8009a60 <__swsetup_r+0x14>
 8009a5c:	f7fd ffe4 	bl	8007a28 <__sinit>
 8009a60:	89a3      	ldrh	r3, [r4, #12]
 8009a62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a66:	0718      	lsls	r0, r3, #28
 8009a68:	d422      	bmi.n	8009ab0 <__swsetup_r+0x64>
 8009a6a:	06d9      	lsls	r1, r3, #27
 8009a6c:	d407      	bmi.n	8009a7e <__swsetup_r+0x32>
 8009a6e:	2309      	movs	r3, #9
 8009a70:	602b      	str	r3, [r5, #0]
 8009a72:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7c:	e034      	b.n	8009ae8 <__swsetup_r+0x9c>
 8009a7e:	0758      	lsls	r0, r3, #29
 8009a80:	d512      	bpl.n	8009aa8 <__swsetup_r+0x5c>
 8009a82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a84:	b141      	cbz	r1, 8009a98 <__swsetup_r+0x4c>
 8009a86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a8a:	4299      	cmp	r1, r3
 8009a8c:	d002      	beq.n	8009a94 <__swsetup_r+0x48>
 8009a8e:	4628      	mov	r0, r5
 8009a90:	f7fe ffc8 	bl	8008a24 <_free_r>
 8009a94:	2300      	movs	r3, #0
 8009a96:	6363      	str	r3, [r4, #52]	; 0x34
 8009a98:	89a3      	ldrh	r3, [r4, #12]
 8009a9a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	6063      	str	r3, [r4, #4]
 8009aa4:	6923      	ldr	r3, [r4, #16]
 8009aa6:	6023      	str	r3, [r4, #0]
 8009aa8:	89a3      	ldrh	r3, [r4, #12]
 8009aaa:	f043 0308 	orr.w	r3, r3, #8
 8009aae:	81a3      	strh	r3, [r4, #12]
 8009ab0:	6923      	ldr	r3, [r4, #16]
 8009ab2:	b94b      	cbnz	r3, 8009ac8 <__swsetup_r+0x7c>
 8009ab4:	89a3      	ldrh	r3, [r4, #12]
 8009ab6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009aba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009abe:	d003      	beq.n	8009ac8 <__swsetup_r+0x7c>
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	f000 f840 	bl	8009b48 <__smakebuf_r>
 8009ac8:	89a0      	ldrh	r0, [r4, #12]
 8009aca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ace:	f010 0301 	ands.w	r3, r0, #1
 8009ad2:	d00a      	beq.n	8009aea <__swsetup_r+0x9e>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	60a3      	str	r3, [r4, #8]
 8009ad8:	6963      	ldr	r3, [r4, #20]
 8009ada:	425b      	negs	r3, r3
 8009adc:	61a3      	str	r3, [r4, #24]
 8009ade:	6923      	ldr	r3, [r4, #16]
 8009ae0:	b943      	cbnz	r3, 8009af4 <__swsetup_r+0xa8>
 8009ae2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009ae6:	d1c4      	bne.n	8009a72 <__swsetup_r+0x26>
 8009ae8:	bd38      	pop	{r3, r4, r5, pc}
 8009aea:	0781      	lsls	r1, r0, #30
 8009aec:	bf58      	it	pl
 8009aee:	6963      	ldrpl	r3, [r4, #20]
 8009af0:	60a3      	str	r3, [r4, #8]
 8009af2:	e7f4      	b.n	8009ade <__swsetup_r+0x92>
 8009af4:	2000      	movs	r0, #0
 8009af6:	e7f7      	b.n	8009ae8 <__swsetup_r+0x9c>
 8009af8:	20000068 	.word	0x20000068

08009afc <__swhatbuf_r>:
 8009afc:	b570      	push	{r4, r5, r6, lr}
 8009afe:	460c      	mov	r4, r1
 8009b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b04:	2900      	cmp	r1, #0
 8009b06:	b096      	sub	sp, #88	; 0x58
 8009b08:	4615      	mov	r5, r2
 8009b0a:	461e      	mov	r6, r3
 8009b0c:	da0d      	bge.n	8009b2a <__swhatbuf_r+0x2e>
 8009b0e:	89a3      	ldrh	r3, [r4, #12]
 8009b10:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009b14:	f04f 0100 	mov.w	r1, #0
 8009b18:	bf0c      	ite	eq
 8009b1a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009b1e:	2340      	movne	r3, #64	; 0x40
 8009b20:	2000      	movs	r0, #0
 8009b22:	6031      	str	r1, [r6, #0]
 8009b24:	602b      	str	r3, [r5, #0]
 8009b26:	b016      	add	sp, #88	; 0x58
 8009b28:	bd70      	pop	{r4, r5, r6, pc}
 8009b2a:	466a      	mov	r2, sp
 8009b2c:	f000 f848 	bl	8009bc0 <_fstat_r>
 8009b30:	2800      	cmp	r0, #0
 8009b32:	dbec      	blt.n	8009b0e <__swhatbuf_r+0x12>
 8009b34:	9901      	ldr	r1, [sp, #4]
 8009b36:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009b3a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009b3e:	4259      	negs	r1, r3
 8009b40:	4159      	adcs	r1, r3
 8009b42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b46:	e7eb      	b.n	8009b20 <__swhatbuf_r+0x24>

08009b48 <__smakebuf_r>:
 8009b48:	898b      	ldrh	r3, [r1, #12]
 8009b4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b4c:	079d      	lsls	r5, r3, #30
 8009b4e:	4606      	mov	r6, r0
 8009b50:	460c      	mov	r4, r1
 8009b52:	d507      	bpl.n	8009b64 <__smakebuf_r+0x1c>
 8009b54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	6123      	str	r3, [r4, #16]
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	6163      	str	r3, [r4, #20]
 8009b60:	b002      	add	sp, #8
 8009b62:	bd70      	pop	{r4, r5, r6, pc}
 8009b64:	ab01      	add	r3, sp, #4
 8009b66:	466a      	mov	r2, sp
 8009b68:	f7ff ffc8 	bl	8009afc <__swhatbuf_r>
 8009b6c:	9900      	ldr	r1, [sp, #0]
 8009b6e:	4605      	mov	r5, r0
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7fd f9db 	bl	8006f2c <_malloc_r>
 8009b76:	b948      	cbnz	r0, 8009b8c <__smakebuf_r+0x44>
 8009b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b7c:	059a      	lsls	r2, r3, #22
 8009b7e:	d4ef      	bmi.n	8009b60 <__smakebuf_r+0x18>
 8009b80:	f023 0303 	bic.w	r3, r3, #3
 8009b84:	f043 0302 	orr.w	r3, r3, #2
 8009b88:	81a3      	strh	r3, [r4, #12]
 8009b8a:	e7e3      	b.n	8009b54 <__smakebuf_r+0xc>
 8009b8c:	89a3      	ldrh	r3, [r4, #12]
 8009b8e:	6020      	str	r0, [r4, #0]
 8009b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b94:	81a3      	strh	r3, [r4, #12]
 8009b96:	9b00      	ldr	r3, [sp, #0]
 8009b98:	6163      	str	r3, [r4, #20]
 8009b9a:	9b01      	ldr	r3, [sp, #4]
 8009b9c:	6120      	str	r0, [r4, #16]
 8009b9e:	b15b      	cbz	r3, 8009bb8 <__smakebuf_r+0x70>
 8009ba0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ba4:	4630      	mov	r0, r6
 8009ba6:	f000 f81d 	bl	8009be4 <_isatty_r>
 8009baa:	b128      	cbz	r0, 8009bb8 <__smakebuf_r+0x70>
 8009bac:	89a3      	ldrh	r3, [r4, #12]
 8009bae:	f023 0303 	bic.w	r3, r3, #3
 8009bb2:	f043 0301 	orr.w	r3, r3, #1
 8009bb6:	81a3      	strh	r3, [r4, #12]
 8009bb8:	89a3      	ldrh	r3, [r4, #12]
 8009bba:	431d      	orrs	r5, r3
 8009bbc:	81a5      	strh	r5, [r4, #12]
 8009bbe:	e7cf      	b.n	8009b60 <__smakebuf_r+0x18>

08009bc0 <_fstat_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	4d07      	ldr	r5, [pc, #28]	; (8009be0 <_fstat_r+0x20>)
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	4608      	mov	r0, r1
 8009bca:	4611      	mov	r1, r2
 8009bcc:	602b      	str	r3, [r5, #0]
 8009bce:	f7f8 fb3a 	bl	8002246 <_fstat>
 8009bd2:	1c43      	adds	r3, r0, #1
 8009bd4:	d102      	bne.n	8009bdc <_fstat_r+0x1c>
 8009bd6:	682b      	ldr	r3, [r5, #0]
 8009bd8:	b103      	cbz	r3, 8009bdc <_fstat_r+0x1c>
 8009bda:	6023      	str	r3, [r4, #0]
 8009bdc:	bd38      	pop	{r3, r4, r5, pc}
 8009bde:	bf00      	nop
 8009be0:	200008c4 	.word	0x200008c4

08009be4 <_isatty_r>:
 8009be4:	b538      	push	{r3, r4, r5, lr}
 8009be6:	4d06      	ldr	r5, [pc, #24]	; (8009c00 <_isatty_r+0x1c>)
 8009be8:	2300      	movs	r3, #0
 8009bea:	4604      	mov	r4, r0
 8009bec:	4608      	mov	r0, r1
 8009bee:	602b      	str	r3, [r5, #0]
 8009bf0:	f7f8 fb39 	bl	8002266 <_isatty>
 8009bf4:	1c43      	adds	r3, r0, #1
 8009bf6:	d102      	bne.n	8009bfe <_isatty_r+0x1a>
 8009bf8:	682b      	ldr	r3, [r5, #0]
 8009bfa:	b103      	cbz	r3, 8009bfe <_isatty_r+0x1a>
 8009bfc:	6023      	str	r3, [r4, #0]
 8009bfe:	bd38      	pop	{r3, r4, r5, pc}
 8009c00:	200008c4 	.word	0x200008c4

08009c04 <_init>:
 8009c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c06:	bf00      	nop
 8009c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c0a:	bc08      	pop	{r3}
 8009c0c:	469e      	mov	lr, r3
 8009c0e:	4770      	bx	lr

08009c10 <_fini>:
 8009c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c12:	bf00      	nop
 8009c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c16:	bc08      	pop	{r3}
 8009c18:	469e      	mov	lr, r3
 8009c1a:	4770      	bx	lr
