DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    1

       1            *******************************************************
       2            *  TMS320C2x/C5x ANSI C Codegen    Version 6.40       *
       3            *******************************************************
       4            ;       dspac -i/tools/home1/dsp/c50 -v50 -d__TMS320C50__ board_test.c board_test.if 
       5            ;       dspopt NOT RUN
       6            ;       dspcg -o -v50 -o board_test.if board_test.asm board_test.tmp 
       7                    .mmregs
       8                    .file   "board_test.c"
       9                    .file   "g721.h"
      10                    .globl  _LAW
      11                    .globl  _reset_encoder
      12                    .globl  _encoder
      13                    .globl  _reset_decoder
      14                    .globl  _decoder
      15                    .file   "board_test.c"
      16            
      17 0000               .sect   ".cinit"
      18 0000 0020          .word   IS1,_Input
         0001 0000- 
      19 0002 00ff          .word   255
      20 0003 00a7          .word   167
      21 0004 0019          .word   25
      22 0005 0092          .word   146
      23 0006 000f          .word   15
      24 0007 0091          .word   145
      25 0008 0018          .word   24
      26 0009 00a3          .word   163
      27 000a 004d          .word   77
      28 000b 002b          .word   43
      29 000c 009a          .word   154
      30 000d 0013          .word   19
      31 000e 008f          .word   143
      32 000f 0011          .word   17
      33 0010 0096          .word   150
      34 0011 0020          .word   32
      35 0012 00be          .word   190
      36 0013 00af          .word   175
      37 0014 001c          .word   28
      38 0015 0094          .word   148
      39 0016 0010          .word   16
      40 0017 0090          .word   144
      41 0018 0015          .word   21
      42 0019 009e          .word   158
      43 001a 0036          .word   54
      44 001b 0036          .word   54
      45 001c 009e          .word   158
      46 001d 0015          .word   21
      47 001e 0090          .word   144
      48 001f 0010          .word   16
      49 0020 0094          .word   148
      50 0021 001c          .word   28
      51      0020  IS1     .set    32
      52 0000               .text
      53            
      54                    .sym    _Input,_Input,62,2,512,,32
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    2

      55                    .globl  _Input
      56 0000               .bss    _Input,32,1
      57            
      58 0022               .sect   ".cinit"
      59 0022 0020          .word   IS2,_Output
         0023 0020- 
      60 0024 00ff          .word   255
      61 0025 00f4          .word   244
      62 0026 0070          .word   112
      63 0027 00ec          .word   236
      64 0028 0068          .word   104
      65 0029 00e0          .word   224
      66 002a 0059          .word   89
      67 002b 00cd          .word   205
      68 002c 004d          .word   77
      69 002d 004c          .word   76
      70 002e 00af          .word   175
      71 002f 0014          .word   20
      72 0030 0090          .word   144
      73 0031 0012          .word   18
      74 0032 0098          .word   152
      75 0033 001e          .word   30
      76 0034 00be          .word   190
      77 0035 00b3          .word   179
      78 0036 001e          .word   30
      79 0037 0092          .word   146
      80 0038 000f          .word   15
      81 0039 0090          .word   144
      82 003a 0015          .word   21
      83 003b 00a1          .word   161
      84 003c 0030          .word   48
      85 003d 003c          .word   60
      86 003e 009f          .word   159
      87 003f 0015          .word   21
      88 0040 0090          .word   144
      89 0041 0011          .word   17
      90 0042 0096          .word   150
      91 0043 001d          .word   29
      92      0020  IS2     .set    32
      93 0000               .text
      94            
      95                    .sym    _Output,_Output,62,2,512,,32
      96                    .globl  _Output
      97 0020               .bss    _Output,32
      98                    .file   "g721.c"
      99            
     100                    .stag   .fake0,416
     101                    .member _B,0,62,8,128,,8
     102                    .member _DQ,128,62,8,128,,8
     103                    .member _PK1,256,14,8,16
     104                    .member _PK2,272,14,8,16
     105                    .member _AP,288,14,8,16
     106                    .member _DMS,304,14,8,16
     107                    .member _DML,320,14,8,16
     108                    .member _YU,336,14,8,16
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    3

     109                    .member _TD,352,14,8,16
     110                    .member _YL6,368,14,8,16
     111                    .member _YL,384,15,8,32
     112                    .eos
     113                    .sym    _STATES,0,8,13,416,.fake0
     114            
     115 0044               .sect   ".cinit"
     116 0044 0100          .word   IS3,_A_LAW_table
         0045 0040- 
     117 0046 12b0          .word   4784
     118 0047 1290          .word   4752
     119 0048 12f0          .word   4848
     120 0049 12d0          .word   4816
     121 004a 1230          .word   4656
     122 004b 1210          .word   4624
     123 004c 1270          .word   4720
     124 004d 1250          .word   4688
     125 004e 13b0          .word   5040
     126 004f 1390          .word   5008
     127 0050 13f0          .word   5104
     128 0051 13d0          .word   5072
     129 0052 1330          .word   4912
     130 0053 1310          .word   4880
     131 0054 1370          .word   4976
     132 0055 1350          .word   4944
     133 0056 1158          .word   4440
     134 0057 1148          .word   4424
     135 0058 1178          .word   4472
     136 0059 1168          .word   4456
     137 005a 1118          .word   4376
     138 005b 1108          .word   4360
     139 005c 1138          .word   4408
     140 005d 1128          .word   4392
     141 005e 11d8          .word   4568
     142 005f 11c8          .word   4552
     143 0060 11f8          .word   4600
     144 0061 11e8          .word   4584
     145 0062 1198          .word   4504
     146 0063 1188          .word   4488
     147 0064 11b8          .word   4536
     148 0065 11a8          .word   4520
     149 0066 1ac0          .word   6848
     150 0067 1a40          .word   6720
     151 0068 1bc0          .word   7104
     152 0069 1b40          .word   6976
     153 006a 18c0          .word   6336
     154 006b 1840          .word   6208
     155 006c 19c0          .word   6592
     156 006d 1940          .word   6464
     157 006e 1ec0          .word   7872
     158 006f 1e40          .word   7744
     159 0070 1fc0          .word   8128
     160 0071 1f40          .word   8000
     161 0072 1cc0          .word   7360
     162 0073 1c40          .word   7232
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    4

     163 0074 1dc0          .word   7616
     164 0075 1d40          .word   7488
     165 0076 1560          .word   5472
     166 0077 1520          .word   5408
     167 0078 15e0          .word   5600
     168 0079 15a0          .word   5536
     169 007a 1460          .word   5216
     170 007b 1420          .word   5152
     171 007c 14e0          .word   5344
     172 007d 14a0          .word   5280
     173 007e 1760          .word   5984
     174 007f 1720          .word   5920
     175 0080 17e0          .word   6112
     176 0081 17a0          .word   6048
     177 0082 1660          .word   5728
     178 0083 1620          .word   5664
     179 0084 16e0          .word   5856
     180 0085 16a0          .word   5792
     181 0086 102b          .word   4139
     182 0087 1029          .word   4137
     183 0088 102f          .word   4143
     184 0089 102d          .word   4141
     185 008a 1023          .word   4131
     186 008b 1021          .word   4129
     187 008c 1027          .word   4135
     188 008d 1025          .word   4133
     189 008e 103b          .word   4155
     190 008f 1039          .word   4153
     191 0090 103f          .word   4159
     192 0091 103d          .word   4157
     193 0092 1033          .word   4147
     194 0093 1031          .word   4145
     195 0094 1037          .word   4151
     196 0095 1035          .word   4149
     197 0096 100b          .word   4107
     198 0097 1009          .word   4105
     199 0098 100f          .word   4111
     200 0099 100d          .word   4109
     201 009a 1003          .word   4099
     202 009b 1001          .word   4097
     203 009c 1007          .word   4103
     204 009d 1005          .word   4101
     205 009e 101b          .word   4123
     206 009f 1019          .word   4121
     207 00a0 101f          .word   4127
     208 00a1 101d          .word   4125
     209 00a2 1013          .word   4115
     210 00a3 1011          .word   4113
     211 00a4 1017          .word   4119
     212 00a5 1015          .word   4117
     213 00a6 10ac          .word   4268
     214 00a7 10a4          .word   4260
     215 00a8 10bc          .word   4284
     216 00a9 10b4          .word   4276
     217 00aa 108c          .word   4236
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    5

     218 00ab 1084          .word   4228
     219 00ac 109c          .word   4252
     220 00ad 1094          .word   4244
     221 00ae 10ec          .word   4332
     222 00af 10e4          .word   4324
     223 00b0 10fc          .word   4348
     224 00b1 10f4          .word   4340
     225 00b2 10cc          .word   4300
     226 00b3 10c4          .word   4292
     227 00b4 10dc          .word   4316
     228 00b5 10d4          .word   4308
     229 00b6 1056          .word   4182
     230 00b7 1052          .word   4178
     231 00b8 105e          .word   4190
     232 00b9 105a          .word   4186
     233 00ba 1046          .word   4166
     234 00bb 1042          .word   4162
     235 00bc 104e          .word   4174
     236 00bd 104a          .word   4170
     237 00be 1076          .word   4214
     238 00bf 1072          .word   4210
     239 00c0 107e          .word   4222
     240 00c1 107a          .word   4218
     241 00c2 1066          .word   4198
     242 00c3 1062          .word   4194
     243 00c4 106e          .word   4206
     244 00c5 106a          .word   4202
     245 00c6 02b0          .word   688
     246 00c7 0290          .word   656
     247 00c8 02f0          .word   752
     248 00c9 02d0          .word   720
     249 00ca 0230          .word   560
     250 00cb 0210          .word   528
     251 00cc 0270          .word   624
     252 00cd 0250          .word   592
     253 00ce 03b0          .word   944
     254 00cf 0390          .word   912
     255 00d0 03f0          .word   1008
     256 00d1 03d0          .word   976
     257 00d2 0330          .word   816
     258 00d3 0310          .word   784
     259 00d4 0370          .word   880
     260 00d5 0350          .word   848
     261 00d6 0158          .word   344
     262 00d7 0148          .word   328
     263 00d8 0178          .word   376
     264 00d9 0168          .word   360
     265 00da 0118          .word   280
     266 00db 0108          .word   264
     267 00dc 0138          .word   312
     268 00dd 0128          .word   296
     269 00de 01d8          .word   472
     270 00df 01c8          .word   456
     271 00e0 01f8          .word   504
     272 00e1 01e8          .word   488
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    6

     273 00e2 0198          .word   408
     274 00e3 0188          .word   392
     275 00e4 01b8          .word   440
     276 00e5 01a8          .word   424
     277 00e6 0ac0          .word   2752
     278 00e7 0a40          .word   2624
     279 00e8 0bc0          .word   3008
     280 00e9 0b40          .word   2880
     281 00ea 08c0          .word   2240
     282 00eb 0840          .word   2112
     283 00ec 09c0          .word   2496
     284 00ed 0940          .word   2368
     285 00ee 0ec0          .word   3776
     286 00ef 0e40          .word   3648
     287 00f0 0fc0          .word   4032
     288 00f1 0f40          .word   3904
     289 00f2 0cc0          .word   3264
     290 00f3 0c40          .word   3136
     291 00f4 0dc0          .word   3520
     292 00f5 0d40          .word   3392
     293 00f6 0560          .word   1376
     294 00f7 0520          .word   1312
     295 00f8 05e0          .word   1504
     296 00f9 05a0          .word   1440
     297 00fa 0460          .word   1120
     298 00fb 0420          .word   1056
     299 00fc 04e0          .word   1248
     300 00fd 04a0          .word   1184
     301 00fe 0760          .word   1888
     302 00ff 0720          .word   1824
     303 0100 07e0          .word   2016
     304 0101 07a0          .word   1952
     305 0102 0660          .word   1632
     306 0103 0620          .word   1568
     307 0104 06e0          .word   1760
     308 0105 06a0          .word   1696
     309 0106 002b          .word   43
     310 0107 0029          .word   41
     311 0108 002f          .word   47
     312 0109 002d          .word   45
     313 010a 0023          .word   35
     314 010b 0021          .word   33
     315 010c 0027          .word   39
     316 010d 0025          .word   37
     317 010e 003b          .word   59
     318 010f 0039          .word   57
     319 0110 003f          .word   63
     320 0111 003d          .word   61
     321 0112 0033          .word   51
     322 0113 0031          .word   49
     323 0114 0037          .word   55
     324 0115 0035          .word   53
     325 0116 000b          .word   11
     326 0117 0009          .word   9
     327 0118 000f          .word   15
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    7

     328 0119 000d          .word   13
     329 011a 0003          .word   3
     330 011b 0001          .word   1
     331 011c 0007          .word   7
     332 011d 0005          .word   5
     333 011e 001b          .word   27
     334 011f 0019          .word   25
     335 0120 001f          .word   31
     336 0121 001d          .word   29
     337 0122 0013          .word   19
     338 0123 0011          .word   17
     339 0124 0017          .word   23
     340 0125 0015          .word   21
     341 0126 00ac          .word   172
     342 0127 00a4          .word   164
     343 0128 00bc          .word   188
     344 0129 00b4          .word   180
     345 012a 008c          .word   140
     346 012b 0084          .word   132
     347 012c 009c          .word   156
     348 012d 0094          .word   148
     349 012e 00ec          .word   236
     350 012f 00e4          .word   228
     351 0130 00fc          .word   252
     352 0131 00f4          .word   244
     353 0132 00cc          .word   204
     354 0133 00c4          .word   196
     355 0134 00dc          .word   220
     356 0135 00d4          .word   212
     357 0136 0056          .word   86
     358 0137 0052          .word   82
     359 0138 005e          .word   94
     360 0139 005a          .word   90
     361 013a 0046          .word   70
     362 013b 0042          .word   66
     363 013c 004e          .word   78
     364 013d 004a          .word   74
     365 013e 0076          .word   118
     366 013f 0072          .word   114
     367 0140 007e          .word   126
     368 0141 007a          .word   122
     369 0142 0066          .word   102
     370 0143 0062          .word   98
     371 0144 006e          .word   110
     372 0145 006a          .word   106
     373      0100  IS3     .set    256
     374 0000               .text
     375            
     376                    .sym    _A_LAW_table,_A_LAW_table,62,3,4096,,256
     377 0040               .bss    _A_LAW_table,256
     378            
     379 0146               .sect   ".cinit"
     380 0146 0100          .word   IS4,_u_LAW_table
         0147 0140- 
     381 0148 3f5f          .word   16223
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    8

     382 0149 3e5f          .word   15967
     383 014a 3d5f          .word   15711
     384 014b 3c5f          .word   15455
     385 014c 3b5f          .word   15199
     386 014d 3a5f          .word   14943
     387 014e 395f          .word   14687
     388 014f 385f          .word   14431
     389 0150 375f          .word   14175
     390 0151 365f          .word   13919
     391 0152 355f          .word   13663
     392 0153 345f          .word   13407
     393 0154 335f          .word   13151
     394 0155 325f          .word   12895
     395 0156 315f          .word   12639
     396 0157 305f          .word   12383
     397 0158 2f9f          .word   12191
     398 0159 2f1f          .word   12063
     399 015a 2e9f          .word   11935
     400 015b 2e1f          .word   11807
     401 015c 2d9f          .word   11679
     402 015d 2d1f          .word   11551
     403 015e 2c9f          .word   11423
     404 015f 2c1f          .word   11295
     405 0160 2b9f          .word   11167
     406 0161 2b1f          .word   11039
     407 0162 2a9f          .word   10911
     408 0163 2a1f          .word   10783
     409 0164 299f          .word   10655
     410 0165 291f          .word   10527
     411 0166 289f          .word   10399
     412 0167 281f          .word   10271
     413 0168 27bf          .word   10175
     414 0169 277f          .word   10111
     415 016a 273f          .word   10047
     416 016b 26ff          .word   9983
     417 016c 26bf          .word   9919
     418 016d 267f          .word   9855
     419 016e 263f          .word   9791
     420 016f 25ff          .word   9727
     421 0170 25bf          .word   9663
     422 0171 257f          .word   9599
     423 0172 253f          .word   9535
     424 0173 24ff          .word   9471
     425 0174 24bf          .word   9407
     426 0175 247f          .word   9343
     427 0176 243f          .word   9279
     428 0177 23ff          .word   9215
     429 0178 23cf          .word   9167
     430 0179 23af          .word   9135
     431 017a 238f          .word   9103
     432 017b 236f          .word   9071
     433 017c 234f          .word   9039
     434 017d 232f          .word   9007
     435 017e 230f          .word   8975
     436 017f 22ef          .word   8943
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE    9

     437 0180 22cf          .word   8911
     438 0181 22af          .word   8879
     439 0182 228f          .word   8847
     440 0183 226f          .word   8815
     441 0184 224f          .word   8783
     442 0185 222f          .word   8751
     443 0186 220f          .word   8719
     444 0187 21ef          .word   8687
     445 0188 21d7          .word   8663
     446 0189 21c7          .word   8647
     447 018a 21b7          .word   8631
     448 018b 21a7          .word   8615
     449 018c 2197          .word   8599
     450 018d 2187          .word   8583
     451 018e 2177          .word   8567
     452 018f 2167          .word   8551
     453 0190 2157          .word   8535
     454 0191 2147          .word   8519
     455 0192 2137          .word   8503
     456 0193 2127          .word   8487
     457 0194 2117          .word   8471
     458 0195 2107          .word   8455
     459 0196 20f7          .word   8439
     460 0197 20e7          .word   8423
     461 0198 20db          .word   8411
     462 0199 20d3          .word   8403
     463 019a 20cb          .word   8395
     464 019b 20c3          .word   8387
     465 019c 20bb          .word   8379
     466 019d 20b3          .word   8371
     467 019e 20ab          .word   8363
     468 019f 20a3          .word   8355
     469 01a0 209b          .word   8347
     470 01a1 2093          .word   8339
     471 01a2 208b          .word   8331
     472 01a3 2083          .word   8323
     473 01a4 207b          .word   8315
     474 01a5 2073          .word   8307
     475 01a6 206b          .word   8299
     476 01a7 2063          .word   8291
     477 01a8 205d          .word   8285
     478 01a9 2059          .word   8281
     479 01aa 2055          .word   8277
     480 01ab 2051          .word   8273
     481 01ac 204d          .word   8269
     482 01ad 2049          .word   8265
     483 01ae 2045          .word   8261
     484 01af 2041          .word   8257
     485 01b0 203d          .word   8253
     486 01b1 2039          .word   8249
     487 01b2 2035          .word   8245
     488 01b3 2031          .word   8241
     489 01b4 202d          .word   8237
     490 01b5 2029          .word   8233
     491 01b6 2025          .word   8229
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   10

     492 01b7 2021          .word   8225
     493 01b8 201e          .word   8222
     494 01b9 201c          .word   8220
     495 01ba 201a          .word   8218
     496 01bb 2018          .word   8216
     497 01bc 2016          .word   8214
     498 01bd 2014          .word   8212
     499 01be 2012          .word   8210
     500 01bf 2010          .word   8208
     501 01c0 200e          .word   8206
     502 01c1 200c          .word   8204
     503 01c2 200a          .word   8202
     504 01c3 2008          .word   8200
     505 01c4 2006          .word   8198
     506 01c5 2004          .word   8196
     507 01c6 2002          .word   8194
     508 01c7 0000          .word   0
     509 01c8 1f5f          .word   8031
     510 01c9 1e5f          .word   7775
     511 01ca 1d5f          .word   7519
     512 01cb 1c5f          .word   7263
     513 01cc 1b5f          .word   7007
     514 01cd 1a5f          .word   6751
     515 01ce 195f          .word   6495
     516 01cf 185f          .word   6239
     517 01d0 175f          .word   5983
     518 01d1 165f          .word   5727
     519 01d2 155f          .word   5471
     520 01d3 145f          .word   5215
     521 01d4 135f          .word   4959
     522 01d5 125f          .word   4703
     523 01d6 115f          .word   4447
     524 01d7 105f          .word   4191
     525 01d8 0f9f          .word   3999
     526 01d9 0f1f          .word   3871
     527 01da 0e9f          .word   3743
     528 01db 0e1f          .word   3615
     529 01dc 0d9f          .word   3487
     530 01dd 0d1f          .word   3359
     531 01de 0c9f          .word   3231
     532 01df 0c1f          .word   3103
     533 01e0 0b9f          .word   2975
     534 01e1 0b1f          .word   2847
     535 01e2 0a9f          .word   2719
     536 01e3 0a1f          .word   2591
     537 01e4 099f          .word   2463
     538 01e5 091f          .word   2335
     539 01e6 089f          .word   2207
     540 01e7 081f          .word   2079
     541 01e8 07bf          .word   1983
     542 01e9 077f          .word   1919
     543 01ea 073f          .word   1855
     544 01eb 06ff          .word   1791
     545 01ec 06bf          .word   1727
     546 01ed 067f          .word   1663
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   11

     547 01ee 063f          .word   1599
     548 01ef 05ff          .word   1535
     549 01f0 05bf          .word   1471
     550 01f1 057f          .word   1407
     551 01f2 053f          .word   1343
     552 01f3 04ff          .word   1279
     553 01f4 04bf          .word   1215
     554 01f5 047f          .word   1151
     555 01f6 043f          .word   1087
     556 01f7 03ff          .word   1023
     557 01f8 03cf          .word   975
     558 01f9 03af          .word   943
     559 01fa 038f          .word   911
     560 01fb 036f          .word   879
     561 01fc 034f          .word   847
     562 01fd 032f          .word   815
     563 01fe 030f          .word   783
     564 01ff 02ef          .word   751
     565 0200 02cf          .word   719
     566 0201 02af          .word   687
     567 0202 028f          .word   655
     568 0203 026f          .word   623
     569 0204 024f          .word   591
     570 0205 022f          .word   559
     571 0206 020f          .word   527
     572 0207 01ef          .word   495
     573 0208 01d7          .word   471
     574 0209 01c7          .word   455
     575 020a 01b7          .word   439
     576 020b 01a7          .word   423
     577 020c 0197          .word   407
     578 020d 0187          .word   391
     579 020e 0177          .word   375
     580 020f 0167          .word   359
     581 0210 0157          .word   343
     582 0211 0147          .word   327
     583 0212 0137          .word   311
     584 0213 0127          .word   295
     585 0214 0117          .word   279
     586 0215 0107          .word   263
     587 0216 00f7          .word   247
     588 0217 00e7          .word   231
     589 0218 00db          .word   219
     590 0219 00d3          .word   211
     591 021a 00cb          .word   203
     592 021b 00c3          .word   195
     593 021c 00bb          .word   187
     594 021d 00b3          .word   179
     595 021e 00ab          .word   171
     596 021f 00a3          .word   163
     597 0220 009b          .word   155
     598 0221 0093          .word   147
     599 0222 008b          .word   139
     600 0223 0083          .word   131
     601 0224 007b          .word   123
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   12

     602 0225 0073          .word   115
     603 0226 006b          .word   107
     604 0227 0063          .word   99
     605 0228 005d          .word   93
     606 0229 0059          .word   89
     607 022a 0055          .word   85
     608 022b 0051          .word   81
     609 022c 004d          .word   77
     610 022d 0049          .word   73
     611 022e 0045          .word   69
     612 022f 0041          .word   65
     613 0230 003d          .word   61
     614 0231 0039          .word   57
     615 0232 0035          .word   53
     616 0233 0031          .word   49
     617 0234 002d          .word   45
     618 0235 0029          .word   41
     619 0236 0025          .word   37
     620 0237 0021          .word   33
     621 0238 001e          .word   30
     622 0239 001c          .word   28
     623 023a 001a          .word   26
     624 023b 0018          .word   24
     625 023c 0016          .word   22
     626 023d 0014          .word   20
     627 023e 0012          .word   18
     628 023f 0010          .word   16
     629 0240 000e          .word   14
     630 0241 000c          .word   12
     631 0242 000a          .word   10
     632 0243 0008          .word   8
     633 0244 0006          .word   6
     634 0245 0004          .word   4
     635 0246 0002          .word   2
     636 0247 0000          .word   0
     637      0100  IS4     .set    256
     638 0000               .text
     639            
     640                    .sym    _u_LAW_table,_u_LAW_table,62,3,4096,,256
     641 0140               .bss    _u_LAW_table,256
     642            
     643                    .sym    _adapt_quant,_adapt_quant,32,3,0
     644            
     645                    .func   147
     646            ;>>>>   static void adapt_quant()
     647            ;>>>>     register U16BIT DLN, DS;
     648            ;>>>>     U16BIT          DL;
     649            ;>>>>       U16BIT DQM;
     650            ;>>>>       S16BIT EXP;
     651            ******************************************************
     652            * FUNCTION DEF : _adapt_quant
     653            ******************************************************
     654 0000       _adapt_quant:
     655            
     656      0000  LF1     .set    0
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   13

     657            
     658 0000 8aa0          POPD    *+
     659 0001 80a0          SAR     AR0,*+
     660 0002 8180          SAR     AR1,*
     661 0003 b007          LARK    AR0,7
     662 0004 00e0          LAR     AR0,*0+
     663            ;       <save register vars>
     664 0005 86a0          SAR     AR6,*+
     665 0006 87ae          SAR     AR7,*+,AR6
     666 0007 b601          LARK    AR6,1
     667 0008 b702          LARK    AR7,2
     668 0009 8bef          MAR     *0+,AR7
     669 000a 8be0          MAR     *0+
     670            
     671 000b be46          RSXM
     672                    .sym    _DLN,1,14,1,16
     673                    .sym    _DS,2,14,1,16
     674                    .sym    _DL,3,14,1,16
     675                    .block  15
     676                    .sym    _DQM,4,14,1,16
     677                    .sym    _EXP,5,4,1,16
     678                    .line   17
     679            ;>>>>       DS = NEGATIVE(D, 15);
     680 000c bc04-         LDPK    _D
     681 000d 1064-         LAC     _D
     682 000e bfb0          ANDK    32768
         000f 8000  
     683 0010 9080          SACL    * 
     684                    .line   18
     685            ;>>>>       DQM = IF_ELSE(DS, (-D) & 32767, D);
     686 0011 1080          LAC     * 
     687 0012 e388          BZ      LL3
         0013 001a' 
     688 0014 1064-         LAC     _D
     689 0015 be02          NEG
     690 0016 bfb0          ANDK    32767
         0017 7fff  
     691 0018 7980          B       LL4
         0019 001b' 
     692 001a       LL3:
     693 001a 1064-         LAC     _D
     694 001b       LL4:
     695 001b 8b8a          MAR     * ,AR2
     696 001c b204          LARK    AR2,4
     697 001d 8be0          MAR     *0+
     698 001e 9080          SACL    * 
     699                    .block  18
     700                    .sym    _tmp,6,14,1,16
     701                    .line   19
     702            ;>>>>       MSB1(DQM, EXP);
     703 001f be46          RSXM
     704 0020 1e80          LAC     * ,14
     705 0021 7802          ADRK    2
     706 0022 9990          SACH    *-,1
     707 0023 b900          LACK    0
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   14

     708 0024 90a0          SACL    *+
     709 0025 1080          LAC     * 
     710 0026 e388          BZ      L2
         0027 0032' 
     711 0028       L1:
     712 0028 1e80          LAC     * ,14
     713 0029 9990          SACH    *-,1
     714 002a 1080          LAC     * 
     715 002b b801          ADDK    1
     716 002c 90a0          SACL    *+
     717 002d 1080          LAC     * 
     718 002e bfb0          ANDK    0FFFFh
         002f ffff  
     719 0030 e308          BNZ     L1
         0031 0028' 
     720 0032       L2:
     721                    .endblock       19
     722                    .line   20
     723            ;>>>>       DL = (EXP << 7) + ((LSHIFT(DQM, EXP - 7)) & 127);
     724 0032 be47          SSXM
     725 0033 8b90          MAR     *-
     726 0034 1080          LAC     * 
     727 0035 ba07          SUBK    7
     728 0036 e38c          BGEZ    LL5
         0037 0041' 
     729 0038 b907          LACK    7
     730 0039 3098          SUB     *-,AR0
     731 003a 9080          SACL    * 
     732 003b 738a          LT      * ,AR2
     733 003c 6b80          LACT    * 
     734 003d bfb0          ANDK    0FFFFh
         003e ffff  
     735 003f 7980          B       LL6
         0040 0049' 
     736 0041       LL5:
     737 0041 1098          LAC     *-,AR0
     738 0042 ba07          SUBK    7
     739 0043 9080          SACL    * 
     740 0044 738a          LT      * ,AR2
     741 0045 6980          ZALS    * 
     742 0046 be5b          SATL
     743 0047 bfb0          ANDK    0FFFFh
         0048 ffff  
     744 0049       LL6:
     745 0049 bfb0          ANDK    127
         004a 007f  
     746 004b be1e          SACB
     747 004c 8ba0          MAR     *+
     748 004d 1780          LAC     * ,7
     749 004e be10          ADDB
     750 004f 7c02          SBRK    2
     751 0050 9088          SACL    * ,AR0
     752                    .endblock       20
     753                    .line   24
     754            ;>>>>     DLN = (DL - (Y >> 2)) & 4095;
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   15

     755 0051 be46          RSXM
     756 0052 bc04-         LDPK    _Y
     757 0053 1d68-         LAC     _Y,13
     758 0054 998a          SACH    * ,1,AR2
     759 0055 1088          LAC     * ,AR0
     760 0056 308e          SUB     * ,AR6
     761 0057 bfb0          ANDK    4095
         0058 0fff  
     762 0059 9080          SACL    * 
     763                    .line   27
     764            ;>>>>     if (DLN > 299)
     765 005a 6980          ZALS    * 
     766 005b bfa0          SUBK    299
         005c 012b  
     767 005d e3cc          BLEZ    L3
         005e 00a3' 
     768                    .line   28
     769            ;>>>>       if (DLN > 2047)
     770 005f 6980          ZALS    * 
     771 0060 bfa0          SUBK    2047
         0061 07ff  
     772 0062 e3cc          BLEZ    L4
         0063 0078' 
     773                    .line   29
     774            ;>>>>         if (DLN > 3971)
     775 0064 6980          ZALS    * 
     776 0065 bfa0          SUBK    3971
         0066 0f83  
     777 0067 e3cc          BLEZ    L5
         0068 0074' 
     778                    .line   30
     779            ;>>>>           I = DS ? 0xE : 0x1;
     780            ;>>>>         else
     781 0069 8b8f          MAR     * ,AR7
     782 006a 1080          LAC     * 
     783 006b e388          BZ      LL7
         006c 0070' 
     784 006d b90e          LACK    14
     785 006e 7980          B       LL8
         006f 0071' 
     786 0070       LL7:
     787 0070 b901          LACK    1
     788 0071       LL8:
     789 0071 9065-         SACL    _I
     790 0072 7980          B       L10
         0073 00d9' 
     791 0074       L5:
     792                    .line   32
     793            ;>>>>           I = 0xF;
     794            ;>>>>       else
     795 0074 b90f          LACK    15
     796 0075 9065-         SACL    _I
     797 0076 7980          B       L10
         0077 00d9' 
     798 0078       L4:
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   16

     799                    .line   34
     800            ;>>>>         if (DLN > 399)
     801 0078 6980          ZALS    * 
     802 0079 bfa0          SUBK    399
         007a 018f  
     803 007b e3cc          BLEZ    L8
         007c 0088' 
     804                    .line   35
     805            ;>>>>           I = DS ? 0x8 : 0x7;
     806            ;>>>>         else
     807 007d 8b8f          MAR     * ,AR7
     808 007e 1080          LAC     * 
     809 007f e388          BZ      LL9
         0080 0084' 
     810 0081 b908          LACK    8
     811 0082 7980          B       LL10
         0083 0085' 
     812 0084       LL9:
     813 0084 b907          LACK    7
     814 0085       LL10:
     815 0085 9065-         SACL    _I
     816 0086 7980          B       L10
         0087 00d9' 
     817 0088       L8:
     818                    .line   37
     819            ;>>>>           if (DLN > 348)
     820 0088 6980          ZALS    * 
     821 0089 bfa0          SUBK    348
         008a 015c  
     822 008b e3cc          BLEZ    L9
         008c 0098' 
     823                    .line   38
     824            ;>>>>             I = DS ? 0x9 : 0x6;
     825            ;>>>>           else
     826 008d 8b8f          MAR     * ,AR7
     827 008e 1080          LAC     * 
     828 008f e388          BZ      LL11
         0090 0094' 
     829 0091 b909          LACK    9
     830 0092 7980          B       LL12
         0093 0095' 
     831 0094       LL11:
     832 0094 b906          LACK    6
     833 0095       LL12:
     834 0095 9065-         SACL    _I
     835 0096 7980          B       L10
         0097 00d9' 
     836 0098       L9:
     837                    .line   40
     838            ;>>>>             I = DS ? 0xA : 0x5;
     839            ;>>>>     else
     840 0098 8b8f          MAR     * ,AR7
     841 0099 1080          LAC     * 
     842 009a e388          BZ      LL13
         009b 009f' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   17

     843 009c b90a          LACK    10
     844 009d 7980          B       LL14
         009e 00a0' 
     845 009f       LL13:
     846 009f b905          LACK    5
     847 00a0       LL14:
     848 00a0 9065-         SACL    _I
     849 00a1 7980          B       L10
         00a2 00d9' 
     850 00a3       L3:
     851                    .line   42
     852            ;>>>>       if (DLN > 177)
     853 00a3 6980          ZALS    * 
     854 00a4 bab1          SUBK    177
     855 00a5 e3cc          BLEZ    L11
         00a6 00c1' 
     856                    .line   43
     857            ;>>>>         if (DLN > 245)
     858 00a7 6980          ZALS    * 
     859 00a8 baf5          SUBK    245
     860 00a9 e3cc          BLEZ    L12
         00aa 00b6' 
     861                    .line   44
     862            ;>>>>           I = DS ? 0xB : 0x4;
     863            ;>>>>         else
     864 00ab 8b8f          MAR     * ,AR7
     865 00ac 1080          LAC     * 
     866 00ad e388          BZ      LL15
         00ae 00b2' 
     867 00af b90b          LACK    11
     868 00b0 7980          B       LL16
         00b1 00b3' 
     869 00b2       LL15:
     870 00b2 b904          LACK    4
     871 00b3       LL16:
     872 00b3 9065-         SACL    _I
     873 00b4 7980          B       L10
         00b5 00d9' 
     874 00b6       L12:
     875                    .line   46
     876            ;>>>>           I = DS ? 0xC : 0x3;
     877            ;>>>>       else
     878 00b6 8b8f          MAR     * ,AR7
     879 00b7 1080          LAC     * 
     880 00b8 e388          BZ      LL17
         00b9 00bd' 
     881 00ba b90c          LACK    12
     882 00bb 7980          B       LL18
         00bc 00be' 
     883 00bd       LL17:
     884 00bd b903          LACK    3
     885 00be       LL18:
     886 00be 9065-         SACL    _I
     887 00bf 7980          B       L10
         00c0 00d9' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   18

     888 00c1       L11:
     889                    .line   48
     890            ;>>>>         if (DLN > 79)
     891 00c1 6980          ZALS    * 
     892 00c2 ba4f          SUBK    79
     893 00c3 e3cc          BLEZ    L14
         00c4 00d0' 
     894                    .line   49
     895            ;>>>>           I = DS ? 0xD : 0x2;
     896            ;>>>>         else
     897 00c5 8b8f          MAR     * ,AR7
     898 00c6 1080          LAC     * 
     899 00c7 e388          BZ      LL19
         00c8 00cc' 
     900 00c9 b90d          LACK    13
     901 00ca 7980          B       LL20
         00cb 00cd' 
     902 00cc       LL19:
     903 00cc b902          LACK    2
     904 00cd       LL20:
     905 00cd 9065-         SACL    _I
     906 00ce 7980          B       L10
         00cf 00d9' 
     907 00d0       L14:
     908                    .line   51
     909            ;>>>>           I = DS ? 0xE : 0x1;
     910 00d0 8b8f          MAR     * ,AR7
     911 00d1 1080          LAC     * 
     912 00d2 e388          BZ      LL21
         00d3 00d7' 
     913 00d4 b90e          LACK    14
     914 00d5 7980          B       LL22
         00d6 00d8' 
     915 00d7       LL21:
     916 00d7 b901          LACK    1
     917 00d8       LL22:
     918 00d8 9065-         SACL    _I
     919 00d9       L10:
     920 00d9       EPI0_1:
     921                    .line   52
     922 00d9 8b89          MAR     * ,AR1
     923            ;       <restore register vars>
     924 00da 8b90          MAR     *-
     925 00db 0790          LAR     AR7,*-
     926 00dc 0680          LAR     AR6,* 
     927 00dd 7c08          SBRK    8
     928 00de 0090          LAR     AR0,*-
     929 00df 7680          PSHD    *
     930 00e0 ef00          RET
     931            
     932                    .endfunc        198,0000000c0H,7
     933            
     934                    .sym    _adpt_predict_1,_adpt_predict_1,32,3,0
     935            
     936                    .func   200
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   19

     937            ;>>>>   static void adpt_predict_1(void)
     938            ******************************************************
     939            * FUNCTION DEF : _adpt_predict_1
     940            ******************************************************
     941 00e1       _adpt_predict_1:
     942            
     943      0000  LF2     .set    0
     944            
     945 00e1 8aa0          POPD    *+
     946 00e2 80a0          SAR     AR0,*+
     947 00e3 8180          SAR     AR1,*
     948 00e4 b010          LARK    AR0,16
     949 00e5 00e0          LAR     AR0,*0+
     950            ;       <save register vars>
     951 00e6 86a0          SAR     AR6,*+
     952 00e7 87ae          SAR     AR7,*+,AR6
     953 00e8 b601          LARK    AR6,1
     954 00e9 b702          LARK    AR7,2
     955 00ea 8bef          MAR     *0+,AR7
     956 00eb 8bee          MAR     *0+,AR6
     957            
     958                    .sym    _x,1,24,1,16,.fake0
     959                    .sym    _i,2,4,1,16
     960                    .sym    _SEZI,3,14,1,16
     961                    .sym    _SEI,4,14,1,16
     962                    .line   11
     963            ;>>>>     register STATES* x = X;
     964            ;>>>>     register int    i;
     965            ;>>>>     register U16BIT SEZI, SEI;
     966 00ec bc04-         LDPK    _X
     967 00ed 1067-         LAC     _X
     968 00ee 908a          SACL    * ,AR2
     969                    .line   16
     970            ;>>>>     SEZI = 0;
     971 00ef b900          LACK    0
     972 00f0 b203          LARK    AR2,3
     973 00f1 8be0          MAR     *0+
     974 00f2 908e          SACL    * ,AR6
     975                    .block  16
     976                    .sym    _tmp1,5,30,1,16
     977                    .sym    _tmp2,6,30,1,16
     978                    .line   18
     979            ;>>>>       register U16BIT* tmp1 = x->B;
     980 00f3 108a          LAC     * ,AR2
     981 00f4 7802          ADRK    2
     982 00f5 90ae          SACL    *+,AR6
     983                    .line   19
     984            ;>>>>       register U16BIT* tmp2 = x->DQ;
     985 00f6 108a          LAC     * ,AR2
     986 00f7 b808          ADDK    8
     987 00f8 908f          SACL    * ,AR7
     988                    .line   21
     989            ;>>>>       for (i = 0; i < 8; i++)
     990            ;>>>>           register S16BIT AnEXP, WAnEXP;
     991            ;>>>>           register U16BIT AnMAG;
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   20

     992            ;>>>>           U16BIT AnS, AnMANT, WAnMAG, WAnMANT;
     993 00f9 b900          LACK    0
     994 00fa 9080          SACL    * 
     995                    .block  21
     996                    .sym    _AnEXP,7,4,1,16
     997                    .sym    _WAnEXP,8,4,1,16
     998                    .sym    _AnMAG,9,14,1,16
     999                    .sym    _AnS,10,14,1,16
    1000                    .sym    _AnMANT,11,14,1,16
    1001                    .sym    _WAnMAG,12,14,1,16
    1002                    .sym    _WAnMANT,13,14,1,16
    1003 00fb be47          SSXM
    1004 00fc 1080          LAC     * 
    1005 00fd ba08          SUBK    8
    1006 00fe e38c          BGEZ    L16
         00ff 01d4' 
    1007 0100 8b8a          MAR     * ,AR2
    1008 0101 8b90          MAR     *-
    1009 0102       L15:
    1010                    .line   29
    1011            ;>>>>           AnMAG = (AnS = SIGNBIT(*tmp1, 15)) ?
    1012            ;>>>>                    (-(*tmp1++ >> 2)) & 8191 : *tmp1++ >> 2;
    1013 0102 058d          LAR     AR5,* ,AR5
    1014 0103 6980          ZALS    * 
    1015 0104 bfb0          ANDK    32768
         0105 8000  
    1016 0106 bfb0          ANDK    0FFFFh
         0107 ffff  
    1017 0108 e388          BZ      LL26
         0109 010d' 
    1018 010a b901          LACK    1
    1019 010b 7980          B       LL27
         010c 010e' 
    1020 010d       LL26:
    1021 010d b900          LACK    0
    1022 010e       LL27:
    1023 010e 8b8a          MAR     * ,AR2
    1024 010f 7805          ADRK    5
    1025 0110 9080          SACL    * 
    1026 0111 bfb0          ANDK    0FFFFh
         0112 ffff  
    1027 0113 e388          BZ      LL25
         0114 0121' 
    1028 0115 7c05          SBRK    5
    1029 0116 048c          LAR     AR4,* ,AR4
    1030 0117 be46          RSXM
    1031 0118 1daa          LAC     *+,13,AR2
    1032 0119 8489          SAR     AR4,* ,AR1
    1033 011a 9980          SACH    * ,1
    1034 011b 1080          LAC     * 
    1035 011c be02          NEG
    1036 011d bfb0          ANDK    8191
         011e 1fff  
    1037 011f 7980          B       LL28
         0120 0128' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   21

    1038 0121       LL25:
    1039 0121 7c05          SBRK    5
    1040 0122 038b          LAR     AR3,* ,AR3
    1041 0123 be46          RSXM
    1042 0124 1daa          LAC     *+,13,AR2
    1043 0125 8389          SAR     AR3,* ,AR1
    1044 0126 9980          SACH    * ,1
    1045 0127 1080          LAC     * 
    1046 0128       LL28:
    1047 0128 8b8a          MAR     * ,AR2
    1048 0129 7804          ADRK    4
    1049 012a 9080          SACL    * 
    1050                    .block  29
    1051                    .sym    _tmp,14,14,1,16
    1052                    .line   31
    1053            ;>>>>           MSB0(AnMAG, AnEXP);
    1054 012b 7805          ADRK    5
    1055 012c 9080          SACL    * 
    1056 012d b900          LACK    0
    1057 012e 7c07          SBRK    7
    1058 012f 9080          SACL    * 
    1059 0130 7807          ADRK    7
    1060 0131 1080          LAC     * 
    1061 0132 e388          BZ      L18
         0133 0140' 
    1062 0134       L17:
    1063 0134 1e80          LAC     * ,14
    1064 0135 9980          SACH    * ,1
    1065 0136 7c07          SBRK    7
    1066 0137 1080          LAC     * 
    1067 0138 b801          ADDK    1
    1068 0139 9080          SACL    * 
    1069 013a 7807          ADRK    7
    1070 013b 1080          LAC     * 
    1071 013c bfb0          ANDK    0FFFFh
         013d ffff  
    1072 013e e308          BNZ     L17
         013f 0134' 
    1073 0140       L18:
    1074                    .endblock       31
    1075                    .line   32
    1076            ;>>>>           AnMANT = AnMAG ? LSHIFT(AnMAG, AnEXP - 6) : 1 << 5;
    1077 0140 7c05          SBRK    5
    1078 0141 1080          LAC     * 
    1079 0142 e388          BZ      LL29
         0143 015f' 
    1080 0144 be47          SSXM
    1081 0145 7c02          SBRK    2
    1082 0146 1080          LAC     * 
    1083 0147 ba06          SUBK    6
    1084 0148 e38c          BGEZ    LL30
         0149 0154' 
    1085 014a b906          LACK    6
    1086 014b 3088          SUB     * ,AR0
    1087 014c 9080          SACL    * 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   22

    1088 014d 738a          LT      * ,AR2
    1089 014e 7802          ADRK    2
    1090 014f 6b80          LACT    * 
    1091 0150 bfb0          ANDK    0FFFFh
         0151 ffff  
    1092 0152 7980          B       LL31
         0153 015d' 
    1093 0154       LL30:
    1094 0154 1088          LAC     * ,AR0
    1095 0155 ba06          SUBK    6
    1096 0156 9080          SACL    * 
    1097 0157 738a          LT      * ,AR2
    1098 0158 7802          ADRK    2
    1099 0159 6980          ZALS    * 
    1100 015a be5b          SATL
    1101 015b bfb0          ANDK    0FFFFh
         015c ffff  
    1102 015d       LL31:
    1103 015d 7980          B       LL32
         015e 0160' 
    1104 015f       LL29:
    1105 015f b920          LACK    32
    1106 0160       LL32:
    1107 0160 7802          ADRK    2
    1108 0161 9080          SACL    * 
    1109                    .line   33
    1110            ;>>>>           WAnMANT = (((*tmp2 & 63) * AnMANT) + 48) >> 4;
    1111 0162 7c05          SBRK    5
    1112 0163 058d          LAR     AR5,* ,AR5
    1113 0164 6988          ZALS    * ,AR0
    1114 0165 bfb0          ANDK    63
         0166 003f  
    1115 0167 9080          SACL    * 
    1116 0168 738a          LT      * ,AR2
    1117 0169 7805          ADRK    5
    1118 016a 5588          MPYU    * ,AR0
    1119 016b be03          PAC
    1120 016c b830          ADDK    48
    1121 016d 9080          SACL    * 
    1122 016e be46          RSXM
    1123 016f 1b8a          LAC     * ,11,AR2
    1124 0170 7802          ADRK    2
    1125 0171 9980          SACH    * ,1
    1126                    .line   34
    1127            ;>>>>           WAnEXP = ((*tmp2 >> 6) & 15) + AnEXP;
    1128 0172 7c07          SBRK    7
    1129 0173 04ac          LAR     AR4,*+,AR4
    1130 0174 198a          LAC     * ,9,AR2
    1131 0175 bfbf          ANDK    15,15
         0176 000f  
    1132 0177 2fa0          ADD     *+,15
    1133 0178 9980          SACH    * ,1
    1134                    .line   35
    1135            ;>>>>           WAnMAG = LSHIFT((U24BIT) WAnMANT, 19 - WAnEXP) & 32767;
    1136 0179 b913          LACK    19
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   23

    1137 017a be47          SSXM
    1138 017b 3080          SUB     * 
    1139 017c e38c          BGEZ    LL33
         017d 018b' 
    1140 017e 1080          LAC     * 
    1141 017f ba13          SUBK    19
    1142 0180 be1e          SACB
    1143 0181 7805          ADRK    5
    1144 0182 6989          ZALS    * ,AR1
    1145 0183 90a0          SACL    *+
    1146 0184 98a0          SACH    *+
    1147 0185 be1f          LACB
    1148 0186 9080          SACL    * 
    1149 0187 7a80          CALL    L$$SL
         0188 0000! 
    1150 0189 7980          B       LL34
         018a 0199' 
    1151 018b       LL33:
    1152 018b b913          LACK    19
    1153 018c 3080          SUB     * 
    1154 018d be1e          SACB
    1155 018e 7805          ADRK    5
    1156 018f 69a0          ZALS    *+
    1157 0190 90a0          SACL    *+
    1158 0191 9898          SACH    *-,AR0
    1159 0192 be1f          LACB
    1160 0193 9080          SACL    * 
    1161 0194 738a          LT      * ,AR2
    1162 0195 69a0          ZALS    *+
    1163 0196 6180          ADDH    * 
    1164 0197 be5a          SATH
    1165 0198 be5b          SATL
    1166 0199       LL34:
    1167 0199 bfb0          ANDK    32767
         019a 7fff  
    1168 019b 8b8a          MAR     * ,AR2
    1169 019c b20c          LARK    AR2,12
    1170 019d 8be0          MAR     *0+
    1171 019e 9080          SACL    * 
    1172                    .line   36
    1173            ;>>>>           SEZI += IF_ELSE(SIGNBIT(*tmp2++, 10) ^ AnS, -WAnMAG, WAnMAG);
    1174 019f 7c06          SBRK    6
    1175 01a0 038b          LAR     AR3,* ,AR3
    1176 01a1 69aa          ZALS    *+,AR2
    1177 01a2 8380          SAR     AR3,* 
    1178 01a3 bfb0          ANDK    1024
         01a4 0400  
    1179 01a5 bfb0          ANDK    0FFFFh
         01a6 ffff  
    1180 01a7 e388          BZ      LL36
         01a8 01ac' 
    1181 01a9 b901          LACK    1
    1182 01aa 7980          B       LL37
         01ab 01ad' 
    1183 01ac       LL36:
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   24

    1184 01ac b900          LACK    0
    1185 01ad       LL37:
    1186 01ad 7804          ADRK    4
    1187 01ae 6c80          XOR     * 
    1188 01af bfb0          ANDK    0FFFFh
         01b0 ffff  
    1189 01b1 e388          BZ      LL35
         01b2 01b8' 
    1190 01b3 7802          ADRK    2
    1191 01b4 1080          LAC     * 
    1192 01b5 be02          NEG
    1193 01b6 7980          B       LL38
         01b7 01ba' 
    1194 01b8       LL35:
    1195 01b8 7802          ADRK    2
    1196 01b9 1080          LAC     * 
    1197 01ba       LL38:
    1198 01ba 7c09          SBRK    9
    1199 01bb 2080          ADD     * 
    1200 01bc 908f          SACL    * ,AR7
    1201                    .endblock       36
    1202                    .line   38
    1203            ;>>>>         if (i == 5)
    1204 01bd 1080          LAC     * 
    1205 01be ba05          SUBK    5
    1206 01bf e308          BNZ     L19
         01c0 01ca' 
    1207                    .line   39
    1208            ;>>>>           SEZ = (SEZI & (U16BIT) 65535L) >> 1;
    1209 01c1 8b8a          MAR     * ,AR2
    1210 01c2 6988          ZALS    * ,AR0
    1211 01c3 bfb0          ANDK    65535
         01c4 ffff  
    1212 01c5 9080          SACL    * 
    1213 01c6 be46          RSXM
    1214 01c7 1e80          LAC     * ,14
    1215 01c8 bc04-         LDPK    _SEZ
    1216 01c9 9961-         SACH    _SEZ,1
    1217 01ca       L19:
    1218                    .line   21
    1219 01ca 8b8f          MAR     * ,AR7
    1220 01cb 1080          LAC     * 
    1221 01cc b801          ADDK    1
    1222 01cd 9080          SACL    * 
    1223 01ce be47          SSXM
    1224 01cf 108a          LAC     * ,AR2
    1225 01d0 ba08          SUBK    8
    1226 01d1 7802          ADRK    2
    1227 01d2 e344          BLZ     L15
         01d3 0102' 
    1228 01d4       L16:
    1229                    .endblock       21
    1230                    .line   42
    1231            ;>>>>     SE = (SEI = (SEZI & ((U16BIT) 65535L))) >> 1;
    1232 01d4 8b8a          MAR     * ,AR2
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   25

    1233 01d5 b203          LARK    AR2,3
    1234 01d6 8be0          MAR     *0+
    1235 01d7 69a0          ZALS    *+
    1236 01d8 bfb0          ANDK    65535
         01d9 ffff  
    1237 01da 9088          SACL    * ,AR0
    1238 01db 9080          SACL    * 
    1239 01dc be46          RSXM
    1240 01dd 1e89          LAC     * ,14,AR1
    1241 01de bc05-         LDPK    _SE
    1242 01df 9906-         SACH    _SE,1
    1243 01e0       EPI0_2:
    1244                    .line   43
    1245            ;       <restore register vars>
    1246 01e0 8b90          MAR     *-
    1247 01e1 0790          LAR     AR7,*-
    1248 01e2 0680          LAR     AR6,* 
    1249 01e3 7c11          SBRK    17
    1250 01e4 0090          LAR     AR0,*-
    1251 01e5 7680          PSHD    *
    1252 01e6 ef00          RET
    1253            
    1254                    .endfunc        242,0000000c0H,16
    1255            
    1256                    .sym    _adpt_predict_2,_adpt_predict_2,32,3,0
    1257            
    1258                    .func   244
    1259            ;>>>>   static void adpt_predict_2(void)
    1260            ******************************************************
    1261            * FUNCTION DEF : _adpt_predict_2
    1262            ******************************************************
    1263 01e7       _adpt_predict_2:
    1264            
    1265      0000  LF3     .set    0
    1266            
    1267 01e7 8aa0          POPD    *+
    1268 01e8 80a0          SAR     AR0,*+
    1269 01e9 8180          SAR     AR1,*
    1270 01ea b011          LARK    AR0,17
    1271 01eb 00e0          LAR     AR0,*0+
    1272            ;       <save register vars>
    1273 01ec 86ae          SAR     AR6,*+,AR6
    1274 01ed b601          LARK    AR6,1
    1275 01ee 8be0          MAR     *0+
    1276            
    1277                    .sym    _x,1,24,1,16,.fake0
    1278                    .sym    _a1,2,30,1,16
    1279                    .sym    _a2,3,30,1,16
    1280                    .sym    _A1T,4,14,1,16
    1281                    .sym    _A2T,5,14,1,16
    1282                    .sym    _DQSEZ,6,14,1,16
    1283                    .sym    _PK0,7,14,1,16
    1284                    .sym    _SR0,8,14,1,16
    1285                    .line   11
    1286            ;>>>>     register STATES* x = X;
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   26

    1287 01ef bc04-         LDPK    _X
    1288 01f0 1067-         LAC     _X
    1289 01f1 908a          SACL    * ,AR2
    1290                    .line   12
    1291            ;>>>>     U16BIT *a1 = &x->B[6];
    1292 01f2 b806          ADDK    6
    1293 01f3 b202          LARK    AR2,2
    1294 01f4 8be0          MAR     *0+
    1295 01f5 90a0          SACL    *+
    1296                    .line   13
    1297            ;>>>>     U16BIT *a2 = a1 + 1;
    1298            ;>>>>     U16BIT A1T, A2T, DQSEZ, PK0, SR0;
    1299 01f6 b801          ADDK    1
    1300 01f7 9080          SACL    * 
    1301                    .line   19
    1302            ;>>>>       DQSEZ = (IF_ELSE(NEGATIVE(DQ, 14), -(DQ & 16383), DQ)
    1303            ;>>>>                 + IF_ELSE(NEGATIVE(SEZ, 14), (((U16BIT) 1) << 15) + SEZ, SEZ))
    1304            ;>>>>               & ((U16BIT) 65535L);
    1305 01f8 6961-         ZALS    _SEZ
    1306 01f9 bfb0          ANDK    16384
         01fa 4000  
    1307 01fb bfb0          ANDK    0FFFFh
         01fc ffff  
    1308 01fd e388          BZ      LL41
         01fe 0204' 
    1309 01ff 1061-         LAC     _SEZ
    1310 0200 bf90          ADDK    -32768
         0201 8000  
    1311 0202 7980          B       LL42
         0203 0205' 
    1312 0204       LL41:
    1313 0204 1061-         LAC     _SEZ
    1314 0205       LL42:
    1315 0205 be1e          SACB
    1316 0206 bc05-         LDPK    _DQ
    1317 0207 6904-         ZALS    _DQ
    1318 0208 bfb0          ANDK    16384
         0209 4000  
    1319 020a bfb0          ANDK    0FFFFh
         020b ffff  
    1320 020c e388          BZ      LL43
         020d 0214' 
    1321 020e 1004-         LAC     _DQ
    1322 020f bfb0          ANDK    16383
         0210 3fff  
    1323 0211 be02          NEG
    1324 0212 7980          B       LL44
         0213 0215' 
    1325 0214       LL43:
    1326 0214 1004-         LAC     _DQ
    1327 0215       LL44:
    1328 0215 be10          ADDB
    1329 0216 bfb0          ANDK    65535
         0217 ffff  
    1330 0218 7803          ADRK    3
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   27

    1331 0219 9080          SACL    * 
    1332                    .line   22
    1333            ;>>>>       PK0 = SIGNBIT(DQSEZ, 15);
    1334 021a 6980          ZALS    * 
    1335 021b bfb0          ANDK    32768
         021c 8000  
    1336 021d bfb0          ANDK    0FFFFh
         021e ffff  
    1337 021f e388          BZ      LL45
         0220 0224' 
    1338 0221 b901          LACK    1
    1339 0222 7980          B       LL46
         0223 0225' 
    1340 0224       LL45:
    1341 0224 b900          LACK    0
    1342 0225       LL46:
    1343 0225 8ba0          MAR     *+
    1344 0226 9080          SACL    * 
    1345                    .line   26
    1346            ;>>>>     SR = (IF_ELSE(NEGATIVE(DQ, 14), -(DQ & 16383), DQ)
    1347            ;>>>>           + IF_ELSE(NEGATIVE(SE, 14), (((U16BIT) 1) << 15) + SE, SE))
    1348            ;>>>>          & ((U16BIT) 65535L);
    1349            ;>>>>       register S16BIT EXP;
    1350            ;>>>>       U16BIT SRS, MAG;
    1351 0227 6906-         ZALS    _SE
    1352 0228 bfb0          ANDK    16384
         0229 4000  
    1353 022a bfb0          ANDK    0FFFFh
         022b ffff  
    1354 022c e388          BZ      LL47
         022d 0233' 
    1355 022e 1006-         LAC     _SE
    1356 022f bf90          ADDK    -32768
         0230 8000  
    1357 0231 7980          B       LL48
         0232 0234' 
    1358 0233       LL47:
    1359 0233 1006-         LAC     _SE
    1360 0234       LL48:
    1361 0234 be1e          SACB
    1362 0235 6904-         ZALS    _DQ
    1363 0236 bfb0          ANDK    16384
         0237 4000  
    1364 0238 bfb0          ANDK    0FFFFh
         0239 ffff  
    1365 023a e388          BZ      LL49
         023b 0242' 
    1366 023c 1004-         LAC     _DQ
    1367 023d bfb0          ANDK    16383
         023e 3fff  
    1368 023f be02          NEG
    1369 0240 7980          B       LL50
         0241 0243' 
    1370 0242       LL49:
    1371 0242 1004-         LAC     _DQ
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   28

    1372 0243       LL50:
    1373 0243 be10          ADDB
    1374 0244 bfb0          ANDK    65535
         0245 ffff  
    1375 0246 9008-         SACL    _SR
    1376                    .block  26
    1377                    .sym    _EXP,9,4,1,16
    1378                    .sym    _SRS,10,14,1,16
    1379                    .sym    _MAG,11,14,1,16
    1380                    .line   35
    1381            ;>>>>       SRS = NEGATIVE(SR, 15);
    1382 0247 bfb0          ANDK    32768
         0248 8000  
    1383 0249 7803          ADRK    3
    1384 024a 9080          SACL    * 
    1385                    .line   36
    1386            ;>>>>       MAG = IF_ELSE(SRS, (-SR) & 32767, SR);
    1387 024b 1080          LAC     * 
    1388 024c e388          BZ      LL51
         024d 0254' 
    1389 024e 1008-         LAC     _SR
    1390 024f be02          NEG
    1391 0250 bfb0          ANDK    32767
         0251 7fff  
    1392 0252 7980          B       LL52
         0253 0255' 
    1393 0254       LL51:
    1394 0254 1008-         LAC     _SR
    1395 0255       LL52:
    1396 0255 8ba0          MAR     *+
    1397 0256 90a0          SACL    *+
    1398                    .block  36
    1399                    .sym    _tmp,12,14,1,16
    1400                    .line   37
    1401            ;>>>>       MSB0(MAG, EXP);
    1402 0257 9080          SACL    * 
    1403 0258 b900          LACK    0
    1404 0259 7c03          SBRK    3
    1405 025a 9080          SACL    * 
    1406 025b 7803          ADRK    3
    1407 025c 1080          LAC     * 
    1408 025d e388          BZ      L21
         025e 026c' 
    1409 025f be46          RSXM ;;;
    1410 0260       L20:
    1411 0260 1e80          LAC     * ,14
    1412 0261 9980          SACH    * ,1
    1413 0262 7c03          SBRK    3
    1414 0263 1080          LAC     * 
    1415 0264 b801          ADDK    1
    1416 0265 9080          SACL    * 
    1417 0266 7803          ADRK    3
    1418 0267 1080          LAC     * 
    1419 0268 bfb0          ANDK    0FFFFh
         0269 ffff  
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   29

    1420 026a e308          BNZ     L20
         026b 0260' 
    1421 026c       L21:
    1422                    .endblock       37
    1423                    .line   38
    1424            ;>>>>       SR0 = (SRS ? 1 << 10 : 0) + (EXP << 6) +
    1425            ;>>>>             (MAG ? LSHIFT(MAG, EXP - 6) : 1 << 5);
    1426            ;>>>>       register U16BIT PKS1, UGA2B, UGA2, ULA2;
    1427            ;>>>>       U24BIT FA1;
    1428 026c 8b90          MAR     *-
    1429 026d 1080          LAC     * 
    1430 026e e388          BZ      LL53
         026f 028b' 
    1431 0270 be47          SSXM
    1432 0271 7c02          SBRK    2
    1433 0272 1080          LAC     * 
    1434 0273 ba06          SUBK    6
    1435 0274 e38c          BGEZ    LL54
         0275 0280' 
    1436 0276 b906          LACK    6
    1437 0277 3088          SUB     * ,AR0
    1438 0278 9080          SACL    * 
    1439 0279 738a          LT      * ,AR2
    1440 027a 7802          ADRK    2
    1441 027b 6b80          LACT    * 
    1442 027c bfb0          ANDK    0FFFFh
         027d ffff  
    1443 027e 7980          B       LL55
         027f 0289' 
    1444 0280       LL54:
    1445 0280 1088          LAC     * ,AR0
    1446 0281 ba06          SUBK    6
    1447 0282 9080          SACL    * 
    1448 0283 738a          LT      * ,AR2
    1449 0284 7802          ADRK    2
    1450 0285 6980          ZALS    * 
    1451 0286 be5b          SATL
    1452 0287 bfb0          ANDK    0FFFFh
         0288 ffff  
    1453 0289       LL55:
    1454 0289 7980          B       LL56
         028a 028c' 
    1455 028b       LL53:
    1456 028b b920          LACK    32
    1457 028c       LL56:
    1458 028c be1e          SACB
    1459 028d 8b90          MAR     *-
    1460 028e 1080          LAC     * 
    1461 028f e388          BZ      LL57
         0290 0295' 
    1462 0291 bf80          LACK    1024
         0292 0400  
    1463 0293 7980          B       LL58
         0294 0296' 
    1464 0295       LL57:
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   30

    1465 0295 b900          LACK    0
    1466 0296       LL58:
    1467 0296 8b90          MAR     *-
    1468 0297 2690          ADD     *-,6
    1469 0298 be10          ADDB
    1470 0299 908e          SACL    * ,AR6
    1471                    .endblock       38
    1472                    .block  38
    1473                    .sym    _PKS1,9,14,1,16
    1474                    .sym    _UGA2B,10,14,1,16
    1475                    .sym    _UGA2,11,14,1,16
    1476                    .sym    _ULA2,12,14,1,16
    1477                    .sym    _FA1,13,15,1,32
    1478                    .line   47
    1479            ;>>>>       PKS1 = PK0 ^ x->PK1;
    1480 029a 058d          LAR     AR5,* ,AR5
    1481 029b 7810          ADRK    16
    1482 029c 108a          LAC     * ,AR2
    1483 029d 8b90          MAR     *-
    1484 029e 6c80          XOR     * 
    1485 029f 7802          ADRK    2
    1486 02a0 9080          SACL    * 
    1487                    .line   48
    1488            ;>>>>       if (NEGATIVE(*a1, 15))
    1489 02a1 7c07          SBRK    7
    1490 02a2 048c          LAR     AR4,* ,AR4
    1491 02a3 6980          ZALS    * 
    1492 02a4 bfb0          ANDK    32768
         02a5 8000  
    1493 02a6 bfb0          ANDK    0FFFFh
         02a7 ffff  
    1494 02a8 e388          BZ      L22
         02a9 02d4' 
    1495                    .line   49
    1496            ;>>>>         FA1 = *a1 >= (U16BIT) 57345L ?
    1497            ;>>>>                        (((U24BIT) *a1) << 2) & ((U24BIT) 131071L) :
    1498            ;>>>>                        ((U24BIT) 24577) << 2;
    1499            ;>>>>       else
    1500 02aa 8b8a          MAR     * ,AR2
    1501 02ab 038b          LAR     AR3,* ,AR3
    1502 02ac 6980          ZALS    * 
    1503 02ad be46          RSXM
    1504 02ae bfa0          SUBK    -8191
         02af e001  
    1505 02b0 e344          BLZ     LL59
         02b1 02c9' 
    1506 02b2 8b8a          MAR     * ,AR2
    1507 02b3 058d          LAR     AR5,* ,AR5
    1508 02b4 6989          ZALS    * ,AR1
    1509 02b5 90a0          SACL    *+
    1510 02b6 98a0          SACH    *+
    1511 02b7 b902          LACK    2
    1512 02b8 9080          SACL    * 
    1513 02b9 7a80          CALL    L$$SL
         02ba 0000! 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   31

    1514 02bb 8b8a          MAR     * ,AR2
    1515 02bc 780e          ADRK    14
    1516 02bd 9890          SACH    *-
    1517 02be bfb0          ANDK    65535
         02bf ffff  
    1518 02c0 90a0          SACL    *+
    1519 02c1 6980          ZALS    * 
    1520 02c2 bfb0          ANDK    1
         02c3 0001  
    1521 02c4 9090          SACL    *-
    1522 02c5 69a0          ZALS    *+
    1523 02c6 6180          ADDH    * 
    1524 02c7 7980          B       LL60
         02c8 02cd' 
    1525 02c9       LL59:
    1526 02c9 bf8f          LALK    3,15
         02ca 0003  
    1527 02cb bfc0          ORK     4
         02cc 0004  
    1528 02cd       LL60:
    1529 02cd 8b8a          MAR     * ,AR2
    1530 02ce b20d          LARK    AR2,13
    1531 02cf 8be0          MAR     *0+
    1532 02d0 90a0          SACL    *+
    1533 02d1 9880          SACH    * 
    1534 02d2 7980          B       L23
         02d3 02ea' 
    1535 02d4       L22:
    1536                    .line   53
    1537            ;>>>>         FA1 = *a1 <= 8191 ? *a1 << 2 : 8191 << 2;
    1538 02d4 8b8a          MAR     * ,AR2
    1539 02d5 048c          LAR     AR4,* ,AR4
    1540 02d6 6980          ZALS    * 
    1541 02d7 bfa0          SUBK    8191
         02d8 1fff  
    1542 02d9 e304          BGZ     LL61
         02da 02e2' 
    1543 02db 8b8a          MAR     * ,AR2
    1544 02dc 038b          LAR     AR3,* ,AR3
    1545 02dd 1280          LAC     * ,2
    1546 02de bfb0          ANDK    0FFFFh
         02df ffff  
    1547 02e0 7980          B       LL62
         02e1 02e4' 
    1548 02e2       LL61:
    1549 02e2 bf80          LACK    32764
         02e3 7ffc  
    1550 02e4       LL62:
    1551 02e4 bfb0          ANDK    0FFFFh
         02e5 ffff  
    1552 02e6 8b8a          MAR     * ,AR2
    1553 02e7 780b          ADRK    11
    1554 02e8 90a0          SACL    *+
    1555 02e9 9880          SACH    * 
    1556 02ea       L23:
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   32

    1557                    .line   54
    1558            ;>>>>       UGA2B = ((U16BIT) (((PK0 ^ x->PK2 ? (U24BIT) 114688L : (U24BIT) 16384)
    1559            ;>>>>                          + IF_ELSE(PKS1, FA1, (-FA1) & ((U24BIT) 131071L)))
    1560            ;>>>>                          >> 7)) & 1023;
    1561 02ea 8b8e          MAR     * ,AR6
    1562 02eb 058d          LAR     AR5,* ,AR5
    1563 02ec 7811          ADRK    17
    1564 02ed 698a          ZALS    * ,AR2
    1565 02ee 7c07          SBRK    7
    1566 02ef 6c80          XOR     * 
    1567 02f0 bfb0          ANDK    0FFFFh
         02f1 ffff  
    1568 02f2 e388          BZ      LL63
         02f3 02fa' 
    1569 02f4 bf8f          LALK    3,15
         02f5 0003  
    1570 02f6 bfc0          ORK     16384
         02f7 4000  
    1571 02f8 7980          B       LL64
         02f9 02fc' 
    1572 02fa       LL63:
    1573 02fa bf80          LACK    16384
         02fb 4000  
    1574 02fc       LL64:
    1575 02fc be1e          SACB
    1576 02fd 7802          ADRK    2
    1577 02fe 1080          LAC     * 
    1578 02ff e388          BZ      LL65
         0300 0306' 
    1579 0301 7804          ADRK    4
    1580 0302 69a0          ZALS    *+
    1581 0303 6180          ADDH    * 
    1582 0304 7980          B       LL66
         0305 0315' 
    1583 0306       LL65:
    1584 0306 7804          ADRK    4
    1585 0307 69a0          ZALS    *+
    1586 0308 6180          ADDH    * 
    1587 0309 be02          NEG
    1588 030a 7802          ADRK    2
    1589 030b 9890          SACH    *-
    1590 030c bfb0          ANDK    65535
         030d ffff  
    1591 030e 90a0          SACL    *+
    1592 030f 6980          ZALS    * 
    1593 0310 bfb0          ANDK    1
         0311 0001  
    1594 0312 9090          SACL    *-
    1595 0313 69a0          ZALS    *+
    1596 0314 6180          ADDH    * 
    1597 0315       LL66:
    1598 0315 be10          ADDB
    1599 0316 bc00          LDPK    0
    1600 0317 ae0d          SPLK    7,TREG1
         0318 0007  
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   33

    1601 0319 be46          RSXM
    1602 031a be5b          SATL
    1603 031b bfb0          ANDK    1023
         031c 03ff  
    1604 031d b20a          LARK    AR2,10
    1605 031e 8be0          MAR     *0+
    1606 031f 9080          SACL    * 
    1607                    .line   57
    1608            ;>>>>       UGA2 = IF_ELSE(DQSEZ, IF_ELSE(NEGATIVE(UGA2B, 9),
    1609            ;>>>>                                     UGA2B + ((U16BIT) 64512L), UGA2B), 0);
    1610 0320 7c04          SBRK    4
    1611 0321 1080          LAC     * 
    1612 0322 e388          BZ      LL67
         0323 0334' 
    1613 0324 7804          ADRK    4
    1614 0325 6980          ZALS    * 
    1615 0326 bfb0          ANDK    512
         0327 0200  
    1616 0328 bfb0          ANDK    0FFFFh
         0329 ffff  
    1617 032a e388          BZ      LL68
         032b 0331' 
    1618 032c 1080          LAC     * 
    1619 032d bf90          ADDK    -1024
         032e fc00  
    1620 032f 7980          B       LL69
         0330 0332' 
    1621 0331       LL68:
    1622 0331 1080          LAC     * 
    1623 0332       LL69:
    1624 0332 7980          B       LL70
         0333 0335' 
    1625 0334       LL67:
    1626 0334 b900          LACK    0
    1627 0335       LL70:
    1628 0335 b20b          LARK    AR2,11
    1629 0336 8be0          MAR     *0+
    1630 0337 9080          SACL    * 
    1631                    .line   59
    1632            ;>>>>       ULA2 = NEGATIVE(*a2, 15) ? -((*a2 >> 7) + ((U16BIT) 65024L)) :
    1633            ;>>>>                                  -(*a2 >> 7);
    1634 0338 7c08          SBRK    8
    1635 0339 048c          LAR     AR4,* ,AR4
    1636 033a 6980          ZALS    * 
    1637 033b bfb0          ANDK    32768
         033c 8000  
    1638 033d bfb0          ANDK    0FFFFh
         033e ffff  
    1639 033f e388          BZ      LL71
         0340 034b' 
    1640 0341 8b8a          MAR     * ,AR2
    1641 0342 038b          LAR     AR3,* ,AR3
    1642 0343 1889          LAC     * ,8,AR1
    1643 0344 bf9f          ADLK    65024,15
         0345 fe00  
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   34

    1644 0346 9980          SACH    * ,1
    1645 0347 1080          LAC     * 
    1646 0348 be02          NEG
    1647 0349 7980          B       LL72
         034a 0351' 
    1648 034b       LL71:
    1649 034b 8b8a          MAR     * ,AR2
    1650 034c 058d          LAR     AR5,* ,AR5
    1651 034d 1889          LAC     * ,8,AR1
    1652 034e 9980          SACH    * ,1
    1653 034f 1080          LAC     * 
    1654 0350 be02          NEG
    1655 0351       LL72:
    1656 0351 8b8a          MAR     * ,AR2
    1657 0352 7809          ADRK    9
    1658 0353 9080          SACL    * 
    1659                    .line   61
    1660            ;>>>>       A2T = (*a2 + UGA2 + ULA2) & ((U16BIT) 65535L);
    1661 0354 7c09          SBRK    9
    1662 0355 048c          LAR     AR4,* ,AR4
    1663 0356 108a          LAC     * ,AR2
    1664 0357 7808          ADRK    8
    1665 0358 20a0          ADD     *+
    1666 0359 2080          ADD     * 
    1667 035a bfb0          ANDK    65535
         035b ffff  
    1668 035c 7c07          SBRK    7
    1669 035d 9080          SACL    * 
    1670                    .endblock       61
    1671                    .line   64
    1672            ;>>>>     if (TR)
    1673            ;>>>>       register int i;
    1674 035e bc05-         LDPK    _TR
    1675 035f 1009-         LAC     _TR
    1676 0360 e388          BZ      L24
         0361 037a' 
    1677                    .block  64
    1678                    .sym    _i,9,4,1,16
    1679                    .line   68
    1680            ;>>>>       for (i = 0; i < 8; i++)
    1681 0362 b900          LACK    0
    1682 0363 7804          ADRK    4
    1683 0364 9080          SACL    * 
    1684 0365 be47          SSXM
    1685 0366 1080          LAC     * 
    1686 0367 ba08          SUBK    8
    1687 0368 e38c          BGEZ    L27
         0369 0476' 
    1688 036a 8b8e          MAR     * ,AR6
    1689 036b       L25:
    1690                    .line   69
    1691            ;>>>>         x->B[i] = 0;
    1692            ;>>>>     else
    1693 036b 108a          LAC     * ,AR2
    1694 036c 2088          ADD     * ,AR0
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   35

    1695 036d 9080          SACL    * 
    1696 036e 038b          LAR     AR3,* ,AR3
    1697 036f b900          LACK    0
    1698 0370 908a          SACL    * ,AR2
    1699                    .line   68
    1700 0371 1080          LAC     * 
    1701 0372 b801          ADDK    1
    1702 0373 9080          SACL    * 
    1703 0374 108e          LAC     * ,AR6
    1704 0375 ba08          SUBK    8
    1705 0376 e344          BLZ     L25
         0377 036b' 
    1706                    .endblock       68
    1707 0378 7980          B       L27
         0379 0476' 
    1708 037a       L24:
    1709                    .line   74
    1710            ;>>>>       *a2 = A2P = IF_ELSE(A2T <= 32767, IF_ELSE(A2T >= 12288, 12288, A2T),
    1711            ;>>>>                           IF_ELSE(A2T <= (U16BIT) 53248L,
    1712            ;>>>>                           (U16BIT) 53248L, A2T));
    1713            ;>>>>         U16BIT PKS;
    1714 037a 6980          ZALS    * 
    1715 037b bfa0          SUBK    32767
         037c 7fff  
    1716 037d e304          BGZ     LL73
         037e 038b' 
    1717 037f 6980          ZALS    * 
    1718 0380 bfa0          SUBK    12288
         0381 3000  
    1719 0382 e344          BLZ     LL74
         0383 0388' 
    1720 0384 bf80          LACK    12288
         0385 3000  
    1721 0386 7980          B       LL75
         0387 0389' 
    1722 0388       LL74:
    1723 0388 1080          LAC     * 
    1724 0389       LL75:
    1725 0389 7980          B       LL76
         038a 0395' 
    1726 038b       LL73:
    1727 038b 6980          ZALS    * 
    1728 038c bfa0          SUBK    -12288
         038d d000  
    1729 038e e304          BGZ     LL77
         038f 0394' 
    1730 0390 bf80          LACK    53248
         0391 d000  
    1731 0392 7980          B       LL78
         0393 0395' 
    1732 0394       LL77:
    1733 0394 1080          LAC     * 
    1734 0395       LL78:
    1735 0395       LL76:
    1736 0395 bc04-         LDPK    _A2P
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   36

    1737 0396 9063-         SACL    _A2P
    1738 0397 7c02          SBRK    2
    1739 0398 058d          LAR     AR5,* ,AR5
    1740 0399 908e          SACL    * ,AR6
    1741                    .block  74
    1742                    .sym    _PKS,9,14,1,16
    1743                    .line   82
    1744            ;>>>>         PKS = PK0 ^ x->PK1;
    1745 039a 048c          LAR     AR4,* ,AR4
    1746 039b 7810          ADRK    16
    1747 039c 108a          LAC     * ,AR2
    1748 039d 7804          ADRK    4
    1749 039e 6c80          XOR     * 
    1750 039f 7802          ADRK    2
    1751 03a0 9080          SACL    * 
    1752                    .line   83
    1753            ;>>>>         A1T = (*a1 + IF_ELSE(DQSEZ, IF_ELSE(PKS, (U16BIT) 65344L, 192), 0) +
    1754            ;>>>>                (NEGATIVE(*a1, 15) ? -((*a1 >> 8) + ((U16BIT) 65280L)) :
    1755            ;>>>>                 -(*a1 >> 8))) & ((U16BIT) 65535L);
    1756            ;>>>>         register U16BIT A1UL, A1LL;
    1757 03a1 7c03          SBRK    3
    1758 03a2 1080          LAC     * 
    1759 03a3 e388          BZ      LL79
         03a4 03b0' 
    1760 03a5 7803          ADRK    3
    1761 03a6 1080          LAC     * 
    1762 03a7 e388          BZ      LL80
         03a8 03ad' 
    1763 03a9 bf80          LACK    65344
         03aa ff40  
    1764 03ab 7980          B       LL81
         03ac 03ae' 
    1765 03ad       LL80:
    1766 03ad b9c0          LACK    192
    1767 03ae       LL81:
    1768 03ae 7980          B       LL82
         03af 03b1' 
    1769 03b0       LL79:
    1770 03b0 b900          LACK    0
    1771 03b1       LL82:
    1772 03b1 b202          LARK    AR2,2
    1773 03b2 8be0          MAR     *0+
    1774 03b3 038b          LAR     AR3,* ,AR3
    1775 03b4 208a          ADD     * ,AR2
    1776 03b5 be1e          SACB
    1777 03b6 058d          LAR     AR5,* ,AR5
    1778 03b7 6980          ZALS    * 
    1779 03b8 bfb0          ANDK    32768
         03b9 8000  
    1780 03ba bfb0          ANDK    0FFFFh
         03bb ffff  
    1781 03bc e388          BZ      LL83
         03bd 03c8' 
    1782 03be 8b8a          MAR     * ,AR2
    1783 03bf 048c          LAR     AR4,* ,AR4
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   37

    1784 03c0 1789          LAC     * ,7,AR1
    1785 03c1 bf9f          ADLK    65280,15
         03c2 ff00  
    1786 03c3 9980          SACH    * ,1
    1787 03c4 1080          LAC     * 
    1788 03c5 be02          NEG
    1789 03c6 7980          B       LL84
         03c7 03ce' 
    1790 03c8       LL83:
    1791 03c8 8b8a          MAR     * ,AR2
    1792 03c9 038b          LAR     AR3,* ,AR3
    1793 03ca 1789          LAC     * ,7,AR1
    1794 03cb 9980          SACH    * ,1
    1795 03cc 1080          LAC     * 
    1796 03cd be02          NEG
    1797 03ce       LL84:
    1798 03ce be10          ADDB
    1799 03cf bfb0          ANDK    65535
         03d0 ffff  
    1800 03d1 8b8a          MAR     * ,AR2
    1801 03d2 7802          ADRK    2
    1802 03d3 9090          SACL    *-
    1803                    .endblock       83
    1804                    .block  83
    1805                    .sym    _A1UL,9,14,1,16
    1806                    .sym    _A1LL,10,14,1,16
    1807                    .line   92
    1808            ;>>>>         A1UL = (U16BIT) ((((U24BIT) 80896L) - *a2) & ((U16BIT) 65535L));
    1809 03d4 058d          LAR     AR5,* ,AR5
    1810 03d5 bf80          LACK    15360
         03d6 3c00  
    1811 03d7 308a          SUB     * ,AR2
    1812 03d8 bfb0          ANDK    65535
         03d9 ffff  
    1813 03da 7806          ADRK    6
    1814 03db 9080          SACL    * 
    1815                    .line   93
    1816            ;>>>>         A1LL = (*a2 + ((U16BIT) 50176L)) & ((U16BIT) 65535L);
    1817 03dc 7c06          SBRK    6
    1818 03dd 048c          LAR     AR4,* ,AR4
    1819 03de 108a          LAC     * ,AR2
    1820 03df bf90          ADDK    -15360
         03e0 c400  
    1821 03e1 bfb0          ANDK    65535
         03e2 ffff  
    1822 03e3 7807          ADRK    7
    1823 03e4 9080          SACL    * 
    1824                    .line   94
    1825            ;>>>>         *a1 = IF_ELSE(A1T <= 32767,
    1826            ;>>>>                         IF_ELSE(A1T >= A1UL, A1UL, A1T),
    1827            ;>>>>                         IF_ELSE(A1T <= A1LL, A1LL, A1T));
    1828            ;>>>>         register int i;
    1829 03e5 7c06          SBRK    6
    1830 03e6 6980          ZALS    * 
    1831 03e7 bfa0          SUBK    32767
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   38

         03e8 7fff  
    1832 03e9 e304          BGZ     LL85
         03ea 03f7' 
    1833 03eb 6980          ZALS    * 
    1834 03ec 7805          ADRK    5
    1835 03ed 6680          SUBS    * 
    1836 03ee e344          BLZ     LL86
         03ef 03f3' 
    1837 03f0 1080          LAC     * 
    1838 03f1 7980          B       LL87
         03f2 03f5' 
    1839 03f3       LL86:
    1840 03f3 7c05          SBRK    5
    1841 03f4 1080          LAC     * 
    1842 03f5       LL87:
    1843 03f5 7980          B       LL88
         03f6 0401' 
    1844 03f7       LL85:
    1845 03f7 6980          ZALS    * 
    1846 03f8 7806          ADRK    6
    1847 03f9 6680          SUBS    * 
    1848 03fa e304          BGZ     LL89
         03fb 03ff' 
    1849 03fc 1080          LAC     * 
    1850 03fd 7980          B       LL90
         03fe 0401' 
    1851 03ff       LL89:
    1852 03ff 7c06          SBRK    6
    1853 0400 1080          LAC     * 
    1854 0401       LL90:
    1855 0401       LL88:
    1856 0401 b202          LARK    AR2,2
    1857 0402 8be0          MAR     *0+
    1858 0403 038b          LAR     AR3,* ,AR3
    1859 0404 908e          SACL    * ,AR6
    1860                    .endblock       94
    1861                    .block  94
    1862                    .sym    _i,9,4,1,16
    1863                    .sym    _tmp1,10,30,1,16
    1864                    .sym    _tmp2,11,30,1,16
    1865                    .sym    _DQS,12,14,1,16
    1866                    .sym    _DQM,13,14,1,16
    1867                    .line   102
    1868            ;>>>>         register U16BIT* tmp1 = x->B;
    1869 0405 108a          LAC     * ,AR2
    1870 0406 7808          ADRK    8
    1871 0407 90ae          SACL    *+,AR6
    1872                    .line   103
    1873            ;>>>>         U16BIT* tmp2 = x->DQ;
    1874            ;>>>>         U16BIT DQS, DQM;
    1875 0408 108a          LAC     * ,AR2
    1876 0409 b808          ADDK    8
    1877 040a 9080          SACL    * 
    1878                    .line   106
    1879            ;>>>>         DQS = SIGNBIT(DQ, 14);
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   39

    1880 040b bc05-         LDPK    _DQ
    1881 040c 6904-         ZALS    _DQ
    1882 040d bfb0          ANDK    16384
         040e 4000  
    1883 040f bfb0          ANDK    0FFFFh
         0410 ffff  
    1884 0411 e388          BZ      LL91
         0412 0416' 
    1885 0413 b901          LACK    1
    1886 0414 7980          B       LL92
         0415 0417' 
    1887 0416       LL91:
    1888 0416 b900          LACK    0
    1889 0417       LL92:
    1890 0417 8ba0          MAR     *+
    1891 0418 90a0          SACL    *+
    1892                    .line   107
    1893            ;>>>>         DQM = DQ & 16383;
    1894 0419 1004-         LAC     _DQ
    1895 041a bfb0          ANDK    16383
         041b 3fff  
    1896 041c 9080          SACL    * 
    1897                    .line   108
    1898            ;>>>>         for (i = 0; i < 6; i++, tmp1++)
    1899 041d b900          LACK    0
    1900 041e 7c04          SBRK    4
    1901 041f 9080          SACL    * 
    1902 0420 be47          SSXM
    1903 0421 1080          LAC     * 
    1904 0422 ba06          SUBK    6
    1905 0423 e38c          BGEZ    L27
         0424 0476' 
    1906 0425 7804          ADRK    4
    1907 0426       L28:
    1908                    .line   109
    1909            ;>>>>           *tmp1 = (*tmp1 +
    1910            ;>>>>                    IF_ELSE(DQM,
    1911            ;>>>>                            IF_ELSE(DQS ^ SIGNBIT(*tmp2++, 10),
    1912            ;>>>>                                    (U16BIT) 65408L, 128), 0) +
    1913            ;>>>>                    (NEGATIVE(*tmp1 ,15) ?
    1914            ;>>>>                    -((*tmp1 >> 8) + ((U16BIT) 65280L)) : -(*tmp1 >> 8)))
    1915            ;>>>>                   & ((U16BIT) 65535L);
    1916 0426 1080          LAC     * 
    1917 0427 e388          BZ      LL93
         0428 0444' 
    1918 0429 7c02          SBRK    2
    1919 042a 058d          LAR     AR5,* ,AR5
    1920 042b 69aa          ZALS    *+,AR2
    1921 042c 8580          SAR     AR5,* 
    1922 042d bfb0          ANDK    1024
         042e 0400  
    1923 042f bfb0          ANDK    0FFFFh
         0430 ffff  
    1924 0431 e388          BZ      LL95
         0432 0436' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   40

    1925 0433 b901          LACK    1
    1926 0434 7980          B       LL96
         0435 0437' 
    1927 0436       LL95:
    1928 0436 b900          LACK    0
    1929 0437       LL96:
    1930 0437 8ba0          MAR     *+
    1931 0438 6c80          XOR     * 
    1932 0439 bfb0          ANDK    0FFFFh
         043a ffff  
    1933 043b e388          BZ      LL94
         043c 0441' 
    1934 043d bf80          LACK    65408
         043e ff80  
    1935 043f 7980          B       LL97
         0440 0442' 
    1936 0441       LL94:
    1937 0441 b980          LACK    128
    1938 0442       LL97:
    1939 0442 7980          B       LL98
         0443 0445' 
    1940 0444       LL93:
    1941 0444 b900          LACK    0
    1942 0445       LL98:
    1943 0445 b20a          LARK    AR2,10
    1944 0446 8be0          MAR     *0+
    1945 0447 048c          LAR     AR4,* ,AR4
    1946 0448 208a          ADD     * ,AR2
    1947 0449 be1e          SACB
    1948 044a 038b          LAR     AR3,* ,AR3
    1949 044b 6980          ZALS    * 
    1950 044c bfb0          ANDK    32768
         044d 8000  
    1951 044e bfb0          ANDK    0FFFFh
         044f ffff  
    1952 0450 e388          BZ      LL99
         0451 045d' 
    1953 0452 8b8a          MAR     * ,AR2
    1954 0453 058d          LAR     AR5,* ,AR5
    1955 0454 be46          RSXM
    1956 0455 1789          LAC     * ,7,AR1
    1957 0456 bf9f          ADLK    65280,15
         0457 ff00  
    1958 0458 9980          SACH    * ,1
    1959 0459 1080          LAC     * 
    1960 045a be02          NEG
    1961 045b 7980          B       LL100
         045c 0464' 
    1962 045d       LL99:
    1963 045d 8b8a          MAR     * ,AR2
    1964 045e 048c          LAR     AR4,* ,AR4
    1965 045f be46          RSXM
    1966 0460 1789          LAC     * ,7,AR1
    1967 0461 9980          SACH    * ,1
    1968 0462 1080          LAC     * 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   41

    1969 0463 be02          NEG
    1970 0464       LL100:
    1971 0464 be10          ADDB
    1972 0465 bfb0          ANDK    65535
         0466 ffff  
    1973 0467 8b8a          MAR     * ,AR2
    1974 0468 039b          LAR     AR3,*-,AR3
    1975 0469 908a          SACL    * ,AR2
    1976                    .line   108
    1977 046a 1080          LAC     * 
    1978 046b b801          ADDK    1
    1979 046c 90a0          SACL    *+
    1980 046d 058d          LAR     AR5,* ,AR5
    1981 046e 8baa          MAR     *+,AR2
    1982 046f 8590          SAR     AR5,*-
    1983 0470 be47          SSXM
    1984 0471 1080          LAC     * 
    1985 0472 ba06          SUBK    6
    1986 0473 7804          ADRK    4
    1987 0474 e344          BLZ     L28
         0475 0426' 
    1988                    .endblock       108
    1989 0476       L27:
    1990                    .block  108
    1991                    .sym    _i,9,4,1,16
    1992                    .sym    _MAG,10,14,1,16
    1993                    .sym    _EXP,11,4,1,16
    1994                    .line   121
    1995            ;>>>>       register int i = 0;
    1996            ;>>>>       U16BIT MAG;
    1997            ;>>>>       S16BIT EXP;
    1998 0476 b900          LACK    0
    1999 0477 8b8a          MAR     * ,AR2
    2000 0478 b209          LARK    AR2,9
    2001 0479 8be0          MAR     *0+
    2002 047a 908e          SACL    * ,AR6
    2003                    .block  121
    2004                    .sym    _tmp,12,30,1,16
    2005                    .line   126
    2006            ;>>>>         register U16BIT* tmp = &x->DQ[5];
    2007 047b 108a          LAC     * ,AR2
    2008 047c b80d          ADDK    13
    2009 047d 7803          ADRK    3
    2010 047e 9080          SACL    * 
    2011                    .line   128
    2012            ;>>>>         for (i = 0; i < 5; i++)
    2013 047f b900          LACK    0
    2014 0480 7c03          SBRK    3
    2015 0481 9080          SACL    * 
    2016 0482 1080          LAC     * 
    2017 0483 ba05          SUBK    5
    2018 0484 e38c          BGEZ    L31
         0485 0496' 
    2019 0486 7803          ADRK    3
    2020 0487       L30:
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   42

    2021                    .line   129
    2022            ;>>>>           *tmp-- = *(tmp - 1);
    2023 0487 048c          LAR     AR4,* ,AR4
    2024 0488 8b9a          MAR     *-,AR2
    2025 0489 038c          LAR     AR3,* ,AR4
    2026 048a 108b          LAC     * ,AR3
    2027 048b 909a          SACL    *-,AR2
    2028 048c 8380          SAR     AR3,* 
    2029                    .line   128
    2030 048d 7c03          SBRK    3
    2031 048e 1080          LAC     * 
    2032 048f b801          ADDK    1
    2033 0490 9080          SACL    * 
    2034 0491 1080          LAC     * 
    2035 0492 ba05          SUBK    5
    2036 0493 7803          ADRK    3
    2037 0494 e344          BLZ     L30
         0495 0487' 
    2038 0496       L31:
    2039                    .endblock       128
    2040                    .line   132
    2041            ;>>>>       MAG = DQ & 16383;
    2042 0496 bc05-         LDPK    _DQ
    2043 0497 1004-         LAC     _DQ
    2044 0498 bfb0          ANDK    16383
         0499 3fff  
    2045 049a b20a          LARK    AR2,10
    2046 049b 8be0          MAR     *0+
    2047 049c 9080          SACL    * 
    2048                    .block  132
    2049                    .sym    _tmp,12,14,1,16
    2050                    .line   133
    2051            ;>>>>       MSB0(MAG, EXP);
    2052 049d 7802          ADRK    2
    2053 049e 9090          SACL    *-
    2054 049f b900          LACK    0
    2055 04a0 90a0          SACL    *+
    2056 04a1 1080          LAC     * 
    2057 04a2 e388          BZ      L33
         04a3 04af' 
    2058 04a4 be46          RSXM ;;;
    2059 04a5       L32:
    2060 04a5 1e80          LAC     * ,14
    2061 04a6 9990          SACH    *-,1
    2062 04a7 1080          LAC     * 
    2063 04a8 b801          ADDK    1
    2064 04a9 90a0          SACL    *+
    2065 04aa 1080          LAC     * 
    2066 04ab bfb0          ANDK    0FFFFh
         04ac ffff  
    2067 04ad e308          BNZ     L32
         04ae 04a5' 
    2068 04af       L33:
    2069                    .endblock       133
    2070                    .line   134
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   43

    2071            ;>>>>       x->DQ[0] = (NEGATIVE(DQ, 14)? 1 << 10 : 0) + (EXP << 6) +
    2072            ;>>>>                  (MAG ? LSHIFT(MAG, EXP - 6) : 1 << 5);
    2073 04af 7c02          SBRK    2
    2074 04b0 1080          LAC     * 
    2075 04b1 e388          BZ      LL101
         04b2 04cc' 
    2076 04b3 be47          SSXM
    2077 04b4 8ba0          MAR     *+
    2078 04b5 1080          LAC     * 
    2079 04b6 ba06          SUBK    6
    2080 04b7 e38c          BGEZ    LL102
         04b8 04c2' 
    2081 04b9 b906          LACK    6
    2082 04ba 3098          SUB     *-,AR0
    2083 04bb 9080          SACL    * 
    2084 04bc 738a          LT      * ,AR2
    2085 04bd 6b80          LACT    * 
    2086 04be bfb0          ANDK    0FFFFh
         04bf ffff  
    2087 04c0 7980          B       LL103
         04c1 04ca' 
    2088 04c2       LL102:
    2089 04c2 1098          LAC     *-,AR0
    2090 04c3 ba06          SUBK    6
    2091 04c4 9080          SACL    * 
    2092 04c5 738a          LT      * ,AR2
    2093 04c6 6980          ZALS    * 
    2094 04c7 be5b          SATL
    2095 04c8 bfb0          ANDK    0FFFFh
         04c9 ffff  
    2096 04ca       LL103:
    2097 04ca 7980          B       LL104
         04cb 04cd' 
    2098 04cc       LL101:
    2099 04cc b920          LACK    32
    2100 04cd       LL104:
    2101 04cd be1e          SACB
    2102 04ce bc05-         LDPK    _DQ
    2103 04cf 6904-         ZALS    _DQ
    2104 04d0 bfb0          ANDK    16384
         04d1 4000  
    2105 04d2 bfb0          ANDK    0FFFFh
         04d3 ffff  
    2106 04d4 e388          BZ      LL105
         04d5 04da' 
    2107 04d6 bf80          LACK    1024
         04d7 0400  
    2108 04d8 7980          B       LL106
         04d9 04db' 
    2109 04da       LL105:
    2110 04da b900          LACK    0
    2111 04db       LL106:
    2112 04db 8ba0          MAR     *+
    2113 04dc 2689          ADD     * ,6,AR1
    2114 04dd be10          ADDB
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   44

    2115 04de 90ae          SACL    *+,AR6
    2116 04df 058d          LAR     AR5,* ,AR5
    2117 04e0 7808          ADRK    8
    2118 04e1 8b89          MAR     * ,AR1
    2119 04e2 8b90          MAR     *-
    2120 04e3 108d          LAC     * ,AR5
    2121 04e4 908e          SACL    * ,AR6
    2122                    .endblock       134
    2123                    .line   138
    2124            ;>>>>     x->PK2 = x->PK1;
    2125 04e5 0480          LAR     AR4,* 
    2126 04e6 038c          LAR     AR3,* ,AR4
    2127 04e7 7810          ADRK    16
    2128 04e8 108b          LAC     * ,AR3
    2129 04e9 7811          ADRK    17
    2130 04ea 908e          SACL    * ,AR6
    2131                    .line   139
    2132            ;>>>>     x->PK1 = PK0;
    2133 04eb 058a          LAR     AR5,* ,AR2
    2134 04ec 7c04          SBRK    4
    2135 04ed 108d          LAC     * ,AR5
    2136 04ee 7810          ADRK    16
    2137 04ef 908e          SACL    * ,AR6
    2138                    .line   140
    2139            ;>>>>     x->DQ[7] = x->DQ[6];
    2140 04f0 048c          LAR     AR4,* ,AR4
    2141 04f1 780e          ADRK    14
    2142 04f2 8b8e          MAR     * ,AR6
    2143 04f3 038b          LAR     AR3,* ,AR3
    2144 04f4 780f          ADRK    15
    2145 04f5 8b8c          MAR     * ,AR4
    2146 04f6 108b          LAC     * ,AR3
    2147 04f7 908e          SACL    * ,AR6
    2148                    .line   141
    2149            ;>>>>     x->DQ[6] = SR0;
    2150 04f8 058d          LAR     AR5,* ,AR5
    2151 04f9 780e          ADRK    14
    2152 04fa 8b8a          MAR     * ,AR2
    2153 04fb 8ba0          MAR     *+
    2154 04fc 108d          LAC     * ,AR5
    2155 04fd 9089          SACL    * ,AR1
    2156 04fe       EPI0_3:
    2157                    .line   142
    2158            ;       <restore register vars>
    2159 04fe 8b90          MAR     *-
    2160 04ff 0680          LAR     AR6,* 
    2161 0500 7c12          SBRK    18
    2162 0501 0090          LAR     AR0,*-
    2163 0502 7680          PSHD    *
    2164 0503 ef00          RET
    2165            
    2166                    .endfunc        385,000000040H,17
    2167            
    2168                    .sym    _coding_adjustment,_coding_adjustment,32,3,0
    2169            
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   45

    2170                    .func   387
    2171            ;>>>>   static void coding_adjustment()
    2172            ;>>>>     register U16BIT DLN, DS;
    2173            ;>>>>       register S16BIT EXP;
    2174            ;>>>>       U16BIT          DQM;
    2175            ******************************************************
    2176            * FUNCTION DEF : _coding_adjustment
    2177            ******************************************************
    2178 0504       _coding_adjustment:
    2179            
    2180      0000  LF4     .set    0
    2181            
    2182 0504 8aa0          POPD    *+
    2183 0505 80a0          SAR     AR0,*+
    2184 0506 8180          SAR     AR1,*
    2185 0507 b006          LARK    AR0,6
    2186 0508 00e0          LAR     AR0,*0+
    2187            ;       <save register vars>
    2188 0509 86a0          SAR     AR6,*+
    2189 050a 87ae          SAR     AR7,*+,AR6
    2190 050b b601          LARK    AR6,1
    2191 050c b702          LARK    AR7,2
    2192 050d 8bef          MAR     *0+,AR7
    2193 050e 8be0          MAR     *0+
    2194            
    2195 050f be46          RSXM
    2196                    .sym    _DLN,1,14,1,16
    2197                    .sym    _DS,2,14,1,16
    2198                    .block  141
    2199                    .sym    _EXP,3,4,1,16
    2200                    .sym    _DQM,4,14,1,16
    2201                    .line   17
    2202            ;>>>>       DS = NEGATIVE(D, 15);
    2203 0510 bc04-         LDPK    _D
    2204 0511 1064-         LAC     _D
    2205 0512 bfb0          ANDK    32768
         0513 8000  
    2206 0514 9080          SACL    * 
    2207                    .line   18
    2208            ;>>>>       DQM = IF_ELSE(DS, (-D) & 32767, D);
    2209 0515 1080          LAC     * 
    2210 0516 e388          BZ      LL109
         0517 051e' 
    2211 0518 1064-         LAC     _D
    2212 0519 be02          NEG
    2213 051a bfb0          ANDK    32767
         051b 7fff  
    2214 051c 7980          B       LL110
         051d 051f' 
    2215 051e       LL109:
    2216 051e 1064-         LAC     _D
    2217 051f       LL110:
    2218 051f 8b8a          MAR     * ,AR2
    2219 0520 b204          LARK    AR2,4
    2220 0521 8be0          MAR     *0+
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   46

    2221 0522 9080          SACL    * 
    2222                    .block  18
    2223                    .sym    _tmp,5,14,1,16
    2224                    .line   19
    2225            ;>>>>       MSB1(DQM, EXP);
    2226 0523 be46          RSXM
    2227 0524 1ea0          LAC     *+,14
    2228 0525 9980          SACH    * ,1
    2229 0526 b900          LACK    0
    2230 0527 7c02          SBRK    2
    2231 0528 9080          SACL    * 
    2232 0529 7802          ADRK    2
    2233 052a 1080          LAC     * 
    2234 052b e388          BZ      L35
         052c 0539' 
    2235 052d       L34:
    2236 052d 1e80          LAC     * ,14
    2237 052e 9980          SACH    * ,1
    2238 052f 7c02          SBRK    2
    2239 0530 1080          LAC     * 
    2240 0531 b801          ADDK    1
    2241 0532 9080          SACL    * 
    2242 0533 7802          ADRK    2
    2243 0534 1080          LAC     * 
    2244 0535 bfb0          ANDK    0FFFFh
         0536 ffff  
    2245 0537 e308          BNZ     L34
         0538 052d' 
    2246 0539       L35:
    2247                    .endblock       19
    2248                    .line   20
    2249            ;>>>>       DLN = (((EXP << 7) + (LSHIFT(DQM, EXP - 7) & 127)) - (Y >> 2)) & 4095;
    2250            ;>>>>       U16BIT IM, ID;
    2251 0539 be47          SSXM
    2252 053a 7c02          SBRK    2
    2253 053b 1080          LAC     * 
    2254 053c ba07          SUBK    7
    2255 053d e38c          BGEZ    LL111
         053e 0548' 
    2256 053f b907          LACK    7
    2257 0540 30a8          SUB     *+,AR0
    2258 0541 9080          SACL    * 
    2259 0542 738a          LT      * ,AR2
    2260 0543 6b80          LACT    * 
    2261 0544 bfb0          ANDK    0FFFFh
         0545 ffff  
    2262 0546 7980          B       LL112
         0547 0550' 
    2263 0548       LL111:
    2264 0548 10a8          LAC     *+,AR0
    2265 0549 ba07          SUBK    7
    2266 054a 9080          SACL    * 
    2267 054b 738a          LT      * ,AR2
    2268 054c 6980          ZALS    * 
    2269 054d be5b          SATL
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   47

    2270 054e bfb0          ANDK    0FFFFh
         054f ffff  
    2271 0550       LL112:
    2272 0550 bfb0          ANDK    127
         0551 007f  
    2273 0552 be1e          SACB
    2274 0553 8b90          MAR     *-
    2275 0554 1789          LAC     * ,7,AR1
    2276 0555 be10          ADDB
    2277 0556 9088          SACL    * ,AR0
    2278 0557 be46          RSXM
    2279 0558 bc04-         LDPK    _Y
    2280 0559 1d68-         LAC     _Y,13
    2281 055a 9989          SACH    * ,1,AR1
    2282 055b 1088          LAC     * ,AR0
    2283 055c 308e          SUB     * ,AR6
    2284 055d bfb0          ANDK    4095
         055e 0fff  
    2285 055f 9080          SACL    * 
    2286                    .endblock       20
    2287                    .block  20
    2288                    .sym    _IM,3,14,1,16
    2289                    .sym    _ID,4,14,1,16
    2290                    .line   27
    2291            ;>>>>       IM = NEGATIVE(I, 3) ? I & 7 : I + 8;
    2292 0560 6965-         ZALS    _I
    2293 0561 bfb0          ANDK    8
         0562 0008  
    2294 0563 bfb0          ANDK    0FFFFh
         0564 ffff  
    2295 0565 e388          BZ      LL113
         0566 056c' 
    2296 0567 1065-         LAC     _I
    2297 0568 bfb0          ANDK    7
         0569 0007  
    2298 056a 7980          B       LL114
         056b 056e' 
    2299 056c       LL113:
    2300 056c 1065-         LAC     _I
    2301 056d b808          ADDK    8
    2302 056e       LL114:
    2303 056e 8b8a          MAR     * ,AR2
    2304 056f 908e          SACL    * ,AR6
    2305                    .line   28
    2306            ;>>>>       if (DLN > 299)
    2307 0570 6980          ZALS    * 
    2308 0571 bfa0          SUBK    299
         0572 012b  
    2309 0573 e3cc          BLEZ    L36
         0574 05c3' 
    2310                    .line   29
    2311            ;>>>>         if (DLN > 2047)
    2312 0575 6980          ZALS    * 
    2313 0576 bfa0          SUBK    2047
         0577 07ff  
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   48

    2314 0578 e3cc          BLEZ    L37
         0579 0592' 
    2315                    .line   30
    2316            ;>>>>           if (DLN > 3971)
    2317 057a 6980          ZALS    * 
    2318 057b bfa0          SUBK    3971
         057c 0f83  
    2319 057d e3cc          BLEZ    L38
         057e 058c' 
    2320                    .line   31
    2321            ;>>>>             ID = DS ? 6 : 9;
    2322            ;>>>>           else
    2323 057f 8b8f          MAR     * ,AR7
    2324 0580 1080          LAC     * 
    2325 0581 e388          BZ      LL115
         0582 0586' 
    2326 0583 b906          LACK    6
    2327 0584 7980          B       LL116
         0585 0587' 
    2328 0586       LL115:
    2329 0586 b909          LACK    9
    2330 0587       LL116:
    2331 0587 8b8a          MAR     * ,AR2
    2332 0588 8ba0          MAR     *+
    2333 0589 9080          SACL    * 
    2334 058a 7980          B       L43
         058b 0601' 
    2335 058c       L38:
    2336                    .line   33
    2337            ;>>>>             ID = 7;
    2338            ;>>>>         else
    2339 058c b907          LACK    7
    2340 058d 8b8a          MAR     * ,AR2
    2341 058e 8ba0          MAR     *+
    2342 058f 9080          SACL    * 
    2343 0590 7980          B       L43
         0591 0601' 
    2344 0592       L37:
    2345                    .line   35
    2346            ;>>>>           if (DLN > 399)
    2347 0592 6980          ZALS    * 
    2348 0593 bfa0          SUBK    399
         0594 018f  
    2349 0595 e3cc          BLEZ    L41
         0596 05a4' 
    2350                    .line   36
    2351            ;>>>>             ID = DS ? 0 : 15;
    2352            ;>>>>           else
    2353 0597 8b8f          MAR     * ,AR7
    2354 0598 1080          LAC     * 
    2355 0599 e388          BZ      LL117
         059a 059e' 
    2356 059b b900          LACK    0
    2357 059c 7980          B       LL118
         059d 059f' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   49

    2358 059e       LL117:
    2359 059e b90f          LACK    15
    2360 059f       LL118:
    2361 059f 8b8a          MAR     * ,AR2
    2362 05a0 8ba0          MAR     *+
    2363 05a1 9080          SACL    * 
    2364 05a2 7980          B       L43
         05a3 0601' 
    2365 05a4       L41:
    2366                    .line   38
    2367            ;>>>>             if (DLN > 348)
    2368 05a4 6980          ZALS    * 
    2369 05a5 bfa0          SUBK    348
         05a6 015c  
    2370 05a7 e3cc          BLEZ    L42
         05a8 05b6' 
    2371                    .line   39
    2372            ;>>>>               ID = DS ? 1 : 14;
    2373            ;>>>>             else
    2374 05a9 8b8f          MAR     * ,AR7
    2375 05aa 1080          LAC     * 
    2376 05ab e388          BZ      LL119
         05ac 05b0' 
    2377 05ad b901          LACK    1
    2378 05ae 7980          B       LL120
         05af 05b1' 
    2379 05b0       LL119:
    2380 05b0 b90e          LACK    14
    2381 05b1       LL120:
    2382 05b1 8b8a          MAR     * ,AR2
    2383 05b2 8ba0          MAR     *+
    2384 05b3 9080          SACL    * 
    2385 05b4 7980          B       L43
         05b5 0601' 
    2386 05b6       L42:
    2387                    .line   41
    2388            ;>>>>               ID = DS ? 2 : 13;
    2389            ;>>>>       else
    2390 05b6 8b8f          MAR     * ,AR7
    2391 05b7 1080          LAC     * 
    2392 05b8 e388          BZ      LL121
         05b9 05bd' 
    2393 05ba b902          LACK    2
    2394 05bb 7980          B       LL122
         05bc 05be' 
    2395 05bd       LL121:
    2396 05bd b90d          LACK    13
    2397 05be       LL122:
    2398 05be 8b8a          MAR     * ,AR2
    2399 05bf 8ba0          MAR     *+
    2400 05c0 9080          SACL    * 
    2401 05c1 7980          B       L43
         05c2 0601' 
    2402 05c3       L36:
    2403                    .line   43
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   50

    2404            ;>>>>         if (DLN > 177)
    2405 05c3 6980          ZALS    * 
    2406 05c4 bab1          SUBK    177
    2407 05c5 e3cc          BLEZ    L44
         05c6 05e5' 
    2408                    .line   44
    2409            ;>>>>           if (DLN > 245)
    2410 05c7 6980          ZALS    * 
    2411 05c8 baf5          SUBK    245
    2412 05c9 e3cc          BLEZ    L45
         05ca 05d8' 
    2413                    .line   45
    2414            ;>>>>             ID = DS ? 3 : 12;
    2415            ;>>>>           else
    2416 05cb 8b8f          MAR     * ,AR7
    2417 05cc 1080          LAC     * 
    2418 05cd e388          BZ      LL123
         05ce 05d2' 
    2419 05cf b903          LACK    3
    2420 05d0 7980          B       LL124
         05d1 05d3' 
    2421 05d2       LL123:
    2422 05d2 b90c          LACK    12
    2423 05d3       LL124:
    2424 05d3 8b8a          MAR     * ,AR2
    2425 05d4 8ba0          MAR     *+
    2426 05d5 9080          SACL    * 
    2427 05d6 7980          B       L43
         05d7 0601' 
    2428 05d8       L45:
    2429                    .line   47
    2430            ;>>>>             ID = DS ? 4 : 11;
    2431            ;>>>>         else
    2432 05d8 8b8f          MAR     * ,AR7
    2433 05d9 1080          LAC     * 
    2434 05da e388          BZ      LL125
         05db 05df' 
    2435 05dc b904          LACK    4
    2436 05dd 7980          B       LL126
         05de 05e0' 
    2437 05df       LL125:
    2438 05df b90b          LACK    11
    2439 05e0       LL126:
    2440 05e0 8b8a          MAR     * ,AR2
    2441 05e1 8ba0          MAR     *+
    2442 05e2 9080          SACL    * 
    2443 05e3 7980          B       L43
         05e4 0601' 
    2444 05e5       L44:
    2445                    .line   49
    2446            ;>>>>           if (DLN > 79)
    2447 05e5 6980          ZALS    * 
    2448 05e6 ba4f          SUBK    79
    2449 05e7 e3cc          BLEZ    L47
         05e8 05f6' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   51

    2450                    .line   50
    2451            ;>>>>             ID = DS ? 5 : 10;
    2452            ;>>>>           else
    2453 05e9 8b8f          MAR     * ,AR7
    2454 05ea 1080          LAC     * 
    2455 05eb e388          BZ      LL127
         05ec 05f0' 
    2456 05ed b905          LACK    5
    2457 05ee 7980          B       LL128
         05ef 05f1' 
    2458 05f0       LL127:
    2459 05f0 b90a          LACK    10
    2460 05f1       LL128:
    2461 05f1 8b8a          MAR     * ,AR2
    2462 05f2 8ba0          MAR     *+
    2463 05f3 9080          SACL    * 
    2464 05f4 7980          B       L43
         05f5 0601' 
    2465 05f6       L47:
    2466                    .line   52
    2467            ;>>>>             ID = DS ? 6 : 9;
    2468 05f6 8b8f          MAR     * ,AR7
    2469 05f7 1080          LAC     * 
    2470 05f8 e388          BZ      LL129
         05f9 05fd' 
    2471 05fa b906          LACK    6
    2472 05fb 7980          B       LL130
         05fc 05fe' 
    2473 05fd       LL129:
    2474 05fd b909          LACK    9
    2475 05fe       LL130:
    2476 05fe 8b8a          MAR     * ,AR2
    2477 05ff 8ba0          MAR     *+
    2478 0600 9080          SACL    * 
    2479 0601       L43:
    2480                    .line   54
    2481            ;>>>>       if (LAW)
    2482 0601 1060-         LAC     _LAW
    2483 0602 e388          BZ      L48
         0603 064d' 
    2484                    .line   56
    2485            ;>>>>         SD = S ^ 0x55;
    2486 0604 1066-         LAC     _S
    2487 0605 bfd0          XORK    85
         0606 0055  
    2488 0607 bc05-         LDPK    _SD
    2489 0608 9005-         SACL    _SD
    2490                    .line   57
    2491            ;>>>>         if (ID > IM)
    2492 0609 6990          ZALS    *-
    2493 060a 6680          SUBS    * 
    2494 060b e3cc          BLEZ    L49
         060c 062a' 
    2495                    .line   59
    2496            ;>>>>           if (SD <= 126)
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   52

    2497 060d 6905-         ZALS    _SD
    2498 060e ba7e          SUBK    126
    2499 060f e304          BGZ     L50
         0610 0616' 
    2500                    .line   60
    2501            ;>>>>             SD++;
    2502 0611 1005-         LAC     _SD
    2503 0612 b801          ADDK    1
    2504 0613 9005-         SACL    _SD
    2505 0614 7980          B       L53
         0615 0647' 
    2506 0616       L50:
    2507                    .line   61
    2508            ;>>>>           else if (SD >= 129)
    2509 0616 6905-         ZALS    _SD
    2510 0617 ba81          SUBK    129
    2511 0618 e344          BLZ     L52
         0619 061f' 
    2512                    .line   62
    2513            ;>>>>             SD--;
    2514            ;>>>>           else
    2515 061a 1005-         LAC     _SD
    2516 061b ba01          SUBK    1
    2517 061c 9005-         SACL    _SD
    2518 061d 7980          B       L53
         061e 0647' 
    2519 061f       L52:
    2520                    .line   64
    2521            ;>>>>             SD = SD == 128 ? 0 : 127;
    2522 061f 1005-         LAC     _SD
    2523 0620 ba80          SUBK    128
    2524 0621 e308          BNZ     LL131
         0622 0626' 
    2525 0623 b900          LACK    0
    2526 0624 7980          B       LL132
         0625 0627' 
    2527 0626       LL131:
    2528 0626 b97f          LACK    127
    2529 0627       LL132:
    2530 0627 9005-         SACL    _SD
    2531 0628 7980          B       L53
         0629 0647' 
    2532 062a       L49:
    2533                    .line   66
    2534            ;>>>>         else if (ID < IM)
    2535 062a 8ba0          MAR     *+
    2536 062b 6990          ZALS    *-
    2537 062c 6680          SUBS    * 
    2538 062d e38c          BGEZ    L53
         062e 0647' 
    2539                    .line   68
    2540            ;>>>>           if (SD <= 127)
    2541 062f 6905-         ZALS    _SD
    2542 0630 ba7f          SUBK    127
    2543 0631 e304          BGZ     L55
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   53

         0632 063d' 
    2544                    .line   69
    2545            ;>>>>             SD = SD ? SD - 1 : 128;
    2546            ;>>>>           else
    2547 0633 1005-         LAC     _SD
    2548 0634 e388          BZ      LL133
         0635 0639' 
    2549 0636 ba01          SUBK    1
    2550 0637 7980          B       LL134
         0638 063a' 
    2551 0639       LL133:
    2552 0639 b980          LACK    128
    2553 063a       LL134:
    2554 063a 9005-         SACL    _SD
    2555 063b 7980          B       L53
         063c 0647' 
    2556 063d       L55:
    2557                    .line   71
    2558            ;>>>>             SD = SD == 255 ? 255 : SD + 1;
    2559 063d 1005-         LAC     _SD
    2560 063e baff          SUBK    255
    2561 063f e308          BNZ     LL135
         0640 0644' 
    2562 0641 b9ff          LACK    255
    2563 0642 7980          B       LL136
         0643 0646' 
    2564 0644       LL135:
    2565 0644 1005-         LAC     _SD
    2566 0645 b801          ADDK    1
    2567 0646       LL136:
    2568 0646 9005-         SACL    _SD
    2569 0647       L53:
    2570                    .line   73
    2571            ;>>>>         SD ^= 0x55;
    2572            ;>>>>       else
    2573 0647 1005-         LAC     _SD
    2574 0648 bfd0          XORK    85
         0649 0055  
    2575 064a 9005-         SACL    _SD
    2576 064b 7980          B       L57
         064c 06a3' 
    2577 064d       L48:
    2578                    .line   77
    2579            ;>>>>         SD = S;
    2580 064d 1066-         LAC     _S
    2581 064e bc05-         LDPK    _SD
    2582 064f 9005-         SACL    _SD
    2583                    .line   78
    2584            ;>>>>         if (ID > IM)
    2585 0650 6990          ZALS    *-
    2586 0651 6680          SUBS    * 
    2587 0652 e3cc          BLEZ    L58
         0653 067b' 
    2588                    .line   80
    2589            ;>>>>           if (1 <= S && S <= 127)
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   54

    2590 0654 bc04-         LDPK    _S
    2591 0655 1066-         LAC     _S
    2592 0656 e388          BZ      L59
         0657 0662' 
    2593 0658 6966-         ZALS    _S
    2594 0659 ba7f          SUBK    127
    2595 065a e304          BGZ     L59
         065b 0662' 
    2596                    .line   81
    2597            ;>>>>             SD--;
    2598 065c bc05-         LDPK    _SD
    2599 065d 1005-         LAC     _SD
    2600 065e ba01          SUBK    1
    2601 065f 9005-         SACL    _SD
    2602 0660 7980          B       L57
         0661 06a3' 
    2603 0662       L59:
    2604                    .line   82
    2605            ;>>>>           else if (128 <= S && S <= 254)
    2606 0662 6966-         ZALS    _S
    2607 0663 ba80          SUBK    128
    2608 0664 e344          BLZ     L61
         0665 0670' 
    2609 0666 6966-         ZALS    _S
    2610 0667 bafe          SUBK    254
    2611 0668 e304          BGZ     L61
         0669 0670' 
    2612                    .line   83
    2613            ;>>>>             SD++;
    2614            ;>>>>           else
    2615 066a bc05-         LDPK    _SD
    2616 066b 1005-         LAC     _SD
    2617 066c b801          ADDK    1
    2618 066d 9005-         SACL    _SD
    2619 066e 7980          B       L57
         066f 06a3' 
    2620 0670       L61:
    2621                    .line   85
    2622            ;>>>>             SD = S ? 126 : 0;
    2623 0670 1066-         LAC     _S
    2624 0671 e388          BZ      LL137
         0672 0676' 
    2625 0673 b97e          LACK    126
    2626 0674 7980          B       LL138
         0675 0677' 
    2627 0676       LL137:
    2628 0676 b900          LACK    0
    2629 0677       LL138:
    2630 0677 bc05-         LDPK    _SD
    2631 0678 9005-         SACL    _SD
    2632 0679 7980          B       L57
         067a 06a3' 
    2633 067b       L58:
    2634                    .line   87
    2635            ;>>>>         else if (ID < IM)
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   55

    2636 067b 8ba0          MAR     *+
    2637 067c 6990          ZALS    *-
    2638 067d 6680          SUBS    * 
    2639 067e e38c          BGEZ    L57
         067f 06a3' 
    2640                    .line   89
    2641            ;>>>>           if (S <= 126)
    2642 0680 bc04-         LDPK    _S
    2643 0681 6966-         ZALS    _S
    2644 0682 ba7e          SUBK    126
    2645 0683 e304          BGZ     L64
         0684 068b' 
    2646                    .line   90
    2647            ;>>>>             SD++;
    2648 0685 bc05-         LDPK    _SD
    2649 0686 1005-         LAC     _SD
    2650 0687 b801          ADDK    1
    2651 0688 9005-         SACL    _SD
    2652 0689 7980          B       L57
         068a 06a3' 
    2653 068b       L64:
    2654                    .line   91
    2655            ;>>>>           else if (128 < S && S <= 255)
    2656 068b 6966-         ZALS    _S
    2657 068c ba80          SUBK    128
    2658 068d e3cc          BLEZ    L66
         068e 0699' 
    2659 068f 6966-         ZALS    _S
    2660 0690 baff          SUBK    255
    2661 0691 e304          BGZ     L66
         0692 0699' 
    2662                    .line   92
    2663            ;>>>>             SD--;
    2664            ;>>>>           else
    2665 0693 bc05-         LDPK    _SD
    2666 0694 1005-         LAC     _SD
    2667 0695 ba01          SUBK    1
    2668 0696 9005-         SACL    _SD
    2669 0697 7980          B       L57
         0698 06a3' 
    2670 0699       L66:
    2671                    .line   94
    2672            ;>>>>             SD = S == 127 ? 254 : 128;
    2673 0699 1066-         LAC     _S
    2674 069a ba7f          SUBK    127
    2675 069b e308          BNZ     LL139
         069c 06a0' 
    2676 069d b9fe          LACK    254
    2677 069e 7980          B       LL140
         069f 06a1' 
    2678 06a0       LL139:
    2679 06a0 b980          LACK    128
    2680 06a1       LL140:
    2681 06a1 bc05-         LDPK    _SD
    2682 06a2 9005-         SACL    _SD
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   56

    2683 06a3       L57:
    2684                    .endblock       94
    2685 06a3       EPI0_4:
    2686                    .line   98
    2687 06a3 8b89          MAR     * ,AR1
    2688            ;       <restore register vars>
    2689 06a4 8b90          MAR     *-
    2690 06a5 0790          LAR     AR7,*-
    2691 06a6 0680          LAR     AR6,* 
    2692 06a7 7c07          SBRK    7
    2693 06a8 0090          LAR     AR0,*-
    2694 06a9 7680          PSHD    *
    2695 06aa ef00          RET
    2696            
    2697                    .endfunc        484,0000000c0H,6
    2698            
    2699                    .sym    _diff_computation,_diff_computation,32,3,0
    2700            
    2701                    .func   486
    2702            ;>>>>   static void diff_computation()
    2703            ;>>>>     U16BIT SLI, SEI;
    2704            ******************************************************
    2705            * FUNCTION DEF : _diff_computation
    2706            ******************************************************
    2707 06ab       _diff_computation:
    2708            
    2709      0000  LF5     .set    0
    2710            
    2711 06ab 8aa0          POPD    *+
    2712 06ac 80a0          SAR     AR0,*+
    2713 06ad 8180          SAR     AR1,*
    2714 06ae b003          LARK    AR0,3
    2715 06af 00e0          LAR     AR0,*0+
    2716            
    2717                    .sym    _SLI,1,14,1,16
    2718                    .sym    _SEI,2,14,1,16
    2719                    .line   12
    2720            ;>>>>     SLI = IF_ELSE(NEGATIVE(SL, 13), ((U16BIT) 49152L) + SL, SL);
    2721 06b0 bc05-         LDPK    _SL
    2722 06b1 6907-         ZALS    _SL
    2723 06b2 bfb0          ANDK    8192
         06b3 2000  
    2724 06b4 bfb0          ANDK    0FFFFh
         06b5 ffff  
    2725 06b6 e388          BZ      LL143
         06b7 06bd' 
    2726 06b8 1007-         LAC     _SL
    2727 06b9 bf90          ADDK    -16384
         06ba c000  
    2728 06bb 7980          B       LL144
         06bc 06be' 
    2729 06bd       LL143:
    2730 06bd 1007-         LAC     _SL
    2731 06be       LL144:
    2732 06be 8b8a          MAR     * ,AR2
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   57

    2733 06bf b201          LARK    AR2,1
    2734 06c0 8be0          MAR     *0+
    2735 06c1 9080          SACL    * 
    2736                    .line   13
    2737            ;>>>>     SEI = IF_ELSE(NEGATIVE(SE, 14), ((U16BIT) 32768L) + SE, SE);
    2738 06c2 6906-         ZALS    _SE
    2739 06c3 bfb0          ANDK    16384
         06c4 4000  
    2740 06c5 bfb0          ANDK    0FFFFh
         06c6 ffff  
    2741 06c7 e388          BZ      LL145
         06c8 06ce' 
    2742 06c9 1006-         LAC     _SE
    2743 06ca bf90          ADDK    -32768
         06cb 8000  
    2744 06cc 7980          B       LL146
         06cd 06cf' 
    2745 06ce       LL145:
    2746 06ce 1006-         LAC     _SE
    2747 06cf       LL146:
    2748 06cf 8ba0          MAR     *+
    2749 06d0 9090          SACL    *-
    2750                    .line   14
    2751            ;>>>>     D = (SLI - SEI) & ((U16BIT) 65535L);
    2752 06d1 be02          NEG
    2753 06d2 2089          ADD     * ,AR1
    2754 06d3 bfb0          ANDK    65535
         06d4 ffff  
    2755 06d5 bc04-         LDPK    _D
    2756 06d6 9064-         SACL    _D
    2757 06d7       EPI0_5:
    2758                    .line   15
    2759 06d7 7c04          SBRK    4
    2760 06d8 0090          LAR     AR0,*-
    2761 06d9 7680          PSHD    *
    2762 06da ef00          RET
    2763            
    2764                    .endfunc        500,000000000H,3
    2765            
    2766                    .sym    _iadpt_quant,_iadpt_quant,32,3,0
    2767            
    2768                    .func   502
    2769            ;>>>>   static void iadpt_quant()
    2770            ;>>>>     static U16BIT qtab[] =
    2771            ;>>>>       2048, 4, 135, 213, 273, 323, 373, 425,
    2772            ;>>>>       425, 373, 323, 273, 213, 135, 4, 2048,
    2773            ;>>>>     } ;
    2774            ;>>>>     U16BIT DQL;
    2775            ******************************************************
    2776            * FUNCTION DEF : _iadpt_quant
    2777            ******************************************************
    2778 06db       _iadpt_quant:
    2779            
    2780      0000  LF6     .set    0
    2781            
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   58

    2782 06db 8aa0          POPD    *+
    2783 06dc 80a0          SAR     AR0,*+
    2784 06dd 8180          SAR     AR1,*
    2785 06de b004          LARK    AR0,4
    2786 06df 00e0          LAR     AR0,*0+
    2787            
    2788 06e0 be46          RSXM
    2789            
    2790 0248               .sect   ".cinit"
    2791 0248 0010          .word   IS5,STATIC_1
         0249 0240- 
    2792 024a 0800          .word   2048
    2793 024b 0004          .word   4
    2794 024c 0087          .word   135
    2795 024d 00d5          .word   213
    2796 024e 0111          .word   273
    2797 024f 0143          .word   323
    2798 0250 0175          .word   373
    2799 0251 01a9          .word   425
    2800 0252 01a9          .word   425
    2801 0253 0175          .word   373
    2802 0254 0143          .word   323
    2803 0255 0111          .word   273
    2804 0256 00d5          .word   213
    2805 0257 0087          .word   135
    2806 0258 0004          .word   4
    2807 0259 0800          .word   2048
    2808      0010  IS5     .set    16
    2809 06e1               .text
    2810            
    2811                    .sym    _qtab,STATIC_1,62,3,256,,16
    2812 0240               .bss    STATIC_1,16
    2813                    .sym    _DQL,1,14,1,16
    2814                    .line   18
    2815            ;>>>>     DQL = (qtab[I] + (Y >> 2));
    2816            ;>>>>       S16BIT DEX;
    2817            ;>>>>       U16BIT DQT;
    2818 06e1 bc04-         LDPK    _Y
    2819 06e2 1d68-         LAC     _Y,13
    2820 06e3 9988          SACH    * ,1,AR0
    2821 06e4 1065-         LAC     _I
    2822 06e5 bf90          ADLK    STATIC_1+0,0
         06e6 0240- 
    2823 06e7 9080          SACL    * 
    2824 06e8 058d          LAR     AR5,* ,AR5
    2825 06e9 1089          LAC     * ,AR1
    2826 06ea 208a          ADD     * ,AR2
    2827 06eb b201          LARK    AR2,1
    2828 06ec 8be0          MAR     *0+
    2829 06ed 9080          SACL    * 
    2830                    .block  18
    2831                    .sym    _DEX,2,4,1,16
    2832                    .sym    _DQT,3,14,1,16
    2833                    .line   25
    2834            ;>>>>       DEX = (DQL >> 7) & 15;
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   59

    2835 06ee 18a0          LAC     *+,8
    2836 06ef bfbf          ANDK    15,15
         06f0 000f  
    2837 06f1 9990          SACH    *-,1
    2838                    .line   26
    2839            ;>>>>       DQT = (1 << 7) + (DQL & 127);
    2840 06f2 1080          LAC     * 
    2841 06f3 bfb0          ANDK    127
         06f4 007f  
    2842 06f5 b880          ADDK    128
    2843 06f6 7802          ADRK    2
    2844 06f7 9080          SACL    * 
    2845                    .line   27
    2846            ;>>>>       DQ = IF_ELSE(NEGATIVE(I, 3), 1 << 14, 0) 
    2847            ;>>>>            + (NEGATIVE(DQL, 11) ? 0 : LSHIFT(DQT, 7 - DEX));
    2848 06f8 7c02          SBRK    2
    2849 06f9 6980          ZALS    * 
    2850 06fa bfb0          ANDK    2048
         06fb 0800  
    2851 06fc bfb0          ANDK    0FFFFh
         06fd ffff  
    2852 06fe e388          BZ      LL149
         06ff 0703' 
    2853 0700 b900          LACK    0
    2854 0701 7980          B       LL150
         0702 071a' 
    2855 0703       LL149:
    2856 0703 b907          LACK    7
    2857 0704 be47          SSXM
    2858 0705 8ba0          MAR     *+
    2859 0706 3080          SUB     * 
    2860 0707 e38c          BGEZ    LL151
         0708 0712' 
    2861 0709 10a8          LAC     *+,AR0
    2862 070a ba07          SUBK    7
    2863 070b 9080          SACL    * 
    2864 070c 738a          LT      * ,AR2
    2865 070d 6b80          LACT    * 
    2866 070e bfb0          ANDK    0FFFFh
         070f ffff  
    2867 0710 7980          B       LL152
         0711 071a' 
    2868 0712       LL151:
    2869 0712 b907          LACK    7
    2870 0713 30a8          SUB     *+,AR0
    2871 0714 9080          SACL    * 
    2872 0715 738a          LT      * ,AR2
    2873 0716 6980          ZALS    * 
    2874 0717 be5b          SATL
    2875 0718 bfb0          ANDK    0FFFFh
         0719 ffff  
    2876 071a       LL152:
    2877 071a       LL150:
    2878 071a be1e          SACB
    2879 071b 6965-         ZALS    _I
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   60

    2880 071c bfb0          ANDK    8
         071d 0008  
    2881 071e bfb0          ANDK    0FFFFh
         071f ffff  
    2882 0720 e388          BZ      LL153
         0721 0726' 
    2883 0722 bf80          LACK    16384
         0723 4000  
    2884 0724 7980          B       LL154
         0725 0727' 
    2885 0726       LL153:
    2886 0726 b900          LACK    0
    2887 0727       LL154:
    2888 0727 be10          ADDB
    2889 0728 bc05-         LDPK    _DQ
    2890 0729 9004-         SACL    _DQ
    2891                    .endblock       27
    2892 072a       EPI0_6:
    2893                    .line   30
    2894 072a 8b89          MAR     * ,AR1
    2895 072b 7c05          SBRK    5
    2896 072c 0090          LAR     AR0,*-
    2897 072d 7680          PSHD    *
    2898 072e ef00          RET
    2899            
    2900                    .endfunc        531,000000000H,4
    2901            
    2902                    .sym    _input_conversion,_input_conversion,32,3,0
    2903            
    2904                    .func   533
    2905            ;>>>>   static void input_conversion()
    2906            ;>>>>     U16BIT SS, SSS, SSQ;
    2907            ******************************************************
    2908            * FUNCTION DEF : _input_conversion
    2909            ******************************************************
    2910 072f       _input_conversion:
    2911            
    2912      0000  LF7     .set    0
    2913            
    2914 072f 8aa0          POPD    *+
    2915 0730 80a0          SAR     AR0,*+
    2916 0731 8180          SAR     AR1,*
    2917 0732 b004          LARK    AR0,4
    2918 0733 00e0          LAR     AR0,*0+
    2919            
    2920                    .sym    _SS,1,14,1,16
    2921                    .sym    _SSS,2,14,1,16
    2922                    .sym    _SSQ,3,14,1,16
    2923                    .line   12
    2924            ;>>>>     if (LAW)
    2925 0734 bc04-         LDPK    _LAW
    2926 0735 1060-         LAC     _LAW
    2927 0736 e388          BZ      L67
         0737 074e' 
    2928                    .line   14
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   61

    2929            ;>>>>       SS = A_LAW_table[S];
    2930 0738 1066-         LAC     _S
    2931 0739 bf90          ADLK    _A_LAW_table+0,0
         073a 0040- 
    2932 073b 8b88          MAR     * ,AR0
    2933 073c 9080          SACL    * 
    2934 073d 058d          LAR     AR5,* ,AR5
    2935 073e 108a          LAC     * ,AR2
    2936 073f b201          LARK    AR2,1
    2937 0740 8be0          MAR     *0+
    2938 0741 90a0          SACL    *+
    2939                    .line   15
    2940            ;>>>>       SSS = NEGATIVE(SS, 12);
    2941 0742 bfb0          ANDK    4096
         0743 1000  
    2942 0744 9090          SACL    *-
    2943                    .line   16
    2944            ;>>>>       SSQ = (SS & 4095) << 1;
    2945            ;>>>>     else
    2946 0745 1088          LAC     * ,AR0
    2947 0746 bfb0          ANDK    4095
         0747 0fff  
    2948 0748 9080          SACL    * 
    2949 0749 118a          LAC     * ,1,AR2
    2950 074a 7802          ADRK    2
    2951 074b 9080          SACL    * 
    2952 074c 7980          B       L68
         074d 0760' 
    2953 074e       L67:
    2954                    .line   20
    2955            ;>>>>       SS = u_LAW_table[S];
    2956 074e 1066-         LAC     _S
    2957 074f bf90          ADLK    _u_LAW_table+0,0
         0750 0140- 
    2958 0751 8b88          MAR     * ,AR0
    2959 0752 9080          SACL    * 
    2960 0753 048c          LAR     AR4,* ,AR4
    2961 0754 108a          LAC     * ,AR2
    2962 0755 b201          LARK    AR2,1
    2963 0756 8be0          MAR     *0+
    2964 0757 90a0          SACL    *+
    2965                    .line   21
    2966            ;>>>>       SSS = NEGATIVE(SS, 13);
    2967 0758 bfb0          ANDK    8192
         0759 2000  
    2968 075a 9090          SACL    *-
    2969                    .line   22
    2970            ;>>>>       SSQ = SS & 8191;
    2971 075b 1080          LAC     * 
    2972 075c bfb0          ANDK    8191
         075d 1fff  
    2973 075e 7802          ADRK    2
    2974 075f 9080          SACL    * 
    2975 0760       L68:
    2976                    .line   24
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   62

    2977            ;>>>>     SL = IF_ELSE(SSS, (-SSQ) & 16383, SSQ);
    2978 0760 8b90          MAR     *-
    2979 0761 1080          LAC     * 
    2980 0762 e388          BZ      LL157
         0763 076b' 
    2981 0764 8ba0          MAR     *+
    2982 0765 1080          LAC     * 
    2983 0766 be02          NEG
    2984 0767 bfb0          ANDK    16383
         0768 3fff  
    2985 0769 7980          B       LL158
         076a 076d' 
    2986 076b       LL157:
    2987 076b 8ba0          MAR     *+
    2988 076c 1080          LAC     * 
    2989 076d       LL158:
    2990 076d bc05-         LDPK    _SL
    2991 076e 9007-         SACL    _SL
    2992 076f       EPI0_7:
    2993                    .line   25
    2994 076f 8b89          MAR     * ,AR1
    2995 0770 7c05          SBRK    5
    2996 0771 0090          LAR     AR0,*-
    2997 0772 7680          PSHD    *
    2998 0773 ef00          RET
    2999            
    3000                    .endfunc        557,000000000H,4
    3001            
    3002                    .sym    _output_conversion,_output_conversion,32,3,0
    3003            
    3004                    .func   559
    3005            ;>>>>   static void output_conversion()
    3006            ;>>>>     U16BIT IS, IM;
    3007            ******************************************************
    3008            * FUNCTION DEF : _output_conversion
    3009            ******************************************************
    3010 0774       _output_conversion:
    3011            
    3012      0000  LF8     .set    0
    3013            
    3014 0774 8aa0          POPD    *+
    3015 0775 80a0          SAR     AR0,*+
    3016 0776 8180          SAR     AR1,*
    3017 0777 b007          LARK    AR0,7
    3018 0778 00ea          LAR     AR0,*0+,AR2
    3019            
    3020 0779 be46          RSXM
    3021                    .sym    _IS,1,14,1,16
    3022                    .sym    _IM,2,14,1,16
    3023                    .line   11
    3024            ;>>>>     IS = NEGATIVE(SR, 15);
    3025 077a bc05-         LDPK    _SR
    3026 077b 1008-         LAC     _SR
    3027 077c bfb0          ANDK    32768
         077d 8000  
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   63

    3028 077e b201          LARK    AR2,1
    3029 077f 8be0          MAR     *0+
    3030 0780 9080          SACL    * 
    3031                    .line   12
    3032            ;>>>>     IM = IF_ELSE(IS, (-SR) & 32767, SR);
    3033 0781 1080          LAC     * 
    3034 0782 e388          BZ      LL161
         0783 078a' 
    3035 0784 1008-         LAC     _SR
    3036 0785 be02          NEG
    3037 0786 bfb0          ANDK    32767
         0787 7fff  
    3038 0788 7980          B       LL162
         0789 078b' 
    3039 078a       LL161:
    3040 078a 1008-         LAC     _SR
    3041 078b       LL162:
    3042 078b 8ba0          MAR     *+
    3043 078c 9080          SACL    * 
    3044                    .line   14
    3045            ;>>>>     if (LAW)
    3046            ;>>>>       U16BIT MASK, SEG, IMS;
    3047 078d bc04-         LDPK    _LAW
    3048 078e 1060-         LAC     _LAW
    3049 078f e388          BZ      L69
         0790 07f3' 
    3050                    .block  14
    3051                    .sym    _MASK,3,14,1,16
    3052                    .sym    _SEG,4,14,1,16
    3053                    .sym    _IMS,5,14,1,16
    3054                    .line   18
    3055            ;>>>>       MASK = IS ? 0x55 : 0xD5;
    3056 0791 8b90          MAR     *-
    3057 0792 1080          LAC     * 
    3058 0793 e388          BZ      LL163
         0794 0798' 
    3059 0795 b955          LACK    85
    3060 0796 7980          B       LL164
         0797 0799' 
    3061 0798       LL163:
    3062 0798 b9d5          LACK    213
    3063 0799       LL164:
    3064 0799 7802          ADRK    2
    3065 079a 9080          SACL    * 
    3066                    .line   19
    3067            ;>>>>       IMS = IF_ELSE(IS, ((IM + 1) >> 1) - 1, IM >> 1);
    3068 079b 7c02          SBRK    2
    3069 079c 1080          LAC     * 
    3070 079d e388          BZ      LL165
         079e 07ab' 
    3071 079f 8ba0          MAR     *+
    3072 07a0 6988          ZALS    * ,AR0
    3073 07a1 b801          ADDK    1
    3074 07a2 9080          SACL    * 
    3075 07a3 be46          RSXM
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   64

    3076 07a4 1e80          LAC     * ,14
    3077 07a5 bfaf          SBLK    1,15
         07a6 0001  
    3078 07a7 9980          SACH    * ,1
    3079 07a8 1080          LAC     * 
    3080 07a9 7980          B       LL166
         07aa 07b0' 
    3081 07ab       LL165:
    3082 07ab be46          RSXM
    3083 07ac 8ba0          MAR     *+
    3084 07ad 1e89          LAC     * ,14,AR1
    3085 07ae 9980          SACH    * ,1
    3086 07af 1080          LAC     * 
    3087 07b0       LL166:
    3088 07b0 8b8a          MAR     * ,AR2
    3089 07b1 7803          ADRK    3
    3090 07b2 9080          SACL    * 
    3091                    .line   20
    3092            ;>>>>       if (IMS > 4095)
    3093 07b3 6980          ZALS    * 
    3094 07b4 bfa0          SUBK    4095
         07b5 0fff  
    3095 07b6 e3cc          BLEZ    L70
         07b7 07bf' 
    3096                    .line   21
    3097            ;>>>>         S = 0x7F ^ MASK;
    3098            ;>>>>       else
    3099 07b8 7c02          SBRK    2
    3100 07b9 1080          LAC     * 
    3101 07ba bfd0          XORK    127
         07bb 007f  
    3102 07bc 9066-         SACL    _S
    3103 07bd 7980          B       L74
         07be 0835' 
    3104 07bf       L70:
    3105                    .block  0
    3106                    .sym    _tmp,6,14,1,16
    3107                    .line   24
    3108            ;>>>>         register U16BIT tmp = IMS >> 4;
    3109 07bf 1ba0          LAC     *+,11
    3110 07c0 9980          SACH    * ,1
    3111                    .line   26
    3112            ;>>>>         for (SEG = 0; tmp >>= 1; SEG++)
    3113            ;>>>>           ;
    3114 07c1 b900          LACK    0
    3115 07c2 7c02          SBRK    2
    3116 07c3 9080          SACL    * 
    3117 07c4 7802          ADRK    2
    3118 07c5 1e80          LAC     * ,14
    3119 07c6 9980          SACH    * ,1
    3120 07c7 bfbf          ANDK    0FFFFh,15
         07c8 ffff  
    3121 07c9 be09          SFL
    3122 07ca e388          BZ      L73
         07cb 07d9' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   65

    3123 07cc 7c02          SBRK    2
    3124 07cd       L72:
    3125 07cd 1080          LAC     * 
    3126 07ce b801          ADDK    1
    3127 07cf 9080          SACL    * 
    3128 07d0 7802          ADRK    2
    3129 07d1 1e80          LAC     * ,14
    3130 07d2 9980          SACH    * ,1
    3131 07d3 bfbf          ANDK    0FFFFh,15
         07d4 ffff  
    3132 07d5 be09          SFL
    3133 07d6 7c02          SBRK    2
    3134 07d7 e308          BNZ     L72
         07d8 07cd' 
    3135 07d9       L73:
    3136                    .line   28
    3137            ;>>>>         S = ((SEG << 4) | ((SEG ? IMS >> SEG : IMS >> 1) & 0xF)) ^ MASK;
    3138            ;>>>>     else
    3139            ;>>>>       U16BIT MASK, IMS, SEG;
    3140 07d9 b204          LARK    AR2,4
    3141 07da 8be0          MAR     *0+
    3142 07db 1080          LAC     * 
    3143 07dc e388          BZ      LL167
         07dd 07e3' 
    3144 07de 73a0          LT      *+
    3145 07df 6980          ZALS    * 
    3146 07e0 be5b          SATL
    3147 07e1 7980          B       LL168
         07e2 07e7' 
    3148 07e3       LL167:
    3149 07e3 8ba0          MAR     *+
    3150 07e4 1e89          LAC     * ,14,AR1
    3151 07e5 9980          SACH    * ,1
    3152 07e6 1080          LAC     * 
    3153 07e7       LL168:
    3154 07e7 bfb0          ANDK    15
         07e8 000f  
    3155 07e9 be1e          SACB
    3156 07ea 8b8a          MAR     * ,AR2
    3157 07eb 8b90          MAR     *-
    3158 07ec 1490          LAC     *-,4
    3159 07ed be13          ORB
    3160 07ee 6c80          XOR     * 
    3161 07ef bc04-         LDPK    _S
    3162 07f0 9066-         SACL    _S
    3163                    .endblock       28
    3164                    .endblock       28
    3165 07f1 7980          B       L74
         07f2 0835' 
    3166 07f3       L69:
    3167                    .block  0
    3168                    .sym    _MASK,3,14,1,16
    3169                    .sym    _IMS,4,14,1,16
    3170                    .sym    _SEG,5,14,1,16
    3171                    .line   35
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   66

    3172            ;>>>>       MASK = IS ? 0x7F : 0xFF;
    3173 07f3 8b90          MAR     *-
    3174 07f4 1080          LAC     * 
    3175 07f5 e388          BZ      LL169
         07f6 07fa' 
    3176 07f7 b97f          LACK    127
    3177 07f8 7980          B       LL170
         07f9 07fb' 
    3178 07fa       LL169:
    3179 07fa b9ff          LACK    255
    3180 07fb       LL170:
    3181 07fb 7802          ADRK    2
    3182 07fc 9090          SACL    *-
    3183                    .line   36
    3184            ;>>>>       IMS = IM + 33;
    3185 07fd 1080          LAC     * 
    3186 07fe b821          ADDK    33
    3187 07ff 7802          ADRK    2
    3188 0800 9080          SACL    * 
    3189                    .line   37
    3190            ;>>>>       if (IMS > 8191)
    3191 0801 6980          ZALS    * 
    3192 0802 bfa0          SUBK    8191
         0803 1fff  
    3193 0804 e3cc          BLEZ    L75
         0805 080d' 
    3194                    .line   38
    3195            ;>>>>         S = 0x7F ^ MASK;
    3196            ;>>>>       else
    3197 0806 8b90          MAR     *-
    3198 0807 1080          LAC     * 
    3199 0808 bfd0          XORK    127
         0809 007f  
    3200 080a 9066-         SACL    _S
    3201 080b 7980          B       L74
         080c 0835' 
    3202 080d       L75:
    3203                    .line   41
    3204            ;>>>>         for (SEG = 5; IMS >> SEG; SEG++)
    3205            ;>>>>           ;
    3206 080d b905          LACK    5
    3207 080e 8ba0          MAR     *+
    3208 080f 9080          SACL    * 
    3209 0810 7390          LT      *-
    3210 0811 6980          ZALS    * 
    3211 0812 be5b          SATL
    3212 0813 bfb0          ANDK    0FFFFh
         0814 ffff  
    3213 0815 e388          BZ      L78
         0816 0822' 
    3214 0817 8ba0          MAR     *+
    3215 0818       L77:
    3216 0818 1080          LAC     * 
    3217 0819 b801          ADDK    1
    3218 081a 9080          SACL    * 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   67

    3219 081b 7390          LT      *-
    3220 081c 69a0          ZALS    *+
    3221 081d be5b          SATL
    3222 081e bfb0          ANDK    0FFFFh
         081f ffff  
    3223 0820 e308          BNZ     L77
         0821 0818' 
    3224 0822       L78:
    3225                    .line   43
    3226            ;>>>>         SEG -= 6;
    3227 0822 b205          LARK    AR2,5
    3228 0823 8be0          MAR     *0+
    3229 0824 1080          LAC     * 
    3230 0825 ba06          SUBK    6
    3231 0826 9098          SACL    *-,AR0
    3232                    .line   44
    3233            ;>>>>         S = ((SEG << 4) | ((IMS >> (SEG + 1)) & 0xF)) ^ MASK;
    3234 0827 b801          ADDK    1
    3235 0828 9080          SACL    * 
    3236 0829 738a          LT      * ,AR2
    3237 082a 69a0          ZALS    *+
    3238 082b be5b          SATL
    3239 082c bfb0          ANDK    15
         082d 000f  
    3240 082e be1e          SACB
    3241 082f 1480          LAC     * ,4
    3242 0830 be13          ORB
    3243 0831 7c02          SBRK    2
    3244 0832 6c80          XOR     * 
    3245 0833 bc04-         LDPK    _S
    3246 0834 9066-         SACL    _S
    3247                    .endblock       44
    3248 0835       L74:
    3249 0835       EPI0_8:
    3250                    .line   47
    3251 0835 8b89          MAR     * ,AR1
    3252 0836 7c08          SBRK    8
    3253 0837 0090          LAR     AR0,*-
    3254 0838 7680          PSHD    *
    3255 0839 ef00          RET
    3256            
    3257                    .endfunc        605,000000000H,7
    3258            
    3259                    .sym    _reset_states,_reset_states,32,3,0
    3260            
    3261                    .func   607
    3262            ;>>>>   static void reset_states(void)
    3263            ******************************************************
    3264            * FUNCTION DEF : _reset_states
    3265            ******************************************************
    3266 083a       _reset_states:
    3267            
    3268      0000  LF9     .set    0
    3269            
    3270 083a 8aa0          POPD    *+
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   68

    3271 083b 80a0          SAR     AR0,*+
    3272 083c 8180          SAR     AR1,*
    3273 083d b003          LARK    AR0,3
    3274 083e 00e0          LAR     AR0,*0+
    3275            ;       <save register vars>
    3276 083f 86ae          SAR     AR6,*+,AR6
    3277 0840 b601          LARK    AR6,1
    3278 0841 8be0          MAR     *0+
    3279            
    3280 0842 be47          SSXM
    3281                    .sym    _x,1,24,1,16,.fake0
    3282                    .sym    _i,2,4,1,16
    3283                    .line   3
    3284            ;>>>>     register STATES* x = X;
    3285            ;>>>>     int i;
    3286 0843 bc04-         LDPK    _X
    3287 0844 1067-         LAC     _X
    3288 0845 908a          SACL    * ,AR2
    3289                    .line   6
    3290            ;>>>>     for (i = 0; i < 8; i++)
    3291 0846 b900          LACK    0
    3292 0847 b202          LARK    AR2,2
    3293 0848 8be0          MAR     *0+
    3294 0849 9080          SACL    * 
    3295 084a 1080          LAC     * 
    3296 084b ba08          SUBK    8
    3297 084c e38c          BGEZ    L80
         084d 085c' 
    3298 084e 8b8e          MAR     * ,AR6
    3299 084f       L79:
    3300                    .line   7
    3301            ;>>>>       x->B[i] = 0;
    3302 084f 108a          LAC     * ,AR2
    3303 0850 2088          ADD     * ,AR0
    3304 0851 9080          SACL    * 
    3305 0852 058d          LAR     AR5,* ,AR5
    3306 0853 b900          LACK    0
    3307 0854 908a          SACL    * ,AR2
    3308                    .line   6
    3309 0855 1080          LAC     * 
    3310 0856 b801          ADDK    1
    3311 0857 9080          SACL    * 
    3312 0858 108e          LAC     * ,AR6
    3313 0859 ba08          SUBK    8
    3314 085a e344          BLZ     L79
         085b 084f' 
    3315 085c       L80:
    3316                    .line   8
    3317            ;>>>>     for (i = 0; i < 6; i++)
    3318 085c b900          LACK    0
    3319 085d 8b8a          MAR     * ,AR2
    3320 085e 9080          SACL    * 
    3321 085f 1080          LAC     * 
    3322 0860 ba06          SUBK    6
    3323 0861 e38c          BGEZ    L82
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   69

         0862 0872' 
    3324 0863 8b8e          MAR     * ,AR6
    3325 0864       L81:
    3326                    .line   9
    3327            ;>>>>       x->DQ[i] = 32;
    3328 0864 108a          LAC     * ,AR2
    3329 0865 b808          ADDK    8
    3330 0866 2088          ADD     * ,AR0
    3331 0867 9080          SACL    * 
    3332 0868 048c          LAR     AR4,* ,AR4
    3333 0869 b920          LACK    32
    3334 086a 908a          SACL    * ,AR2
    3335                    .line   8
    3336 086b 1080          LAC     * 
    3337 086c b801          ADDK    1
    3338 086d 9080          SACL    * 
    3339 086e 108e          LAC     * ,AR6
    3340 086f ba06          SUBK    6
    3341 0870 e344          BLZ     L81
         0871 0864' 
    3342 0872       L82:
    3343                    .line   10
    3344            ;>>>>     x->DQ[6] = x->DQ[7] = 32;
    3345 0872 8b8e          MAR     * ,AR6
    3346 0873 038b          LAR     AR3,* ,AR3
    3347 0874 780f          ADRK    15
    3348 0875 b920          LACK    32
    3349 0876 908e          SACL    * ,AR6
    3350 0877 be1e          SACB
    3351 0878 058d          LAR     AR5,* ,AR5
    3352 0879 780e          ADRK    14
    3353 087a be1f          LACB
    3354 087b 908e          SACL    * ,AR6
    3355                    .line   11
    3356            ;>>>>     x->PK1 = x->PK2 = 0;
    3357 087c 048c          LAR     AR4,* ,AR4
    3358 087d b900          LACK    0
    3359 087e 7811          ADRK    17
    3360 087f 908e          SACL    * ,AR6
    3361 0880 038b          LAR     AR3,* ,AR3
    3362 0881 7810          ADRK    16
    3363 0882 908e          SACL    * ,AR6
    3364                    .line   12
    3365            ;>>>>     x->AP = x->DMS = x->DML = 0;
    3366 0883 058d          LAR     AR5,* ,AR5
    3367 0884 7814          ADRK    20
    3368 0885 908e          SACL    * ,AR6
    3369 0886 048c          LAR     AR4,* ,AR4
    3370 0887 7813          ADRK    19
    3371 0888 908e          SACL    * ,AR6
    3372 0889 038b          LAR     AR3,* ,AR3
    3373 088a 7812          ADRK    18
    3374 088b 908e          SACL    * ,AR6
    3375                    .line   13
    3376            ;>>>>     x->YU = 544;
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   70

    3377 088c 058d          LAR     AR5,* ,AR5
    3378 088d 7815          ADRK    21
    3379 088e ae8e          SPLK    #544,* ,AR6
         088f 0220  
    3380                    .line   14
    3381            ;>>>>     x->TD = 0;
    3382 0890 048c          LAR     AR4,* ,AR4
    3383 0891 7816          ADRK    22
    3384 0892 908e          SACL    * ,AR6
    3385                    .line   15
    3386            ;>>>>     x->YL6 = (U16BIT) ((x->YL = (U24BIT) 34816L) >> 6);
    3387 0893 038b          LAR     AR3,* ,AR3
    3388 0894 be46          RSXM
    3389 0895 bf80          LACK    34816
         0896 8800  
    3390 0897 7818          ADRK    24
    3391 0898 90a0          SACL    *+
    3392 0899 989e          SACH    *-,AR6
    3393 089a bc00          LDPK    0
    3394 089b ae0d          SPLK    6,TREG1
         089c 0006  
    3395 089d be5b          SATL
    3396 089e 058d          LAR     AR5,* ,AR5
    3397 089f 7817          ADRK    23
    3398 08a0 9089          SACL    * ,AR1
    3399 08a1       EPI0_9:
    3400                    .line   16
    3401            ;       <restore register vars>
    3402 08a1 8b90          MAR     *-
    3403 08a2 0680          LAR     AR6,* 
    3404 08a3 7c04          SBRK    4
    3405 08a4 0090          LAR     AR0,*-
    3406 08a5 7680          PSHD    *
    3407 08a6 ef00          RET
    3408            
    3409                    .endfunc        622,000000040H,3
    3410            
    3411                    .sym    _scale_factor_1,_scale_factor_1,32,3,0
    3412            
    3413                    .func   624
    3414            ;>>>>   static void scale_factor_1(void)
    3415            ******************************************************
    3416            * FUNCTION DEF : _scale_factor_1
    3417            ******************************************************
    3418 08a7       _scale_factor_1:
    3419            
    3420      0000  LF10    .set    0
    3421            
    3422 08a7 8aa0          POPD    *+
    3423 08a8 80a0          SAR     AR0,*+
    3424 08a9 8180          SAR     AR1,*
    3425 08aa b006          LARK    AR0,6
    3426 08ab 00e0          LAR     AR0,*0+
    3427            ;       <save register vars>
    3428 08ac 86ae          SAR     AR6,*+,AR6
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   71

    3429 08ad b601          LARK    AR6,1
    3430 08ae 8be0          MAR     *0+
    3431            
    3432 08af be46          RSXM
    3433                    .sym    _x,1,24,1,16,.fake0
    3434                    .line   11
    3435            ;>>>>     register STATES* x = X;
    3436            ;>>>>       U16BIT DIF, DIFS, DIFM, PRODM;
    3437 08b0 bc04-         LDPK    _X
    3438 08b1 1067-         LAC     _X
    3439 08b2 9080          SACL    * 
    3440                    .block  11
    3441                    .sym    _DIF,2,14,1,16
    3442                    .sym    _DIFS,3,14,1,16
    3443                    .sym    _DIFM,4,14,1,16
    3444                    .sym    _PRODM,5,14,1,16
    3445                    .line   17
    3446            ;>>>>       DIF = x->YU + (-(x->YL6));
    3447 08b3 0580          LAR     AR5,* 
    3448 08b4 048c          LAR     AR4,* ,AR4
    3449 08b5 7815          ADRK    21
    3450 08b6 108d          LAC     * ,AR5
    3451 08b7 7817          ADRK    23
    3452 08b8 308a          SUB     * ,AR2
    3453 08b9 b202          LARK    AR2,2
    3454 08ba 8be0          MAR     *0+
    3455 08bb 90a0          SACL    *+
    3456                    .line   18
    3457            ;>>>>       DIFS = NEGATIVE(DIF, 13);
    3458 08bc bfb0          ANDK    8192
         08bd 2000  
    3459 08be 9080          SACL    * 
    3460                    .line   19
    3461            ;>>>>       DIFM = IF_ELSE(DIFS, (-DIF) & 8191, DIF);
    3462 08bf 1080          LAC     * 
    3463 08c0 e388          BZ      LL174
         08c1 08c9' 
    3464 08c2 8b90          MAR     *-
    3465 08c3 1080          LAC     * 
    3466 08c4 be02          NEG
    3467 08c5 bfb0          ANDK    8191
         08c6 1fff  
    3468 08c7 7980          B       LL175
         08c8 08cb' 
    3469 08c9       LL174:
    3470 08c9 8b90          MAR     *-
    3471 08ca 1080          LAC     * 
    3472 08cb       LL175:
    3473 08cb 7802          ADRK    2
    3474 08cc 9080          SACL    * 
    3475                    .line   20
    3476            ;>>>>       PRODM = (U16BIT) (((U24BIT) DIFM * AL) >> 6);
    3477 08cd bc05-         LDPK    _AL
    3478 08ce 7303-         LT      _AL
    3479 08cf 55a0          MPYU    *+
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   72

    3480 08d0 be03          PAC
    3481 08d1 bc00          LDPK    0
    3482 08d2 ae0d          SPLK    6,TREG1
         08d3 0006  
    3483 08d4 be46          RSXM
    3484 08d5 be5b          SATL
    3485 08d6 9080          SACL    * 
    3486                    .line   21
    3487            ;>>>>       Y = (x->YL6 + (IF_ELSE(DIFS, -PRODM, PRODM))) & 8191;
    3488 08d7 7c02          SBRK    2
    3489 08d8 1080          LAC     * 
    3490 08d9 e388          BZ      LL176
         08da 08e0' 
    3491 08db 7802          ADRK    2
    3492 08dc 1080          LAC     * 
    3493 08dd be02          NEG
    3494 08de 7980          B       LL177
         08df 08e2' 
    3495 08e0       LL176:
    3496 08e0 7802          ADRK    2
    3497 08e1 1080          LAC     * 
    3498 08e2       LL177:
    3499 08e2 8b8e          MAR     * ,AR6
    3500 08e3 038b          LAR     AR3,* ,AR3
    3501 08e4 7817          ADRK    23
    3502 08e5 2089          ADD     * ,AR1
    3503 08e6 bfb0          ANDK    8191
         08e7 1fff  
    3504 08e8 bc04-         LDPK    _Y
    3505 08e9 9068-         SACL    _Y
    3506                    .endblock       21
    3507 08ea       EPI0_10:
    3508                    .line   23
    3509            ;       <restore register vars>
    3510 08ea 8b90          MAR     *-
    3511 08eb 0680          LAR     AR6,* 
    3512 08ec 7c07          SBRK    7
    3513 08ed 0090          LAR     AR0,*-
    3514 08ee 7680          PSHD    *
    3515 08ef ef00          RET
    3516            
    3517                    .endfunc        646,000000040H,6
    3518            
    3519                    .sym    _scale_factor_2,_scale_factor_2,32,3,0
    3520            
    3521                    .func   648
    3522            ;>>>>   static void scale_factor_2(void)
    3523            ;>>>>     static U16BIT W[] = 
    3524            ;>>>>       4084, 18, 41, 64, 112, 198, 355, 1122
    3525            ;>>>>     } ;
    3526            ******************************************************
    3527            * FUNCTION DEF : _scale_factor_2
    3528            ******************************************************
    3529 08f0       _scale_factor_2:
    3530            
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   73

    3531      0000  LF11    .set    0
    3532            
    3533 08f0 8aa0          POPD    *+
    3534 08f1 80a0          SAR     AR0,*+
    3535 08f2 8180          SAR     AR1,*
    3536 08f3 b008          LARK    AR0,8
    3537 08f4 00e0          LAR     AR0,*0+
    3538            ;       <save register vars>
    3539 08f5 86ae          SAR     AR6,*+,AR6
    3540 08f6 b601          LARK    AR6,1
    3541 08f7 8be0          MAR     *0+
    3542            
    3543            
    3544 025a               .sect   ".cinit"
    3545 025a 0008          .word   IS6,STATIC_2
         025b 0250- 
    3546 025c 0ff4          .word   4084
    3547 025d 0012          .word   18
    3548 025e 0029          .word   41
    3549 025f 0040          .word   64
    3550 0260 0070          .word   112
    3551 0261 00c6          .word   198
    3552 0262 0163          .word   355
    3553 0263 0462          .word   1122
    3554      0008  IS6     .set    8
    3555 08f8               .text
    3556            
    3557                    .sym    _W,STATIC_2,62,3,128,,8
    3558 0250               .bss    STATIC_2,8
    3559                    .sym    _x,1,24,1,16,.fake0
    3560                    .sym    _YUT,2,14,1,16
    3561                    .line   15
    3562            ;>>>>     register STATES* x = X;
    3563            ;>>>>     U16BIT YUT;
    3564            ;>>>>       U16BIT DIF, DIFS;
    3565 08f8 bc04-         LDPK    _X
    3566 08f9 1067-         LAC     _X
    3567 08fa 9080          SACL    * 
    3568                    .block  15
    3569                    .sym    _DIF,3,14,1,16
    3570                    .sym    _DIFS,4,14,1,16
    3571                    .line   22
    3572            ;>>>>       DIF = (U16BIT) (((((U24BIT) (W[((I >> 3) ? 15 - I : I) & 7]) << 5) +
    3573            ;>>>>              (-((U24BIT) Y))) >> 5) & 4095);
    3574 08fb be46          RSXM
    3575 08fc 1c65-         LAC     _I,12
    3576 08fd bfbf          ANDK    0FFFFh,15
         08fe ffff  
    3577 08ff be09          SFL
    3578 0900 e388          BZ      LL180
         0901 0906' 
    3579 0902 b90f          LACK    15
    3580 0903 3065-         SUB     _I
    3581 0904 7980          B       LL181
         0905 0907' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   74

    3582 0906       LL180:
    3583 0906 1065-         LAC     _I
    3584 0907       LL181:
    3585 0907 bfb0          ANDK    7
         0908 0007  
    3586 0909 bf90          ADLK    STATIC_2+0,0
         090a 0250- 
    3587 090b 8b88          MAR     * ,AR0
    3588 090c 9080          SACL    * 
    3589 090d 058d          LAR     AR5,* ,AR5
    3590 090e 6989          ZALS    * ,AR1
    3591 090f 90a0          SACL    *+
    3592 0910 98a0          SACH    *+
    3593 0911 b905          LACK    5
    3594 0912 9080          SACL    * 
    3595 0913 7a80          CALL    L$$SL
         0914 0000! 
    3596 0915 6668-         SUBS    _Y
    3597 0916 bc00          LDPK    0
    3598 0917 ae0d          SPLK    5,TREG1
         0918 0005  
    3599 0919 be46          RSXM
    3600 091a be5b          SATL
    3601 091b bfb0          ANDK    4095
         091c 0fff  
    3602 091d 8b8a          MAR     * ,AR2
    3603 091e b203          LARK    AR2,3
    3604 091f 8be0          MAR     *0+
    3605 0920 90a0          SACL    *+
    3606                    .line   24
    3607            ;>>>>       DIFS = NEGATIVE(DIF, 11);
    3608 0921 bfb0          ANDK    2048
         0922 0800  
    3609 0923 9080          SACL    * 
    3610                    .line   25
    3611            ;>>>>       YUT = (Y + (IF_ELSE(DIFS, DIF + 4096, DIF))) & 8191;
    3612 0924 1080          LAC     * 
    3613 0925 e388          BZ      LL182
         0926 092d' 
    3614 0927 8b90          MAR     *-
    3615 0928 1080          LAC     * 
    3616 0929 bf90          ADDK    4096
         092a 1000  
    3617 092b 7980          B       LL183
         092c 092f' 
    3618 092d       LL182:
    3619 092d 8b90          MAR     *-
    3620 092e 1080          LAC     * 
    3621 092f       LL183:
    3622 092f bc04-         LDPK    _Y
    3623 0930 2068-         ADD     _Y
    3624 0931 bfb0          ANDK    8191
         0932 1fff  
    3625 0933 8b90          MAR     *-
    3626 0934 9080          SACL    * 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   75

    3627                    .endblock       25
    3628                    .line   29
    3629            ;>>>>     x->YU = IF_ELSE(NEGATIVE((YUT + 15840) & 16383, 13),
    3630            ;>>>>                     544, IF_ELSE(NEGATIVE((YUT + 11264) & 16383, 13),
    3631            ;>>>>                                  YUT, 5120));
    3632            ;>>>>       U16BIT DIF;
    3633            ;>>>>       U24BIT DIFSX;
    3634 0935 6980          ZALS    * 
    3635 0936 bf90          ADDK    15840
         0937 3de0  
    3636 0938 bfb0          ANDK    16383
         0939 3fff  
    3637 093a bfb0          ANDK    8192
         093b 2000  
    3638 093c bfb0          ANDK    0FFFFh
         093d ffff  
    3639 093e e388          BZ      LL184
         093f 0944' 
    3640 0940 bf80          LACK    544
         0941 0220  
    3641 0942 7980          B       LL185
         0943 0954' 
    3642 0944       LL184:
    3643 0944 6980          ZALS    * 
    3644 0945 bf90          ADDK    11264
         0946 2c00  
    3645 0947 bfb0          ANDK    16383
         0948 3fff  
    3646 0949 bfb0          ANDK    8192
         094a 2000  
    3647 094b bfb0          ANDK    0FFFFh
         094c ffff  
    3648 094d e388          BZ      LL186
         094e 0952' 
    3649 094f 1080          LAC     * 
    3650 0950 7980          B       LL187
         0951 0954' 
    3651 0952       LL186:
    3652 0952 bf80          LACK    5120
         0953 1400  
    3653 0954       LL187:
    3654 0954       LL185:
    3655 0954 8b8e          MAR     * ,AR6
    3656 0955 048c          LAR     AR4,* ,AR4
    3657 0956 7815          ADRK    21
    3658 0957 908e          SACL    * ,AR6
    3659                    .block  29
    3660                    .sym    _DIF,3,14,1,16
    3661                    .sym    _DIFSX,4,15,1,32
    3662                    .line   38
    3663            ;>>>>       DIF = (x->YU + ((U16BIT) ((-(x->YL)) >> 6))) & 16383;
    3664 0958 038b          LAR     AR3,* ,AR3
    3665 0959 7818          ADRK    24
    3666 095a 69a0          ZALS    *+
    3667 095b 619e          ADDH    *-,AR6
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   76

    3668 095c be02          NEG
    3669 095d bc00          LDPK    0
    3670 095e ae0d          SPLK    6,TREG1
         095f 0006  
    3671 0960 be5b          SATL
    3672 0961 058d          LAR     AR5,* ,AR5
    3673 0962 7815          ADRK    21
    3674 0963 208a          ADD     * ,AR2
    3675 0964 bfb0          ANDK    16383
         0965 3fff  
    3676 0966 8ba0          MAR     *+
    3677 0967 9080          SACL    * 
    3678                    .line   39
    3679            ;>>>>       DIFSX = IF_ELSE(NEGATIVE(DIF, 13), DIF + ((U24BIT) 507904L), DIF);
    3680 0968 6980          ZALS    * 
    3681 0969 bfb0          ANDK    8192
         096a 2000  
    3682 096b bfb0          ANDK    0FFFFh
         096c ffff  
    3683 096d e388          BZ      LL188
         096e 0976' 
    3684 096f bf8f          LALK    15,15
         0970 000f  
    3685 0971 bfc0          ORK     16384
         0972 4000  
    3686 0973 6280          ADDS    * 
    3687 0974 7980          B       LL189
         0975 0977' 
    3688 0976       LL188:
    3689 0976 6980          ZALS    * 
    3690 0977       LL189:
    3691 0977 8ba0          MAR     *+
    3692 0978 90a0          SACL    *+
    3693 0979 988e          SACH    * ,AR6
    3694                    .line   40
    3695            ;>>>>       x->YL6 = (U16BIT) ((x->YL = (x->YL + DIFSX) & ((U24BIT) 524287L)) >> 6);
    3696 097a 048c          LAR     AR4,* ,AR4
    3697 097b 7818          ADRK    24
    3698 097c 69a0          ZALS    *+
    3699 097d 619a          ADDH    *-,AR2
    3700 097e 8b90          MAR     *-
    3701 097f 62a0          ADDS    *+
    3702 0980 6180          ADDH    * 
    3703 0981 7802          ADRK    2
    3704 0982 9890          SACH    *-
    3705 0983 bfb0          ANDK    65535
         0984 ffff  
    3706 0985 90a0          SACL    *+
    3707 0986 6980          ZALS    * 
    3708 0987 bfb0          ANDK    7
         0988 0007  
    3709 0989 909e          SACL    *-,AR6
    3710 098a 038a          LAR     AR3,* ,AR2
    3711 098b 69a0          ZALS    *+
    3712 098c 618b          ADDH    * ,AR3
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   77

    3713 098d 7818          ADRK    24
    3714 098e 90a0          SACL    *+
    3715 098f 989e          SACH    *-,AR6
    3716 0990 bc00          LDPK    0
    3717 0991 ae0d          SPLK    6,TREG1
         0992 0006  
    3718 0993 be5b          SATL
    3719 0994 058d          LAR     AR5,* ,AR5
    3720 0995 7817          ADRK    23
    3721 0996 9089          SACL    * ,AR1
    3722                    .endblock       40
    3723 0997       EPI0_11:
    3724                    .line   42
    3725            ;       <restore register vars>
    3726 0997 8b90          MAR     *-
    3727 0998 0680          LAR     AR6,* 
    3728 0999 7c09          SBRK    9
    3729 099a 0090          LAR     AR0,*-
    3730 099b 7680          PSHD    *
    3731 099c ef00          RET
    3732            
    3733                    .endfunc        689,000000040H,8
    3734            
    3735                    .sym    _speed_control_1,_speed_control_1,32,3,0
    3736            
    3737                    .func   691
    3738            ;>>>>   static void speed_control_1(void)
    3739            ******************************************************
    3740            * FUNCTION DEF : _speed_control_1
    3741            ******************************************************
    3742 099d       _speed_control_1:
    3743            
    3744      0000  LF12    .set    0
    3745            
    3746 099d 8aa0          POPD    *+
    3747 099e 80a0          SAR     AR0,*+
    3748 099f 8180          SAR     AR1,*
    3749 09a0 b001          LARK    AR0,1
    3750 09a1 00ed          LAR     AR0,*0+,AR5
    3751            
    3752 09a2 be46          RSXM
    3753                    .line   12
    3754            ;>>>>     AL = X->AP > 255 ? 64 : X->AP >> 2;
    3755 09a3 bc04-         LDPK    _X
    3756 09a4 0567-         LAR     AR5,_X
    3757 09a5 7812          ADRK    18
    3758 09a6 6980          ZALS    * 
    3759 09a7 baff          SUBK    255
    3760 09a8 e3cc          BLEZ    LL192
         09a9 09ad' 
    3761 09aa b940          LACK    64
    3762 09ab 7980          B       LL193
         09ac 09b4' 
    3763 09ad       LL192:
    3764 09ad 0467-         LAR     AR4,_X
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   78

    3765 09ae be46          RSXM
    3766 09af 8b8c          MAR     * ,AR4
    3767 09b0 7812          ADRK    18
    3768 09b1 1d89          LAC     * ,13,AR1
    3769 09b2 9980          SACH    * ,1
    3770 09b3 1080          LAC     * 
    3771 09b4       LL193:
    3772 09b4 bc05-         LDPK    _AL
    3773 09b5 9003-         SACL    _AL
    3774 09b6       EPI0_12:
    3775                    .line   13
    3776 09b6 8b89          MAR     * ,AR1
    3777 09b7 7c02          SBRK    2
    3778 09b8 0090          LAR     AR0,*-
    3779 09b9 7680          PSHD    *
    3780 09ba ef00          RET
    3781            
    3782                    .endfunc        703,000000000H,1
    3783            
    3784                    .sym    _speed_control_2,_speed_control_2,32,3,0
    3785            
    3786                    .func   705
    3787            ;>>>>   static void speed_control_2(void)
    3788            ;>>>>     static U16BIT F[] = { 0, 0, 0, 1 << 9, 1 << 9, 1 << 9, 3 << 9, 7 << 9 };
    3789            ******************************************************
    3790            * FUNCTION DEF : _speed_control_2
    3791            ******************************************************
    3792 09bb       _speed_control_2:
    3793            
    3794      0000  LF13    .set    0
    3795            
    3796 09bb 8aa0          POPD    *+
    3797 09bc 80a0          SAR     AR0,*+
    3798 09bd 8180          SAR     AR1,*
    3799 09be b007          LARK    AR0,7
    3800 09bf 00e0          LAR     AR0,*0+
    3801            ;       <save register vars>
    3802 09c0 86ae          SAR     AR6,*+,AR6
    3803 09c1 b601          LARK    AR6,1
    3804 09c2 8be0          MAR     *0+
    3805            
    3806 09c3 be46          RSXM
    3807            
    3808 0264               .sect   ".cinit"
    3809 0264 0008          .word   IS7,STATIC_3
         0265 0258- 
    3810 0266 0000          .word   0
    3811 0267 0000          .word   0
    3812 0268 0000          .word   0
    3813 0269 0200          .word   512
    3814 026a 0200          .word   512
    3815 026b 0200          .word   512
    3816 026c 0600          .word   1536
    3817 026d 0e00          .word   3584
    3818      0008  IS7     .set    8
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   79

    3819 09c4               .text
    3820            
    3821                    .sym    _F,STATIC_3,62,3,128,,8
    3822 0258               .bss    STATIC_3,8
    3823                    .sym    _x,1,24,1,16,.fake0
    3824                    .sym    _FI,2,14,1,16
    3825                    .sym    _AX,3,14,1,16
    3826                    .sym    _APP,4,14,1,16
    3827                    .line   12
    3828            ;>>>>     register STATES* x = X;
    3829            ;>>>>     U16BIT FI, AX, APP;
    3830 09c4 bc04-         LDPK    _X
    3831 09c5 1067-         LAC     _X
    3832 09c6 9080          SACL    * 
    3833                    .line   16
    3834            ;>>>>     FI = F[IF_ELSE(I >> 3, (15 - I), I) & 7] ; 
    3835            ;>>>>       U16BIT DIF;
    3836 09c7 1c65-         LAC     _I,12
    3837 09c8 bfbf          ANDK    0FFFFh,15
         09c9 ffff  
    3838 09ca be09          SFL
    3839 09cb e388          BZ      LL196
         09cc 09d1' 
    3840 09cd b90f          LACK    15
    3841 09ce 3065-         SUB     _I
    3842 09cf 7980          B       LL197
         09d0 09d2' 
    3843 09d1       LL196:
    3844 09d1 1065-         LAC     _I
    3845 09d2       LL197:
    3846 09d2 bfb0          ANDK    7
         09d3 0007  
    3847 09d4 bf90          ADLK    STATIC_3+0,0
         09d5 0258- 
    3848 09d6 8b88          MAR     * ,AR0
    3849 09d7 9080          SACL    * 
    3850 09d8 058d          LAR     AR5,* ,AR5
    3851 09d9 108a          LAC     * ,AR2
    3852 09da b202          LARK    AR2,2
    3853 09db 8be0          MAR     *0+
    3854 09dc 908e          SACL    * ,AR6
    3855                    .block  16
    3856                    .sym    _DIF,5,14,1,16
    3857                    .line   22
    3858            ;>>>>       DIF = ((FI - x->DMS) & 8191) >> 5;
    3859 09dd 048a          LAR     AR4,* ,AR2
    3860 09de 698c          ZALS    * ,AR4
    3861 09df 7813          ADRK    19
    3862 09e0 6688          SUBS    * ,AR0
    3863 09e1 bfb0          ANDK    8191
         09e2 1fff  
    3864 09e3 9080          SACL    * 
    3865 09e4 1a8a          LAC     * ,10,AR2
    3866 09e5 7803          ADRK    3
    3867 09e6 998e          SACH    * ,1,AR6
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   80

    3868                    .line   23
    3869            ;>>>>       x->DMS = ((NEGATIVE(DIF, 7) ? DIF + 3840 : DIF) + x->DMS) & 4095;
    3870            ;>>>>       U16BIT DIF;
    3871 09e7 038a          LAR     AR3,* ,AR2
    3872 09e8 6980          ZALS    * 
    3873 09e9 bfb0          ANDK    128
         09ea 0080  
    3874 09eb bfb0          ANDK    0FFFFh
         09ec ffff  
    3875 09ed e388          BZ      LL198
         09ee 09f4' 
    3876 09ef 1080          LAC     * 
    3877 09f0 bf90          ADDK    3840
         09f1 0f00  
    3878 09f2 7980          B       LL199
         09f3 09f5' 
    3879 09f4       LL198:
    3880 09f4 1080          LAC     * 
    3881 09f5       LL199:
    3882 09f5 8b8b          MAR     * ,AR3
    3883 09f6 7813          ADRK    19
    3884 09f7 208e          ADD     * ,AR6
    3885 09f8 bfb0          ANDK    4095
         09f9 0fff  
    3886 09fa 058d          LAR     AR5,* ,AR5
    3887 09fb 7813          ADRK    19
    3888 09fc 908e          SACL    * ,AR6
    3889                    .endblock       23
    3890                    .block  23
    3891                    .sym    _DIF,5,14,1,16
    3892                    .line   30
    3893            ;>>>>       DIF = (((FI << 2) - x->DML) & 32767) >> 7;
    3894 09fd 048a          LAR     AR4,* ,AR2
    3895 09fe 7c03          SBRK    3
    3896 09ff 128c          LAC     * ,2,AR4
    3897 0a00 7814          ADRK    20
    3898 0a01 6688          SUBS    * ,AR0
    3899 0a02 bfb0          ANDK    32767
         0a03 7fff  
    3900 0a04 9080          SACL    * 
    3901 0a05 188a          LAC     * ,8,AR2
    3902 0a06 7803          ADRK    3
    3903 0a07 998e          SACH    * ,1,AR6
    3904                    .line   31
    3905            ;>>>>       x->DML = ((NEGATIVE(DIF, 7) ? DIF + 16128 : DIF) + x->DML) & 16383;
    3906            ;>>>>       U16BIT DIF, DIFM;
    3907 0a08 038a          LAR     AR3,* ,AR2
    3908 0a09 6980          ZALS    * 
    3909 0a0a bfb0          ANDK    128
         0a0b 0080  
    3910 0a0c bfb0          ANDK    0FFFFh
         0a0d ffff  
    3911 0a0e e388          BZ      LL200
         0a0f 0a15' 
    3912 0a10 1080          LAC     * 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   81

    3913 0a11 bf90          ADDK    16128
         0a12 3f00  
    3914 0a13 7980          B       LL201
         0a14 0a16' 
    3915 0a15       LL200:
    3916 0a15 1080          LAC     * 
    3917 0a16       LL201:
    3918 0a16 8b8b          MAR     * ,AR3
    3919 0a17 7814          ADRK    20
    3920 0a18 208e          ADD     * ,AR6
    3921 0a19 bfb0          ANDK    16383
         0a1a 3fff  
    3922 0a1b 058d          LAR     AR5,* ,AR5
    3923 0a1c 7814          ADRK    20
    3924 0a1d 908e          SACL    * ,AR6
    3925                    .endblock       31
    3926                    .block  31
    3927                    .sym    _DIF,5,14,1,16
    3928                    .sym    _DIFM,6,14,1,16
    3929                    .line   38
    3930            ;>>>>       DIF = ((x->DMS << 2) - x->DML) & 32767;
    3931 0a1e 0480          LAR     AR4,* 
    3932 0a1f 038b          LAR     AR3,* ,AR3
    3933 0a20 7813          ADRK    19
    3934 0a21 128c          LAC     * ,2,AR4
    3935 0a22 7814          ADRK    20
    3936 0a23 308a          SUB     * ,AR2
    3937 0a24 bfb0          ANDK    32767
         0a25 7fff  
    3938 0a26 9080          SACL    * 
    3939                    .line   39
    3940            ;>>>>       DIFM = IF_ELSE(NEGATIVE(DIF, 14),
    3941            ;>>>>                      (((U16BIT) 32768L) - DIF) & 16383, DIF);
    3942 0a27 6980          ZALS    * 
    3943 0a28 bfb0          ANDK    16384
         0a29 4000  
    3944 0a2a bfb0          ANDK    0FFFFh
         0a2b ffff  
    3945 0a2c e388          BZ      LL202
         0a2d 0a35' 
    3946 0a2e bf8f          LALK    1,15
         0a2f 0001  
    3947 0a30 3080          SUB     * 
    3948 0a31 bfb0          ANDK    16383
         0a32 3fff  
    3949 0a33 7980          B       LL203
         0a34 0a36' 
    3950 0a35       LL202:
    3951 0a35 1080          LAC     * 
    3952 0a36       LL203:
    3953 0a36 8ba0          MAR     *+
    3954 0a37 9080          SACL    * 
    3955                    .line   41
    3956            ;>>>>       AX = (Y >= 1536 && DIFM < (x->DML >> 3) && !TDP) ? 0 : 1 << 9;
    3957            ;>>>>       U16BIT DIF;
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   82

    3958 0a38 6968-         ZALS    _Y
    3959 0a39 bfa0          SUBK    1536
         0a3a 0600  
    3960 0a3b e344          BLZ     LL204
         0a3c 0a4e' 
    3961 0a3d 8b8e          MAR     * ,AR6
    3962 0a3e 058d          LAR     AR5,* ,AR5
    3963 0a3f 7814          ADRK    20
    3964 0a40 1c88          LAC     * ,12,AR0
    3965 0a41 998a          SACH    * ,1,AR2
    3966 0a42 6988          ZALS    * ,AR0
    3967 0a43 6680          SUBS    * 
    3968 0a44 e38c          BGEZ    LL204
         0a45 0a4e' 
    3969 0a46 1062-         LAC     _TDP
    3970 0a47 bfb0          ANDK    0FFFFh
         0a48 ffff  
    3971 0a49 e308          BNZ     LL204
         0a4a 0a4e' 
    3972 0a4b b900          LACK    0
    3973 0a4c 7980          B       LL205
         0a4d 0a50' 
    3974 0a4e       LL204:
    3975 0a4e bf80          LACK    512
         0a4f 0200  
    3976 0a50       LL205:
    3977 0a50 8b8a          MAR     * ,AR2
    3978 0a51 7c03          SBRK    3
    3979 0a52 908e          SACL    * ,AR6
    3980                    .endblock       41
    3981                    .block  41
    3982                    .sym    _DIF,5,14,1,16
    3983                    .line   48
    3984            ;>>>>       DIF = ((AX - x->AP) & 2047) >> 4;
    3985 0a53 048a          LAR     AR4,* ,AR2
    3986 0a54 698c          ZALS    * ,AR4
    3987 0a55 7812          ADRK    18
    3988 0a56 6688          SUBS    * ,AR0
    3989 0a57 bfb0          ANDK    2047
         0a58 07ff  
    3990 0a59 9080          SACL    * 
    3991 0a5a 1b8a          LAC     * ,11,AR2
    3992 0a5b 7802          ADRK    2
    3993 0a5c 998e          SACH    * ,1,AR6
    3994                    .line   49
    3995            ;>>>>       APP = ((NEGATIVE(DIF, 6) ? DIF + 896 : DIF) + x->AP) & 1023;
    3996 0a5d 038a          LAR     AR3,* ,AR2
    3997 0a5e 6980          ZALS    * 
    3998 0a5f bfb0          ANDK    64
         0a60 0040  
    3999 0a61 bfb0          ANDK    0FFFFh
         0a62 ffff  
    4000 0a63 e388          BZ      LL206
         0a64 0a6a' 
    4001 0a65 1080          LAC     * 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   83

    4002 0a66 bf90          ADDK    896
         0a67 0380  
    4003 0a68 7980          B       LL207
         0a69 0a6b' 
    4004 0a6a       LL206:
    4005 0a6a 1080          LAC     * 
    4006 0a6b       LL207:
    4007 0a6b 8b8b          MAR     * ,AR3
    4008 0a6c 7812          ADRK    18
    4009 0a6d 208a          ADD     * ,AR2
    4010 0a6e bfb0          ANDK    1023
         0a6f 03ff  
    4011 0a70 8b90          MAR     *-
    4012 0a71 9080          SACL    * 
    4013                    .endblock       49
    4014                    .line   53
    4015            ;>>>>     x->AP = IF_ELSE(TR, 256, APP);
    4016 0a72 bc05-         LDPK    _TR
    4017 0a73 1009-         LAC     _TR
    4018 0a74 e388          BZ      LL208
         0a75 0a7a' 
    4019 0a76 bf80          LACK    256
         0a77 0100  
    4020 0a78 7980          B       LL209
         0a79 0a7b' 
    4021 0a7a       LL208:
    4022 0a7a 1080          LAC     * 
    4023 0a7b       LL209:
    4024 0a7b 8b8e          MAR     * ,AR6
    4025 0a7c 058d          LAR     AR5,* ,AR5
    4026 0a7d 7812          ADRK    18
    4027 0a7e 9089          SACL    * ,AR1
    4028 0a7f       EPI0_13:
    4029                    .line   54
    4030            ;       <restore register vars>
    4031 0a7f 8b90          MAR     *-
    4032 0a80 0680          LAR     AR6,* 
    4033 0a81 7c08          SBRK    8
    4034 0a82 0090          LAR     AR0,*-
    4035 0a83 7680          PSHD    *
    4036 0a84 ef00          RET
    4037            
    4038                    .endfunc        758,000000040H,7
    4039            
    4040                    .sym    _tone_detector_1,_tone_detector_1,32,3,0
    4041            
    4042                    .func   760
    4043            ;>>>>   static void tone_detector_1(void)
    4044            ******************************************************
    4045            * FUNCTION DEF : _tone_detector_1
    4046            ******************************************************
    4047 0a85       _tone_detector_1:
    4048            
    4049      0000  LF14    .set    0
    4050            
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   84

    4051 0a85 8aa0          POPD    *+
    4052 0a86 80a0          SAR     AR0,*+
    4053 0a87 8180          SAR     AR1,*
    4054 0a88 b006          LARK    AR0,6
    4055 0a89 00e0          LAR     AR0,*0+
    4056            ;       <save register vars>
    4057 0a8a 86ae          SAR     AR6,*+,AR6
    4058 0a8b b601          LARK    AR6,1
    4059 0a8c 8be0          MAR     *0+
    4060            
    4061 0a8d be46          RSXM
    4062                    .sym    _x,1,24,1,16,.fake0
    4063                    .line   11
    4064            ;>>>>     register STATES* x = X;
    4065            ;>>>>       U16BIT DQMAG, YLINT, YLFRAC, THR2;
    4066 0a8e bc04-         LDPK    _X
    4067 0a8f 1067-         LAC     _X
    4068 0a90 908a          SACL    * ,AR2
    4069                    .block  11
    4070                    .sym    _DQMAG,2,14,1,16
    4071                    .sym    _YLINT,3,14,1,16
    4072                    .sym    _YLFRAC,4,14,1,16
    4073                    .sym    _THR2,5,14,1,16
    4074                    .line   17
    4075            ;>>>>       DQMAG = DQ & 16383;
    4076 0a91 bc05-         LDPK    _DQ
    4077 0a92 1004-         LAC     _DQ
    4078 0a93 bfb0          ANDK    16383
         0a94 3fff  
    4079 0a95 b202          LARK    AR2,2
    4080 0a96 8be0          MAR     *0+
    4081 0a97 908e          SACL    * ,AR6
    4082                    .line   18
    4083            ;>>>>       YLINT = x->YL6 >> 9;
    4084 0a98 058d          LAR     AR5,* ,AR5
    4085 0a99 7817          ADRK    23
    4086 0a9a 168a          LAC     * ,6,AR2
    4087 0a9b 8ba0          MAR     *+
    4088 0a9c 998e          SACH    * ,1,AR6
    4089                    .line   19
    4090            ;>>>>       YLFRAC = (x->YL6 >> 4) & 31;
    4091 0a9d 048c          LAR     AR4,* ,AR4
    4092 0a9e 7817          ADRK    23
    4093 0a9f 1b8a          LAC     * ,11,AR2
    4094 0aa0 bfbf          ANDK    31,15
         0aa1 001f  
    4095 0aa2 8ba0          MAR     *+
    4096 0aa3 9990          SACH    *-,1
    4097                    .line   20
    4098            ;>>>>       THR2 = IF_ELSE(YLINT > 8, 31 << 9, (32 + YLFRAC) << YLINT);
    4099 0aa4 6980          ZALS    * 
    4100 0aa5 ba08          SUBK    8
    4101 0aa6 e3cc          BLEZ    LL212
         0aa7 0aac' 
    4102 0aa8 bf80          LACK    15872
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   85

         0aa9 3e00  
    4103 0aaa 7980          B       LL213
         0aab 0ab4' 
    4104 0aac       LL212:
    4105 0aac 8ba0          MAR     *+
    4106 0aad 1090          LAC     *-
    4107 0aae b820          ADDK    32
    4108 0aaf 7388          LT      * ,AR0
    4109 0ab0 9080          SACL    * 
    4110 0ab1 6b80          LACT    * 
    4111 0ab2 bfb0          ANDK    0FFFFh
         0ab3 ffff  
    4112 0ab4       LL213:
    4113 0ab4 8b8a          MAR     * ,AR2
    4114 0ab5 7802          ADRK    2
    4115 0ab6 908e          SACL    * ,AR6
    4116                    .line   21
    4117            ;>>>>       TR = x->TD && DQMAG > ((THR2 + (THR2 >> 1)) >> 1);
    4118 0ab7 038b          LAR     AR3,* ,AR3
    4119 0ab8 7816          ADRK    22
    4120 0ab9 1080          LAC     * 
    4121 0aba e388          BZ      LL215
         0abb 0ac7' 
    4122 0abc 8b8a          MAR     * ,AR2
    4123 0abd 1e80          LAC     * ,14
    4124 0abe 2f88          ADD     * ,15,AR0
    4125 0abf 9980          SACH    * ,1
    4126 0ac0 1e80          LAC     * ,14
    4127 0ac1 998a          SACH    * ,1,AR2
    4128 0ac2 7c03          SBRK    3
    4129 0ac3 6988          ZALS    * ,AR0
    4130 0ac4 6680          SUBS    * 
    4131 0ac5 e304          BGZ     LL214
         0ac6 0aca' 
    4132 0ac7       LL215:
    4133 0ac7 b900          ZAC
    4134 0ac8 7980          B       LL216
         0ac9 0acb' 
    4135 0aca       LL214:
    4136 0aca b901          LACK    1
    4137 0acb       LL216:
    4138 0acb 9009-         SACL    _TR
    4139                    .endblock       21
    4140 0acc       EPI0_14:
    4141                    .line   23
    4142 0acc 8b89          MAR     * ,AR1
    4143            ;       <restore register vars>
    4144 0acd 8b90          MAR     *-
    4145 0ace 0680          LAR     AR6,* 
    4146 0acf 7c07          SBRK    7
    4147 0ad0 0090          LAR     AR0,*-
    4148 0ad1 7680          PSHD    *
    4149 0ad2 ef00          RET
    4150            
    4151                    .endfunc        782,000000040H,6
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   86

    4152            
    4153                    .sym    _tone_detector_2,_tone_detector_2,32,3,0
    4154            
    4155                    .func   784
    4156            ;>>>>   static void tone_detector_2(void)
    4157            ******************************************************
    4158            * FUNCTION DEF : _tone_detector_2
    4159            ******************************************************
    4160 0ad3       _tone_detector_2:
    4161            
    4162      0000  LF15    .set    0
    4163            
    4164 0ad3 8aa0          POPD    *+
    4165 0ad4 80a0          SAR     AR0,*+
    4166 0ad5 8180          SAR     AR1,*
    4167 0ad6 b001          LARK    AR0,1
    4168 0ad7 00e0          LAR     AR0,*0+
    4169            
    4170 0ad8 be46          RSXM
    4171                    .line   12
    4172            ;>>>>     TDP = ((U16BIT) 32768L) <= A2P && A2P < ((U16BIT ) 53760L);
    4173 0ad9 bc04-         LDPK    _A2P
    4174 0ada 6963-         ZALS    _A2P
    4175 0adb bfa0          SUBK    -32768
         0adc 8000  
    4176 0add e344          BLZ     LL220
         0ade 0ae4' 
    4177 0adf 6963-         ZALS    _A2P
    4178 0ae0 bfa0          SUBK    -11776
         0ae1 d200  
    4179 0ae2 e344          BLZ     LL219
         0ae3 0ae7' 
    4180 0ae4       LL220:
    4181 0ae4 b900          ZAC
    4182 0ae5 7980          B       LL221
         0ae6 0ae8' 
    4183 0ae7       LL219:
    4184 0ae7 b901          LACK    1
    4185 0ae8       LL221:
    4186 0ae8 9062-         SACL    _TDP
    4187                    .line   15
    4188            ;>>>>     X->TD = IF_ELSE(TR, 0, TDP);
    4189 0ae9 bc05-         LDPK    _TR
    4190 0aea 1009-         LAC     _TR
    4191 0aeb e388          BZ      LL222
         0aec 0af0' 
    4192 0aed b900          LACK    0
    4193 0aee 7980          B       LL223
         0aef 0af2' 
    4194 0af0       LL222:
    4195 0af0 bc04-         LDPK    _TDP
    4196 0af1 1062-         LAC     _TDP
    4197 0af2       LL223:
    4198 0af2 bc04-         LDPK    _X
    4199 0af3 0567-         LAR     AR5,_X
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   87

    4200 0af4 8b8d          MAR     * ,AR5
    4201 0af5 7816          ADRK    22
    4202 0af6 9089          SACL    * ,AR1
    4203 0af7       EPI0_15:
    4204                    .line   16
    4205 0af7 7c02          SBRK    2
    4206 0af8 0090          LAR     AR0,*-
    4207 0af9 7680          PSHD    *
    4208 0afa ef00          RET
    4209            
    4210                    .endfunc        799,000000000H,1
    4211            
    4212 026e               .sect   ".cinit"
    4213 026e 0001          .word   1,_LAW
         026f 0260- 
    4214 0270 0000          .word   0
    4215 0afb               .text
    4216            
    4217                    .sym    _LAW,_LAW,4,2,16
    4218                    .globl  _LAW
    4219 0260               .bss    _LAW,1
    4220            
    4221                    .sym    _reset_encoder,_reset_encoder,32,2,0
    4222                    .globl  _reset_encoder
    4223            
    4224                    .func   805
    4225            ;>>>>   void reset_encoder(void)
    4226            ******************************************************
    4227            * FUNCTION DEF : _reset_encoder
    4228            ******************************************************
    4229 0afb       _reset_encoder:
    4230            
    4231      0000  LF16    .set    0
    4232            
    4233 0afb 8aa0          POPD    *+
    4234 0afc 80a0          SAR     AR0,*+
    4235 0afd 8180          SAR     AR1,*
    4236 0afe b001          LARK    AR0,1
    4237 0aff 00e0          LAR     AR0,*0+
    4238            
    4239                    .line   3
    4240            ;>>>>     X = &E_STATES;
    4241 0b00 bf80          LALK    _E_STATES+0
         0b01 028a- 
    4242 0b02 bc04-         LDPK    _X
    4243 0b03 9067-         SACL    _X
    4244                    .line   4
    4245            ;>>>>     reset_states();
    4246 0b04 7a80          CALL    _reset_states
         0b05 083a' 
    4247 0b06       EPI0_16:
    4248                    .line   5
    4249 0b06 7c02          SBRK    2
    4250 0b07 0090          LAR     AR0,*-
    4251 0b08 7680          PSHD    *
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   88

    4252 0b09 ef00          RET
    4253            
    4254                    .endfunc        809,000000000H,1
    4255            
    4256                    .sym    _encoder,_encoder,46,2,0
    4257                    .globl  _encoder
    4258            
    4259                    .func   811
    4260            ;>>>>   U16BIT encoder(U16BIT pcm)
    4261            ******************************************************
    4262            * FUNCTION DEF : _encoder
    4263            ******************************************************
    4264 0b0a       _encoder:
    4265            
    4266      0000  LF17    .set    0
    4267            
    4268 0b0a 8aa0          POPD    *+
    4269 0b0b 80a0          SAR     AR0,*+
    4270 0b0c 8180          SAR     AR1,*
    4271 0b0d b001          LARK    AR0,1
    4272 0b0e 00ea          LAR     AR0,*0+,AR2
    4273            
    4274                    .sym    _pcm,-3+LF17,14,9,16
    4275                    .line   2
    4276                    .line   3
    4277            ;>>>>     S = pcm;
    4278 0b0f bf0a          LARK    AR2,-3+LF17
         0b10 fffd  
    4279 0b11 8be0          MAR     *0+
    4280 0b12 1089          LAC     * ,AR1
    4281 0b13 bc04-         LDPK    _S
    4282 0b14 9066-         SACL    _S
    4283                    .line   4
    4284            ;>>>>     X = &E_STATES;
    4285 0b15 bf80          LALK    _E_STATES+0
         0b16 028a- 
    4286 0b17 9067-         SACL    _X
    4287                    .line   6
    4288            ;>>>>     input_conversion();
    4289 0b18 7a80          CALL    _input_conversion
         0b19 072f' 
    4290                    .line   7
    4291            ;>>>>     adpt_predict_1();
    4292 0b1a 7a80          CALL    _adpt_predict_1
         0b1b 00e1' 
    4293                    .line   8
    4294            ;>>>>     diff_computation();
    4295 0b1c 7a80          CALL    _diff_computation
         0b1d 06ab' 
    4296                    .line   9
    4297            ;>>>>     speed_control_1();
    4298 0b1e 7a80          CALL    _speed_control_1
         0b1f 099d' 
    4299                    .line   10
    4300            ;>>>>     scale_factor_1();
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   89

    4301 0b20 7a80          CALL    _scale_factor_1
         0b21 08a7' 
    4302                    .line   11
    4303            ;>>>>     adapt_quant();
    4304 0b22 7a80          CALL    _adapt_quant
         0b23 0000' 
    4305                    .line   13
    4306            ;>>>>     iadpt_quant();
    4307 0b24 7a80          CALL    _iadpt_quant
         0b25 06db' 
    4308                    .line   14
    4309            ;>>>>     tone_detector_1();
    4310 0b26 7a80          CALL    _tone_detector_1
         0b27 0a85' 
    4311                    .line   15
    4312            ;>>>>     adpt_predict_2();
    4313 0b28 7a80          CALL    _adpt_predict_2
         0b29 01e7' 
    4314                    .line   16
    4315            ;>>>>     tone_detector_2();
    4316 0b2a 7a80          CALL    _tone_detector_2
         0b2b 0ad3' 
    4317                    .line   17
    4318            ;>>>>     scale_factor_2();
    4319 0b2c 7a80          CALL    _scale_factor_2
         0b2d 08f0' 
    4320                    .line   18
    4321            ;>>>>     speed_control_2();
    4322 0b2e 7a80          CALL    _speed_control_2
         0b2f 09bb' 
    4323                    .line   20
    4324            ;>>>>     return (I);
    4325 0b30 bc04-         LDPK    _I
    4326 0b31 6965-         ZALS    _I
    4327 0b32       EPI0_17:
    4328                    .line   21
    4329 0b32 7c02          SBRK    2
    4330 0b33 0090          LAR     AR0,*-
    4331 0b34 7680          PSHD    *
    4332 0b35 ef00          RET
    4333            
    4334                    .endfunc        831,000000000H,1
    4335            
    4336                    .sym    _reset_decoder,_reset_decoder,32,2,0
    4337                    .globl  _reset_decoder
    4338            
    4339                    .func   833
    4340            ;>>>>   void reset_decoder(void)
    4341            ******************************************************
    4342            * FUNCTION DEF : _reset_decoder
    4343            ******************************************************
    4344 0b36       _reset_decoder:
    4345            
    4346      0000  LF18    .set    0
    4347            
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   90

    4348 0b36 8aa0          POPD    *+
    4349 0b37 80a0          SAR     AR0,*+
    4350 0b38 8180          SAR     AR1,*
    4351 0b39 b001          LARK    AR0,1
    4352 0b3a 00e0          LAR     AR0,*0+
    4353            
    4354                    .line   3
    4355            ;>>>>     X = &D_STATES;
    4356 0b3b bf80          LALK    _D_STATES+0
         0b3c 0269- 
    4357 0b3d bc04-         LDPK    _X
    4358 0b3e 9067-         SACL    _X
    4359                    .line   4
    4360            ;>>>>     reset_states();
    4361 0b3f 7a80          CALL    _reset_states
         0b40 083a' 
    4362 0b41       EPI0_18:
    4363                    .line   5
    4364 0b41 7c02          SBRK    2
    4365 0b42 0090          LAR     AR0,*-
    4366 0b43 7680          PSHD    *
    4367 0b44 ef00          RET
    4368            
    4369                    .endfunc        837,000000000H,1
    4370            
    4371                    .sym    _decoder,_decoder,46,2,0
    4372                    .globl  _decoder
    4373            
    4374                    .func   839
    4375            ;>>>>   U16BIT decoder(U16BIT adpcm)
    4376            ******************************************************
    4377            * FUNCTION DEF : _decoder
    4378            ******************************************************
    4379 0b45       _decoder:
    4380            
    4381      0000  LF19    .set    0
    4382            
    4383 0b45 8aa0          POPD    *+
    4384 0b46 80a0          SAR     AR0,*+
    4385 0b47 8180          SAR     AR1,*
    4386 0b48 b001          LARK    AR0,1
    4387 0b49 00ea          LAR     AR0,*0+,AR2
    4388            
    4389                    .sym    _adpcm,-3+LF19,14,9,16
    4390                    .line   2
    4391                    .line   4
    4392            ;>>>>     I = adpcm;
    4393 0b4a bf0a          LARK    AR2,-3+LF19
         0b4b fffd  
    4394 0b4c 8be0          MAR     *0+
    4395 0b4d 1089          LAC     * ,AR1
    4396 0b4e bc04-         LDPK    _I
    4397 0b4f 9065-         SACL    _I
    4398                    .line   5
    4399            ;>>>>     X = &D_STATES;
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   91

    4400 0b50 bf80          LALK    _D_STATES+0
         0b51 0269- 
    4401 0b52 9067-         SACL    _X
    4402                    .line   7
    4403            ;>>>>     speed_control_1();
    4404 0b53 7a80          CALL    _speed_control_1
         0b54 099d' 
    4405                    .line   8
    4406            ;>>>>     scale_factor_1();
    4407 0b55 7a80          CALL    _scale_factor_1
         0b56 08a7' 
    4408                    .line   9
    4409            ;>>>>     iadpt_quant();
    4410 0b57 7a80          CALL    _iadpt_quant
         0b58 06db' 
    4411                    .line   10
    4412            ;>>>>     tone_detector_1();
    4413 0b59 7a80          CALL    _tone_detector_1
         0b5a 0a85' 
    4414                    .line   11
    4415            ;>>>>     adpt_predict_1();
    4416 0b5b 7a80          CALL    _adpt_predict_1
         0b5c 00e1' 
    4417                    .line   12
    4418            ;>>>>     adpt_predict_2();
    4419 0b5d 7a80          CALL    _adpt_predict_2
         0b5e 01e7' 
    4420                    .line   13
    4421            ;>>>>     tone_detector_2();
    4422 0b5f 7a80          CALL    _tone_detector_2
         0b60 0ad3' 
    4423                    .line   14
    4424            ;>>>>     scale_factor_2();
    4425 0b61 7a80          CALL    _scale_factor_2
         0b62 08f0' 
    4426                    .line   15
    4427            ;>>>>     speed_control_2();
    4428 0b63 7a80          CALL    _speed_control_2
         0b64 09bb' 
    4429                    .line   16
    4430            ;>>>>     output_conversion();
    4431 0b65 7a80          CALL    _output_conversion
         0b66 0774' 
    4432                    .line   17
    4433            ;>>>>     input_conversion();
    4434 0b67 7a80          CALL    _input_conversion
         0b68 072f' 
    4435                    .line   18
    4436            ;>>>>     diff_computation();
    4437 0b69 7a80          CALL    _diff_computation
         0b6a 06ab' 
    4438                    .line   19
    4439            ;>>>>     coding_adjustment();
    4440 0b6b 7a80          CALL    _coding_adjustment
         0b6c 0504' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   92

    4441                    .line   21
    4442            ;>>>>     return (SD);
    4443 0b6d bc05-         LDPK    _SD
    4444 0b6e 6905-         ZALS    _SD
    4445 0b6f       EPI0_19:
    4446                    .line   22
    4447 0b6f 7c02          SBRK    2
    4448 0b70 0090          LAR     AR0,*-
    4449 0b71 7680          PSHD    *
    4450 0b72 ef00          RET
    4451            
    4452                    .endfunc        860,000000000H,1
    4453                    .file   "board_test.c"
    4454            
    4455                    .sym    _main,_main,36,2,0
    4456                    .globl  _main
    4457            
    4458                    .func   21
    4459            ;>>>>   int main(void)
    4460            ;>>>>     int i;
    4461            ;>>>>     U16BIT I;
    4462            ******************************************************
    4463            * FUNCTION DEF : _main
    4464            ******************************************************
    4465 0b73       _main:
    4466            
    4467      0000  LF20    .set    0
    4468            
    4469 0b73 8aa0          POPD    *+
    4470 0b74 80a0          SAR     AR0,*+
    4471 0b75 8180          SAR     AR1,*
    4472 0b76 b003          LARK    AR0,3
    4473 0b77 00e0          LAR     AR0,*0+
    4474            
    4475                    .sym    _i,1,4,1,16
    4476                    .sym    _I,2,14,1,16
    4477                    .line   6
    4478            ;>>>>     reset_encoder();
    4479 0b78 7a80          CALL    _reset_encoder
         0b79 0afb' 
    4480                    .line   7
    4481            ;>>>>     reset_decoder();
    4482 0b7a 7a80          CALL    _reset_decoder
         0b7b 0b36' 
    4483                    .line   9
    4484            ;>>>>     for (i = 0; i < sizeof(Input) / sizeof(U16BIT); i++)
    4485 0b7c b900          LACK    0
    4486 0b7d 8b8a          MAR     * ,AR2
    4487 0b7e b201          LARK    AR2,1
    4488 0b7f 8be0          MAR     *0+
    4489 0b80 9080          SACL    * 
    4490 0b81 6980          ZALS    * 
    4491 0b82 ba20          SUBK    32
    4492 0b83 e38c          BGEZ    L84
         0b84 0bb1' 
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   93

    4493 0b85       L83:
    4494                    .line   11
    4495            ;>>>>       I = encoder(Input[i]);
    4496 0b85 1088          LAC     * ,AR0
    4497 0b86 bf90          ADLK    _Input+0,0
         0b87 0000- 
    4498 0b88 9080          SACL    * 
    4499 0b89 058d          LAR     AR5,* ,AR5
    4500 0b8a 1089          LAC     * ,AR1
    4501 0b8b 90a0          SACL    *+
    4502 0b8c 7a80          CALL    _encoder
         0b8d 0b0a' 
    4503 0b8e 8b9a          MAR     *-,AR2
    4504 0b8f b202          LARK    AR2,2
    4505 0b90 8be0          MAR     *0+
    4506 0b91 9080          SACL    * 
    4507                    .line   12
    4508            ;>>>>       if (decoder(I) != Output[i])
    4509 0b92 1089          LAC     * ,AR1
    4510 0b93 90a0          SACL    *+
    4511 0b94 7a80          CALL    _decoder
         0b95 0b45' 
    4512 0b96 8b9a          MAR     *-,AR2
    4513 0b97 be1e          SACB
    4514 0b98 b201          LARK    AR2,1
    4515 0b99 8be0          MAR     *0+
    4516 0b9a 1088          LAC     * ,AR0
    4517 0b9b bf90          ADLK    _Output+0,0
         0b9c 0020- 
    4518 0b9d 9080          SACL    * 
    4519 0b9e 048c          LAR     AR4,* ,AR4
    4520 0b9f 6980          ZALS    * 
    4521 0ba0 be02          NEG
    4522 0ba1 be10          ADDB
    4523 0ba2 e388          BZ      L85
         0ba3 0ba9' 
    4524                    .line   13
    4525            ;>>>>         return (-1);
    4526 0ba4 be47          SSXM
    4527 0ba5 bf80          LACK    -1
         0ba6 ffff  
    4528 0ba7 7980          B       EPI0_20
         0ba8 0bb2' 
    4529 0ba9       L85:
    4530                    .line   9
    4531 0ba9 8b8a          MAR     * ,AR2
    4532 0baa 1080          LAC     * 
    4533 0bab b801          ADDK    1
    4534 0bac 9080          SACL    * 
    4535 0bad 6980          ZALS    * 
    4536 0bae ba20          SUBK    32
    4537 0baf e344          BLZ     L83
         0bb0 0b85' 
    4538 0bb1       L84:
    4539                    .line   15
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   94

    4540            ;>>>>     return (0);
    4541 0bb1 b900          LACK    0
    4542 0bb2       EPI0_20:
    4543                    .line   16
    4544 0bb2 8b89          MAR     * ,AR1
    4545 0bb3 7c04          SBRK    4
    4546 0bb4 0090          LAR     AR0,*-
    4547 0bb5 7680          PSHD    *
    4548 0bb6 ef00          RET
    4549            
    4550                    .endfunc        36,000000000H,3
    4551            
    4552                    .sym    _SEZ,_SEZ,14,3,16
    4553 0261               .bss    _SEZ,1
    4554            
    4555                    .sym    _TDP,_TDP,14,3,16
    4556 0262               .bss    _TDP,1
    4557            
    4558                    .sym    _A2P,_A2P,14,3,16
    4559 0263               .bss    _A2P,1
    4560            
    4561                    .sym    _D,_D,14,3,16
    4562 0264               .bss    _D,1
    4563            
    4564                    .sym    _I,_I,14,3,16
    4565 0265               .bss    _I,1
    4566            
    4567                    .sym    _S,_S,14,3,16
    4568 0266               .bss    _S,1
    4569            
    4570                    .sym    _X,_X,24,3,16,.fake0
    4571 0267               .bss    _X,1
    4572            
    4573                    .sym    _Y,_Y,14,3,16
    4574 0268               .bss    _Y,1
    4575            
    4576                    .sym    _D_STATES,_D_STATES,8,3,416,.fake0
    4577 0269               .bss    _D_STATES,26
    4578            
    4579                    .sym    _AL,_AL,14,3,16
    4580 0283               .bss    _AL,1
    4581            
    4582                    .sym    _DQ,_DQ,14,3,16
    4583 0284               .bss    _DQ,1
    4584            
    4585                    .sym    _SD,_SD,14,3,16
    4586 0285               .bss    _SD,1
    4587            
    4588                    .sym    _SE,_SE,14,3,16
    4589 0286               .bss    _SE,1
    4590            
    4591                    .sym    _SL,_SL,14,3,16
    4592 0287               .bss    _SL,1
    4593            
    4594                    .sym    _SR,_SR,14,3,16
DSP Fixed Point COFF Assembler Version 6.40     Mon Apr 25 08:38:30 1994
 Copyright (c) 1987-1992  Texas Instruments Incorporated 

                                                                     PAGE   95

    4595 0288               .bss    _SR,1
    4596            
    4597                    .sym    _TR,_TR,14,3,16
    4598 0289               .bss    _TR,1
    4599            
    4600                    .sym    _E_STATES,_E_STATES,8,3,416,.fake0
    4601 028a               .bss    _E_STATES,26
    4602            *****************************************************
    4603            * UNDEFINED REFERENCES                              *
    4604            *****************************************************
    4605                    .ref    L$$SL
    4606                    .end

 No Errors,  No Warnings
