# AMBA-AXI-RTL-UVM-Verification
Synthesizable AMBA AXI RTL design in Verilog, verified using a reusable UVM testbench with functional coverage, scoreboards, and assertions.
