# introduction
This part of the experiment implements a 5-level pipeline CPU, which can run RISC-V instructions on the FPGA.
All the code is under the pipeline folder, report.pdf is the experiment report, and the 流水线CPU设计.pdf is a guide design manual.

