#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x23e37d0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_0x237dcb0 .param/l "CI" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x237dcf0 .param/l "CO" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x237dd30 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0x237dd70 .param/l "END_CHANNEL" 0 2 17, C4<011>;
P_0x237ddb0 .param/l "END_FILTER" 0 2 18, C4<100>;
P_0x237ddf0 .param/l "IFM_SIZE" 0 2 5, +C4<00000000000000000000000001000000>;
P_0x237de30 .param/l "IFM_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x237de70 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x237deb0 .param/l "OFM_SIZE" 0 2 15, +C4<0000000000000000000000000000000000000000000000000000000000000111110>;
P_0x237def0 .param/l "OUT_FEATURE" 0 2 14, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000>;
P_0x237df30 .param/l "PAD" 0 2 9, +C4<00000000000000000000000000000000>;
P_0x237df70 .param/l "PADDING_SIZE" 0 2 13, +C4<00000000000000000000000000000000>;
P_0x237dfb0 .param/l "RELU" 0 2 10, +C4<00000000000000000000000000000001>;
P_0x237dff0 .param/l "STRIDE" 0 2 8, +C4<00000000000000000000000000000001>;
P_0x237e030 .param/l "TOTAL_ELEMENTS" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000>;
P_0x237e070 .param/l "WEIGHT_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x244af30_0 .net *"_s0", 31 0, L_0x24617b0;  1 drivers
v0x244b030_0 .net *"_s10", 32 0, L_0x2461ae0;  1 drivers
L_0x7f60be1b08d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x244b110_0 .net *"_s13", 0 0, L_0x7f60be1b08d0;  1 drivers
L_0x7f60be1b0918 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x244b1d0_0 .net/2u *"_s14", 32 0, L_0x7f60be1b0918;  1 drivers
v0x244b2b0_0 .net *"_s16", 32 0, L_0x2460150;  1 drivers
L_0x7f60be1b0960 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x244b3e0_0 .net/2u *"_s18", 7 0, L_0x7f60be1b0960;  1 drivers
v0x244b4c0_0 .net *"_s22", 31 0, L_0x24621f0;  1 drivers
L_0x7f60be1b09a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x244b5a0_0 .net *"_s25", 30 0, L_0x7f60be1b09a8;  1 drivers
L_0x7f60be1b09f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x244b680_0 .net/2u *"_s26", 31 0, L_0x7f60be1b09f0;  1 drivers
v0x244b7f0_0 .net *"_s28", 0 0, L_0x24622e0;  1 drivers
L_0x7f60be1b0840 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x244b8b0_0 .net *"_s3", 30 0, L_0x7f60be1b0840;  1 drivers
v0x244b990_0 .net *"_s30", 7 0, L_0x2462470;  1 drivers
v0x244ba70_0 .net *"_s32", 32 0, L_0x2462510;  1 drivers
L_0x7f60be1b0a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x244bb50_0 .net *"_s35", 0 0, L_0x7f60be1b0a38;  1 drivers
L_0x7f60be1b0a80 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x244bc30_0 .net/2u *"_s36", 32 0, L_0x7f60be1b0a80;  1 drivers
v0x244bd10_0 .net *"_s38", 32 0, L_0x24625b0;  1 drivers
L_0x7f60be1b0888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x244bdf0_0 .net/2u *"_s4", 31 0, L_0x7f60be1b0888;  1 drivers
L_0x7f60be1b0ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x244bfa0_0 .net/2u *"_s40", 7 0, L_0x7f60be1b0ac8;  1 drivers
v0x244c040_0 .net *"_s6", 0 0, L_0x24618d0;  1 drivers
v0x244c100_0 .net *"_s8", 7 0, L_0x2461a40;  1 drivers
v0x244c1e0_0 .var "clk1", 0 0;
v0x244c280_0 .var "clk2", 0 0;
v0x244c320_0 .net "data_output", 15 0, L_0x2461670;  1 drivers
v0x244c3e0_0 .net "end_conv", 0 0, v0x2432a60_0;  1 drivers
v0x244c480_0 .net "ifm", 7 0, L_0x2462060;  1 drivers
v0x244c570_0 .var "ifm_cnt", 31 0;
v0x244c650 .array "ifm_in", 12287 0, 7 0;
v0x244c710_0 .net "ifm_read", 0 0, L_0x2460d90;  1 drivers
v0x244c800_0 .var "ifm_read_reg", 0 0;
v0x244c8c0 .array "ofm", 0 30751, 15 0;
v0x244c980 .array "ofm_golden", 0 30751, 15 0;
v0x244ca40_0 .var/i "ofm_rtl", 31 0;
v0x244cb20_0 .net "out_valid", 0 0, v0x2432d80_0;  1 drivers
v0x244bee0_0 .var/i "ow", 31 0;
v0x244cdf0_0 .var/i "ow_1", 31 0;
v0x244ced0_0 .var "rst_n", 0 0;
v0x244cf70_0 .var "start_conv", 0 0;
v0x244d060_0 .net "wgt", 7 0, L_0x2462770;  1 drivers
v0x244d120_0 .var "wgt_cnt", 31 0;
v0x244d200 .array "wgt_in", 215 0, 7 0;
v0x244d2c0_0 .net "wgt_read", 0 0, L_0x24610e0;  1 drivers
v0x244d3b0_0 .var "wgt_read_reg", 0 0;
E_0x23e9a20 .event posedge, v0x2432a60_0;
E_0x24102b0 .event edge, v0x2432600_0, v0x2432ca0_0;
E_0x24106e0 .event edge, v0x242d9b0_0;
L_0x24617b0 .concat [ 1 31 0 0], v0x244c800_0, L_0x7f60be1b0840;
L_0x24618d0 .cmp/eq 32, L_0x24617b0, L_0x7f60be1b0888;
L_0x2461a40 .array/port v0x244c650, L_0x2460150;
L_0x2461ae0 .concat [ 32 1 0 0], v0x244c570_0, L_0x7f60be1b08d0;
L_0x2460150 .arith/sub 33, L_0x2461ae0, L_0x7f60be1b0918;
L_0x2462060 .functor MUXZ 8, L_0x7f60be1b0960, L_0x2461a40, L_0x24618d0, C4<>;
L_0x24621f0 .concat [ 1 31 0 0], v0x244d3b0_0, L_0x7f60be1b09a8;
L_0x24622e0 .cmp/eq 32, L_0x24621f0, L_0x7f60be1b09f0;
L_0x2462470 .array/port v0x244d200, L_0x24625b0;
L_0x2462510 .concat [ 32 1 0 0], v0x244d120_0, L_0x7f60be1b0a38;
L_0x24625b0 .arith/sub 33, L_0x2462510, L_0x7f60be1b0a80;
L_0x2462770 .functor MUXZ 8, L_0x7f60be1b0ac8, L_0x2462470, L_0x24622e0, C4<>;
S_0x23e3ab0 .scope task, "compare" "compare" 2 196, 2 196 0, S_0x23e37d0;
 .timescale 0 0;
v0x23f6770_0 .var/i "i", 31 0;
TD_tb.compare ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f6770_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x23f6770_0;
    %pad/s 166;
    %cmpi/s 30752, 0, 166;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x23f6770_0;
    %load/vec4a v0x244c980, 4;
    %ix/getv/s 4, v0x23f6770_0;
    %load/vec4a v0x244c8c0, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 203 "$display", "NO PASS in %d", v0x23f6770_0 {0 0 0};
    %disable S_0x23e3ab0;
T_0.2 ;
    %load/vec4 v0x23f6770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23f6770_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 207 "$display", "\012" {0 0 0};
    %vpi_call 2 208 "$display", "\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227  \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227 \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227    \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227" {0 0 0};
    %vpi_call 2 209 "$display", "\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235    \342\225\232\342\225\220\342\225\220\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call 2 210 "$display", "\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\224\342\225\235\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227  \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210    \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 211 "$display", "\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\235 \342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235       \342\226\210\342\226\210    \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 212 "$display", "\342\226\210\342\226\210\342\225\221     \342\226\210\342\226\210\342\225\221  \342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227   \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 213 "$display", "\342\225\232\342\225\220\342\225\235     \342\225\232\342\225\220\342\225\235  \342\225\232\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235       \342\225\232\342\225\220\342\225\235   \342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235   \342\225\232\342\225\220\342\225\235   " {0 0 0};
    %end;
S_0x242c400 .scope module, "cov" "CONV" 2 60, 3 1 0, S_0x23e37d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /INPUT 8 "ifm"
    .port_info 5 /INPUT 8 "wgt"
    .port_info 6 /OUTPUT 1 "ifm_read"
    .port_info 7 /OUTPUT 1 "wgt_read"
    .port_info 8 /OUTPUT 1 "out_valid"
    .port_info 9 /OUTPUT 1 "end_conv"
    .port_info 10 /OUTPUT 16 "data_output"
P_0x242c5f0 .param/l "ADD_WIDTH" 1 3 28, +C4<000000000000000000000000000000111>;
P_0x242c630 .param/l "CI" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x242c670 .param/l "CO" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x242c6b0 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x242c6f0 .param/l "FIFO_SIZE" 0 3 11, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
P_0x242c730 .param/l "IFM_SIZE" 0 3 6, +C4<00000000000000000000000001000000>;
P_0x242c770 .param/l "IFM_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x242c7b0 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x242c7f0 .param/l "PAD" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x242c830 .param/l "RELU" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x242c870 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x242c8b0 .param/l "WEIGHT_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x2448df0_0 .net *"_s28", 0 0, L_0x2461540;  1 drivers
L_0x7f60be1b07f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2448ef0_0 .net/2u *"_s29", 15 0, L_0x7f60be1b07f8;  1 drivers
v0x2448fd0_0 .net "clk1", 0 0, v0x244c1e0_0;  1 drivers
v0x2449070_0 .net "clk2", 0 0, v0x244c280_0;  1 drivers
v0x24491a0_0 .net "data_output", 15 0, L_0x2461670;  alias, 1 drivers
v0x2449260_0 .net "data_output_temp", 15 0, v0x2434500_0;  1 drivers
v0x2449370_0 .net "end_conv", 0 0, v0x2432a60_0;  alias, 1 drivers
v0x2449410_0 .net "ifm", 7 0, L_0x2462060;  alias, 1 drivers
v0x24494b0_0 .net "ifm_read", 0 0, L_0x2460d90;  alias, 1 drivers
v0x2449610_0 .net "ifm_wire", 7 0, v0x2448ae0_0;  1 drivers
v0x24496b0_0 .net "out_valid", 0 0, v0x2432d80_0;  alias, 1 drivers
L_0x7f60be1b0138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2449780 .array "psum", 11 0;
v0x2449780_0 .net v0x2449780 0, 15 0, L_0x7f60be1b0138; 1 drivers
v0x2449780_1 .net v0x2449780 1, 15 0, L_0x244d470; 1 drivers
v0x2449780_2 .net v0x2449780 2, 15 0, L_0x244d620; 1 drivers
v0x2449780_3 .net v0x2449780 3, 15 0, L_0x244d7d0; 1 drivers
v0x2449780_4 .net v0x2449780 4, 15 0, L_0x244d980; 1 drivers
v0x2449780_5 .net v0x2449780 5, 15 0, L_0x244d500; 1 drivers
v0x2449780_6 .net v0x2449780 6, 15 0, L_0x244d6b0; 1 drivers
v0x2449780_7 .net v0x2449780 7, 15 0, L_0x244d860; 1 drivers
v0x2449780_8 .net v0x2449780 8, 15 0, L_0x244dba0; 1 drivers
v0x2449780_9 .net v0x2449780 9, 15 0, L_0x244d590; 1 drivers
v0x2449780_10 .net v0x2449780 10, 15 0, L_0x244d740; 1 drivers
v0x2449780_11 .net v0x2449780 11, 15 0, L_0x244d8f0; 1 drivers
v0x2449be0_0 .net "psum_buffer", 15 0, L_0x244ea60;  1 drivers
v0x2449cd0_0 .net "rd_clr", 0 0, v0x2432e40_0;  1 drivers
v0x2449e00_0 .net "rd_en", 2 0, v0x2432f00_0;  1 drivers
v0x2449ea0_0 .net "re_buffer", 0 0, L_0x245fbb0;  1 drivers
v0x2449f40_0 .net "rst_n", 0 0, v0x244ced0_0;  1 drivers
v0x244a0f0_0 .net "set_ifm", 0 0, v0x2433180_0;  1 drivers
v0x244a190_0 .net "set_reg", 0 0, v0x2433220_0;  1 drivers
v0x244a230_0 .net "set_wgt", 8 0, v0x24317d0_0;  1 drivers
v0x244a2d0_0 .net "start_conv", 0 0, v0x244cf70_0;  1 drivers
v0x244a370_0 .net "wgt", 7 0, L_0x2462770;  alias, 1 drivers
v0x244a410_0 .net "wgt_read", 0 0, L_0x24610e0;  alias, 1 drivers
v0x244a4b0 .array "wgt_wire", 0 8;
v0x244a4b0_0 .net v0x244a4b0 0, 7 0, L_0x244dd50; 1 drivers
v0x244a4b0_1 .net v0x244a4b0 1, 7 0, L_0x244dee0; 1 drivers
v0x244a4b0_2 .net v0x244a4b0 2, 7 0, L_0x244e060; 1 drivers
v0x244a4b0_3 .net v0x244a4b0 3, 7 0, L_0x244e230; 1 drivers
v0x244a4b0_4 .net v0x244a4b0 4, 7 0, L_0x244e3a0; 1 drivers
v0x244a4b0_5 .net v0x244a4b0 5, 7 0, L_0x244e510; 1 drivers
v0x244a4b0_6 .net v0x244a4b0 6, 7 0, L_0x244e6e0; 1 drivers
v0x244a4b0_7 .net v0x244a4b0 7, 7 0, L_0x244e1a0; 1 drivers
v0x244a4b0_8 .net v0x244a4b0 8, 7 0, L_0x244ead0; 1 drivers
v0x244a820_0 .net "wr_clr", 0 0, v0x2433770_0;  1 drivers
v0x244a950_0 .net "wr_en", 2 0, v0x2433810_0;  1 drivers
L_0x244da10 .part v0x2433810_0, 0, 1;
L_0x244dab0 .part v0x2432f00_0, 0, 1;
L_0x244dc10 .part v0x2433810_0, 1, 1;
L_0x244dcb0 .part v0x2432f00_0, 1, 1;
L_0x244ddc0 .part v0x24317d0_0, 0, 1;
L_0x244df50 .part v0x24317d0_0, 1, 1;
L_0x244e0d0 .part v0x24317d0_0, 2, 1;
L_0x244e2d0 .part v0x24317d0_0, 3, 1;
L_0x244e440 .part v0x24317d0_0, 4, 1;
L_0x244e5b0 .part v0x24317d0_0, 5, 1;
L_0x244e780 .part v0x24317d0_0, 6, 1;
L_0x244e990 .part v0x24317d0_0, 7, 1;
L_0x244eb70 .part v0x24317d0_0, 8, 1;
L_0x2461240 .part v0x2433810_0, 2, 1;
L_0x24612e0 .part v0x2432f00_0, 2, 1;
L_0x2461410 .part v0x2432f00_0, 2, 1;
L_0x2461540 .part v0x2434500_0, 15, 1;
L_0x2461670 .functor MUXZ 16, v0x2434500_0, L_0x7f60be1b07f8, L_0x2461540, C4<>;
S_0x242d110 .scope module, "buffer_psum" "BUFFER" 3 118, 4 1 0, S_0x242c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "d_in"
    .port_info 3 /OUTPUT 16 "d_out"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
P_0x242d2e0 .param/l "ADDR" 1 4 11, +C4<00000000000000000000000000001100>;
P_0x242d320 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x242d360 .param/l "DEPTH" 1 4 10, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
P_0x242d3a0 .param/l "IFM_SIZE" 0 4 1, +C4<00000000000000000000000001000000>;
P_0x242d3e0 .param/l "KERNEL_SIZE" 0 4 1, +C4<00000000000000000000000000000011>;
P_0x242d420 .param/l "PAD" 0 4 1, +C4<00000000000000000000000000000000>;
P_0x242d460 .param/l "STRIDE" 0 4 1, +C4<00000000000000000000000000000001>;
L_0x244ea60 .functor BUFZ 16, v0x242dfd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x242d9b0_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x242da90_0 .net "d_in", 15 0, v0x2434500_0;  alias, 1 drivers
v0x242db70_0 .net "d_out", 15 0, L_0x244ea60;  alias, 1 drivers
v0x242dc60 .array "mem", 0 3843, 15 0;
v0x242dd20_0 .var "rd_ptr", 11 0;
v0x242de50_0 .net "re", 0 0, L_0x245fbb0;  alias, 1 drivers
v0x242df10_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x242dfd0_0 .var "tmp_data", 15 0;
v0x242e0b0_0 .net "we", 0 0, L_0x2461410;  1 drivers
v0x242e200_0 .var "wr_ptr", 11 0;
E_0x242d850/0 .event edge, v0x242df10_0;
E_0x242d850/1 .event posedge, v0x242d9b0_0;
E_0x242d850 .event/or E_0x242d850/0, E_0x242d850/1;
S_0x242e3e0 .scope module, "control" "CONTROL" 3 47, 5 1 0, S_0x242c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /OUTPUT 1 "wgt_read"
    .port_info 5 /OUTPUT 1 "ifm_read"
    .port_info 6 /OUTPUT 1 "re_buffer"
    .port_info 7 /OUTPUT 1 "set_ifm"
    .port_info 8 /OUTPUT 1 "rd_clr"
    .port_info 9 /OUTPUT 1 "wr_clr"
    .port_info 10 /OUTPUT 1 "out_valid"
    .port_info 11 /OUTPUT 1 "set_reg"
    .port_info 12 /OUTPUT 1 "end_conv"
    .port_info 13 /OUTPUT 3 "rd_en"
    .port_info 14 /OUTPUT 3 "wr_en"
    .port_info 15 /OUTPUT 9 "set_wgt"
P_0x242e580 .param/l "CI" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x242e5c0 .param/l "CO" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x242e600 .param/l "COMPUTE" 0 5 33, C4<001>;
P_0x242e640 .param/l "END_CHANNEL" 0 5 35, C4<011>;
P_0x242e680 .param/l "END_CONV" 0 5 37, C4<101>;
P_0x242e6c0 .param/l "END_FILTER" 0 5 36, C4<100>;
P_0x242e700 .param/l "END_ROW" 0 5 34, C4<010>;
P_0x242e740 .param/l "IDLE" 0 5 32, C4<000>;
P_0x242e780 .param/l "IFM_SIZE" 0 5 1, +C4<00000000000000000000000000000000000000000000000000000000001000000>;
P_0x242e7c0 .param/l "KERNEL_SIZE" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x242e800 .param/l "PAD" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x242e840 .param/l "POOLING" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x242e880 .param/l "STRIDE" 0 5 1, +C4<00000000000000000000000000000001>;
L_0x245f200 .functor AND 1, L_0x245eda0, L_0x245f090, C4<1>, C4<1>;
L_0x245f860 .functor AND 1, L_0x245f450, L_0x245f6d0, C4<1>, C4<1>;
L_0x245f970 .functor OR 1, L_0x245f200, L_0x245f860, C4<0>, C4<0>;
L_0x245ff60 .functor AND 1, L_0x245fe20, L_0x2460260, C4<1>, C4<1>;
L_0x24606a0 .functor AND 1, L_0x2460560, L_0x2460870, C4<1>, C4<1>;
L_0x2460af0 .functor AND 1, L_0x245ff60, L_0x24606a0, C4<1>, C4<1>;
v0x242faf0_0 .net *"_s0", 31 0, L_0x245ec50;  1 drivers
L_0x7f60be1b0210 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x242fbd0_0 .net *"_s11", 22 0, L_0x7f60be1b0210;  1 drivers
L_0x7f60be1b0258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x242fcb0_0 .net/2u *"_s12", 31 0, L_0x7f60be1b0258;  1 drivers
v0x242fda0_0 .net *"_s14", 0 0, L_0x245f090;  1 drivers
v0x242fe60_0 .net *"_s16", 0 0, L_0x245f200;  1 drivers
v0x242ff70_0 .net *"_s18", 31 0, L_0x245f310;  1 drivers
L_0x7f60be1b02a0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2430050_0 .net *"_s21", 22 0, L_0x7f60be1b02a0;  1 drivers
L_0x7f60be1b02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2430130_0 .net/2u *"_s22", 31 0, L_0x7f60be1b02e8;  1 drivers
v0x2430210_0 .net *"_s24", 0 0, L_0x245f450;  1 drivers
v0x2430360_0 .net *"_s26", 31 0, L_0x245f590;  1 drivers
L_0x7f60be1b0330 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2430440_0 .net *"_s29", 21 0, L_0x7f60be1b0330;  1 drivers
L_0x7f60be1b0180 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2430520_0 .net *"_s3", 21 0, L_0x7f60be1b0180;  1 drivers
L_0x7f60be1b0378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2430600_0 .net/2u *"_s30", 31 0, L_0x7f60be1b0378;  1 drivers
v0x24306e0_0 .net *"_s32", 0 0, L_0x245f6d0;  1 drivers
v0x24307a0_0 .net *"_s34", 0 0, L_0x245f860;  1 drivers
v0x2430860_0 .net *"_s36", 0 0, L_0x245f970;  1 drivers
v0x2430920_0 .net *"_s39", 0 0, L_0x245fa80;  1 drivers
L_0x7f60be1b01c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2430ad0_0 .net/2u *"_s4", 31 0, L_0x7f60be1b01c8;  1 drivers
L_0x7f60be1b03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2430b70_0 .net/2u *"_s40", 0 0, L_0x7f60be1b03c0;  1 drivers
v0x2430c50_0 .net *"_s44", 31 0, L_0x245fd30;  1 drivers
L_0x7f60be1b0408 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2430d30_0 .net *"_s47", 22 0, L_0x7f60be1b0408;  1 drivers
L_0x7f60be1b0450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2430e10_0 .net/2u *"_s48", 31 0, L_0x7f60be1b0450;  1 drivers
v0x2430ef0_0 .net *"_s50", 0 0, L_0x245fe20;  1 drivers
v0x2430fb0_0 .net *"_s52", 64 0, L_0x245ffd0;  1 drivers
L_0x7f60be1b0498 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2431090_0 .net *"_s55", 55 0, L_0x7f60be1b0498;  1 drivers
L_0x7f60be1b04e0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x2431170_0 .net/2u *"_s56", 64 0, L_0x7f60be1b04e0;  1 drivers
v0x2431250_0 .net *"_s58", 0 0, L_0x2460260;  1 drivers
v0x2431310_0 .net *"_s6", 0 0, L_0x245eda0;  1 drivers
v0x24313d0_0 .net *"_s60", 0 0, L_0x245ff60;  1 drivers
v0x2431490_0 .net *"_s62", 31 0, L_0x2460470;  1 drivers
L_0x7f60be1b0528 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2431570_0 .net *"_s65", 22 0, L_0x7f60be1b0528;  1 drivers
L_0x7f60be1b0570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2431650_0 .net/2u *"_s66", 31 0, L_0x7f60be1b0570;  1 drivers
v0x2431730_0 .net *"_s68", 0 0, L_0x2460560;  1 drivers
v0x24309e0_0 .net *"_s70", 64 0, L_0x2460730;  1 drivers
L_0x7f60be1b05b8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24319e0_0 .net *"_s73", 55 0, L_0x7f60be1b05b8;  1 drivers
L_0x7f60be1b0600 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x2431ac0_0 .net/2u *"_s74", 64 0, L_0x7f60be1b0600;  1 drivers
v0x2431ba0_0 .net *"_s76", 0 0, L_0x2460870;  1 drivers
v0x2431c60_0 .net *"_s78", 0 0, L_0x24606a0;  1 drivers
v0x2431d20_0 .net *"_s8", 31 0, L_0x245eee0;  1 drivers
v0x2431e00_0 .net *"_s80", 0 0, L_0x2460af0;  1 drivers
L_0x7f60be1b0648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2431ec0_0 .net/2s *"_s82", 1 0, L_0x7f60be1b0648;  1 drivers
L_0x7f60be1b0690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2431fa0_0 .net/2s *"_s84", 1 0, L_0x7f60be1b0690;  1 drivers
v0x2432080_0 .net *"_s86", 1 0, L_0x2460c00;  1 drivers
v0x2432160_0 .net *"_s91", 0 0, L_0x24609b0;  1 drivers
L_0x7f60be1b06d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2432220_0 .net/2s *"_s92", 1 0, L_0x7f60be1b06d8;  1 drivers
L_0x7f60be1b0720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2432300_0 .net/2s *"_s94", 1 0, L_0x7f60be1b0720;  1 drivers
v0x24323e0_0 .net *"_s96", 1 0, L_0x2460f30;  1 drivers
v0x24324c0_0 .net "clk1", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2432560_0 .net "clk2", 0 0, v0x244c280_0;  alias, 1 drivers
v0x2432600_0 .var "cnt_channel", 9 0;
v0x24326e0_0 .var "cnt_filter", 9 0;
v0x24327c0_0 .var "cnt_index", 8 0;
v0x24328a0_0 .var "cnt_line", 8 0;
v0x2432980_0 .var "curr_state", 2 0;
v0x2432a60_0 .var "end_conv", 0 0;
v0x2432b20_0 .var "end_reg", 0 0;
v0x2432be0_0 .net "ifm_read", 0 0, L_0x2460d90;  alias, 1 drivers
v0x2432ca0_0 .var "next_state", 2 0;
v0x2432d80_0 .var "out_valid", 0 0;
v0x2432e40_0 .var "rd_clr", 0 0;
v0x2432f00_0 .var "rd_en", 2 0;
v0x2432fe0_0 .net "re_buffer", 0 0, L_0x245fbb0;  alias, 1 drivers
v0x24330b0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2433180_0 .var "set_ifm", 0 0;
v0x2433220_0 .var "set_reg", 0 0;
v0x24317d0_0 .var "set_wgt", 8 0;
v0x24318b0_0 .net "start_conv", 0 0, v0x244cf70_0;  alias, 1 drivers
v0x24336d0_0 .net "wgt_read", 0 0, L_0x24610e0;  alias, 1 drivers
v0x2433770_0 .var "wr_clr", 0 0;
v0x2433810_0 .var "wr_en", 2 0;
E_0x242d810/0 .event negedge, v0x242df10_0;
E_0x242d810/1 .event posedge, v0x2432560_0;
E_0x242d810 .event/or E_0x242d810/0, E_0x242d810/1;
E_0x242f140/0 .event negedge, v0x242df10_0;
E_0x242f140/1 .event posedge, v0x242d9b0_0;
E_0x242f140 .event/or E_0x242f140/0, E_0x242f140/1;
E_0x242f1a0 .event edge, v0x2432600_0, v0x24328a0_0, v0x24327c0_0, v0x24318b0_0;
L_0x245ec50 .concat [ 10 22 0 0], v0x2432600_0, L_0x7f60be1b0180;
L_0x245eda0 .cmp/gt 32, L_0x245ec50, L_0x7f60be1b01c8;
L_0x245eee0 .concat [ 9 23 0 0], v0x24328a0_0, L_0x7f60be1b0210;
L_0x245f090 .cmp/ge 32, L_0x245eee0, L_0x7f60be1b0258;
L_0x245f310 .concat [ 9 23 0 0], v0x24328a0_0, L_0x7f60be1b02a0;
L_0x245f450 .cmp/eq 32, L_0x245f310, L_0x7f60be1b02e8;
L_0x245f590 .concat [ 10 22 0 0], v0x2432600_0, L_0x7f60be1b0330;
L_0x245f6d0 .cmp/ne 32, L_0x245f590, L_0x7f60be1b0378;
L_0x245fa80 .part v0x2433810_0, 2, 1;
L_0x245fbb0 .functor MUXZ 1, L_0x7f60be1b03c0, L_0x245fa80, L_0x245f970, C4<>;
L_0x245fd30 .concat [ 9 23 0 0], v0x24328a0_0, L_0x7f60be1b0408;
L_0x245fe20 .cmp/gt 32, L_0x245fd30, L_0x7f60be1b0450;
L_0x245ffd0 .concat [ 9 56 0 0], v0x24328a0_0, L_0x7f60be1b0498;
L_0x2460260 .cmp/ge 65, L_0x7f60be1b04e0, L_0x245ffd0;
L_0x2460470 .concat [ 9 23 0 0], v0x24327c0_0, L_0x7f60be1b0528;
L_0x2460560 .cmp/gt 32, L_0x2460470, L_0x7f60be1b0570;
L_0x2460730 .concat [ 9 56 0 0], v0x24327c0_0, L_0x7f60be1b05b8;
L_0x2460870 .cmp/ge 65, L_0x7f60be1b0600, L_0x2460730;
L_0x2460c00 .functor MUXZ 2, L_0x7f60be1b0690, L_0x7f60be1b0648, L_0x2460af0, C4<>;
L_0x2460d90 .part L_0x2460c00, 0, 1;
L_0x24609b0 .reduce/or v0x24317d0_0;
L_0x2460f30 .functor MUXZ 2, L_0x7f60be1b0720, L_0x7f60be1b06d8, L_0x24609b0, C4<>;
L_0x24610e0 .part L_0x2460f30, 0, 1;
S_0x242f210 .scope generate, "genblk1[0]" "genblk1[0]" 5 97, 5 97 0, S_0x242e3e0;
 .timescale 0 0;
P_0x242f420 .param/l "ii" 0 5 97, +C4<00>;
E_0x242f500 .event posedge, v0x242d9b0_0;
S_0x242f560 .scope generate, "genblk1[1]" "genblk1[1]" 5 97, 5 97 0, S_0x242e3e0;
 .timescale 0 0;
P_0x242f770 .param/l "ii" 0 5 97, +C4<01>;
S_0x242f830 .scope generate, "genblk1[2]" "genblk1[2]" 5 97, 5 97 0, S_0x242e3e0;
 .timescale 0 0;
P_0x242fa50 .param/l "ii" 0 5 97, +C4<010>;
S_0x2433b20 .scope module, "fifo_end" "FIFO_ASYNCH_END" 3 103, 6 1 0, S_0x242c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 1 "re_buffer"
    .port_info 9 /INPUT 16 "psum_buffer"
    .port_info 10 /INPUT 16 "data_in_fifo"
    .port_info 11 /OUTPUT 16 "data_out_fifo"
    .port_info 12 /NODIR 0 ""
P_0x2433ca0 .param/l "ADD_WIDTH" 0 6 1, +C4<000000000000000000000000000000111>;
P_0x2433ce0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
P_0x2433d20 .param/l "FIFO_SIZE" 0 6 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
v0x2434190_0 .net "clk1", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x24342a0_0 .net "clk2", 0 0, v0x244c280_0;  alias, 1 drivers
v0x2434360_0 .net/s "data_in_fifo", 15 0, L_0x244d8f0;  alias, 1 drivers
v0x2434430_0 .net "data_out_fifo", 15 0, v0x2434500_0;  alias, 1 drivers
v0x2434500_0 .var "data_read", 15 0;
v0x2434610_0 .var "en_add", 0 0;
v0x24346d0 .array/s "fifo_data", 0 61, 15 0;
v0x2434790_0 .net/s "psum_buffer", 15 0, L_0x244ea60;  alias, 1 drivers
v0x2434850_0 .net "rd_clr", 0 0, v0x2432e40_0;  alias, 1 drivers
v0x24349b0_0 .net "rd_en", 0 0, L_0x24612e0;  1 drivers
L_0x7f60be1b0768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2434a50_0 .net "rd_inc", 0 0, L_0x7f60be1b0768;  1 drivers
v0x2434af0_0 .var "rd_ptr", 6 0;
v0x2434bd0_0 .net "re_buffer", 0 0, L_0x245fbb0;  alias, 1 drivers
v0x2434c70_0 .var "reg_we", 0 0;
v0x2434d30_0 .net "wr_clr", 0 0, v0x2433770_0;  alias, 1 drivers
v0x2434dd0_0 .net "wr_en", 0 0, L_0x2461240;  1 drivers
L_0x7f60be1b07b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2434e90_0 .net "wr_inc", 0 0, L_0x7f60be1b07b0;  1 drivers
v0x2435040_0 .var "wr_ptr", 6 0;
E_0x2433f40 .event posedge, v0x2433770_0, v0x2432560_0;
E_0x2433fa0 .event posedge, v0x2432e40_0, v0x2432560_0;
S_0x24352b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 69, 3 69 0, S_0x242c400;
 .timescale 0 0;
P_0x24354c0 .param/l "arr_j" 0 3 69, +C4<00>;
S_0x2435580 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x24352b0;
 .timescale 0 0;
P_0x2435770 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x2435850 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x2435580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x2435a20 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x2435a60 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x2435aa0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x2435ae0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d470 .functor BUFZ 16, v0x2435fb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x2435e50_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2435ef0_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x2435fb0_0 .var/s "psum", 15 0;
v0x2436050_0 .net/s "psum_in", 15 0, L_0x7f60be1b0138;  alias, 1 drivers
v0x2436130_0 .net/s "psum_out", 15 0, L_0x244d470;  alias, 1 drivers
v0x2436260_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2436350_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x24363f0_0 .net/s "wgt", 7 0, L_0x244dd50;  alias, 1 drivers
S_0x24365d0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x24352b0;
 .timescale 0 0;
P_0x24367e0 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x24368a0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x24365d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x2436a70 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x2436ab0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x2436af0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x2436b30 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d500 .functor BUFZ 16, v0x2437030_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x2436e30_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2436f60_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x2437030_0 .var/s "psum", 15 0;
v0x2437120_0 .net/s "psum_in", 15 0, L_0x244d980;  alias, 1 drivers
v0x2437200_0 .net/s "psum_out", 15 0, L_0x244d500;  alias, 1 drivers
v0x24372e0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2437380_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x2437470_0 .net/s "wgt", 7 0, L_0x244e230;  alias, 1 drivers
S_0x2437670 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x24352b0;
 .timescale 0 0;
P_0x2437880 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x2437920 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x2437670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x2437af0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x2437b30 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x2437b70 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x2437bb0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d590 .functor BUFZ 16, v0x2438040_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x2437eb0_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2437f50_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x2438040_0 .var/s "psum", 15 0;
v0x2438120_0 .net/s "psum_in", 15 0, L_0x244dba0;  alias, 1 drivers
v0x2438200_0 .net/s "psum_out", 15 0, L_0x244d590;  alias, 1 drivers
v0x2438330_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2438460_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x2438500_0 .net/s "wgt", 7 0, L_0x244e6e0;  alias, 1 drivers
S_0x2438700 .scope generate, "genblk1[1]" "genblk1[1]" 3 69, 3 69 0, S_0x242c400;
 .timescale 0 0;
P_0x2438910 .param/l "arr_j" 0 3 69, +C4<01>;
S_0x24389d0 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x2438700;
 .timescale 0 0;
P_0x2438bc0 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x2438ca0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x24389d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x2438e70 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x2438eb0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x2438ef0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x2438f30 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d620 .functor BUFZ 16, v0x2439330_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x24391b0_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2439270_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x2439330_0 .var/s "psum", 15 0;
v0x2439420_0 .net/s "psum_in", 15 0, L_0x244d470;  alias, 1 drivers
v0x2439510_0 .net/s "psum_out", 15 0, L_0x244d620;  alias, 1 drivers
v0x2439620_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x24396c0_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x24397f0_0 .net/s "wgt", 7 0, L_0x244dee0;  alias, 1 drivers
S_0x24399f0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x2438700;
 .timescale 0 0;
P_0x2439bb0 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x2439c70 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x24399f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x2439e40 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x2439e80 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x2439ec0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x2439f00 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d6b0 .functor BUFZ 16, v0x243a400_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x243a1f0_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x243a2b0_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x243a400_0 .var/s "psum", 15 0;
v0x243a4f0_0 .net/s "psum_in", 15 0, L_0x244d500;  alias, 1 drivers
v0x243a5e0_0 .net/s "psum_out", 15 0, L_0x244d6b0;  alias, 1 drivers
v0x243a6a0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x243a740_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x243a7e0_0 .net/s "wgt", 7 0, L_0x244e3a0;  alias, 1 drivers
S_0x243a9e0 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x2438700;
 .timescale 0 0;
P_0x243abf0 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x243ac90 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x243a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x243ae60 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x243aea0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x243aee0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x243af20 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d740 .functor BUFZ 16, v0x243b4e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x243b290_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x243b440_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x243b4e0_0 .var/s "psum", 15 0;
v0x243b580_0 .net/s "psum_in", 15 0, L_0x244d590;  alias, 1 drivers
v0x243b620_0 .net/s "psum_out", 15 0, L_0x244d740;  alias, 1 drivers
v0x243b730_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x243b7d0_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x243b870_0 .net/s "wgt", 7 0, L_0x244e1a0;  alias, 1 drivers
S_0x243ba70 .scope generate, "genblk1[2]" "genblk1[2]" 3 69, 3 69 0, S_0x242c400;
 .timescale 0 0;
P_0x243bc80 .param/l "arr_j" 0 3 69, +C4<010>;
S_0x243bd40 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x243ba70;
 .timescale 0 0;
P_0x243bf30 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x243c010 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x243bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x243c1e0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x243c220 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x243c260 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x243c2a0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d7d0 .functor BUFZ 16, v0x243c710_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x243c590_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x243c650_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x243c710_0 .var/s "psum", 15 0;
v0x243c800_0 .net/s "psum_in", 15 0, L_0x244d620;  alias, 1 drivers
v0x243c8f0_0 .net/s "psum_out", 15 0, L_0x244d7d0;  alias, 1 drivers
v0x243ca00_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x243cbb0_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x243cc50_0 .net/s "wgt", 7 0, L_0x244e060;  alias, 1 drivers
S_0x243cdd0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x243ba70;
 .timescale 0 0;
P_0x243cfe0 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x243d0a0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x243cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x243d270 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x243d2b0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x243d2f0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x243d330 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d860 .functor BUFZ 16, v0x243d7a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x243d620_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x243d6e0_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x243d7a0_0 .var/s "psum", 15 0;
v0x243d890_0 .net/s "psum_in", 15 0, L_0x244d6b0;  alias, 1 drivers
v0x243d980_0 .net/s "psum_out", 15 0, L_0x244d860;  alias, 1 drivers
v0x243da90_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x243db30_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x243dce0_0 .net/s "wgt", 7 0, L_0x244e510;  alias, 1 drivers
S_0x243de60 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x243ba70;
 .timescale 0 0;
P_0x243e070 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x243e110 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x243de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x243e2e0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x243e320 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x243e360 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x243e3a0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x244d8f0 .functor BUFZ 16, v0x243e960_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x243e710_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x243e7b0_0 .net/s "ifm", 7 0, v0x2448ae0_0;  alias, 1 drivers
v0x243e960_0 .var/s "psum", 15 0;
v0x243ea00_0 .net/s "psum_in", 15 0, L_0x244d740;  alias, 1 drivers
v0x243eaa0_0 .net/s "psum_out", 15 0, L_0x244d8f0;  alias, 1 drivers
v0x243eb90_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x243ec30_0 .net "set_reg", 0 0, v0x2433220_0;  alias, 1 drivers
v0x243ecd0_0 .net/s "wgt", 7 0, L_0x244ead0;  alias, 1 drivers
S_0x243eeb0 .scope generate, "genblk3[0]" "genblk3[0]" 3 86, 3 86 0, S_0x242c400;
 .timescale 0 0;
P_0x243f0c0 .param/l "fifo_i" 0 3 86, +C4<00>;
S_0x243f180 .scope module, "fifo" "FIFO_ASYNCH" 3 88, 8 1 0, S_0x243eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x243f350 .param/l "ADD_WIDTH" 0 8 1, +C4<000000000000000000000000000000111>;
P_0x243f390 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x243f3d0 .param/l "FIFO_SIZE" 0 8 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
L_0x244d980 .functor BUFZ 16, v0x243faf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x243f7f0_0 .net "clk1", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x243f890_0 .net "clk2", 0 0, v0x244c280_0;  alias, 1 drivers
v0x243f980_0 .net "data_in_fifo", 15 0, L_0x244d7d0;  alias, 1 drivers
v0x243fa20_0 .net "data_out_fifo", 15 0, L_0x244d980;  alias, 1 drivers
v0x243faf0_0 .var "data_read", 15 0;
v0x243fbe0 .array "fifo_data", 0 61, 15 0;
v0x243fca0_0 .net "rd_clr", 0 0, v0x2432e40_0;  alias, 1 drivers
v0x243fd90_0 .net "rd_en", 0 0, L_0x244dab0;  1 drivers
L_0x7f60be1b0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x243fe50_0 .net "rd_inc", 0 0, L_0x7f60be1b0018;  1 drivers
v0x243ffa0_0 .var "rd_ptr", 6 0;
v0x2440080_0 .var "reg_we", 0 0;
v0x2440140_0 .net "wr_clr", 0 0, v0x2433770_0;  alias, 1 drivers
v0x24401e0_0 .net "wr_en", 0 0, L_0x244da10;  1 drivers
L_0x7f60be1b0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x24402a0_0 .net "wr_inc", 0 0, L_0x7f60be1b0060;  1 drivers
v0x2440360_0 .var "wr_ptr", 6 0;
E_0x243e5a0 .event posedge, v0x2432560_0;
S_0x24405e0 .scope generate, "genblk3[1]" "genblk3[1]" 3 86, 3 86 0, S_0x242c400;
 .timescale 0 0;
P_0x24407f0 .param/l "fifo_i" 0 3 86, +C4<01>;
S_0x24408b0 .scope module, "fifo" "FIFO_ASYNCH" 3 88, 8 1 0, S_0x24405e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x2440a80 .param/l "ADD_WIDTH" 0 8 1, +C4<000000000000000000000000000000111>;
P_0x2440ac0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x2440b00 .param/l "FIFO_SIZE" 0 8 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
L_0x244dba0 .functor BUFZ 16, v0x24410c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x2440c50_0 .net "clk1", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2440e60_0 .net "clk2", 0 0, v0x244c280_0;  alias, 1 drivers
v0x2440f20_0 .net "data_in_fifo", 15 0, L_0x244d860;  alias, 1 drivers
v0x2440ff0_0 .net "data_out_fifo", 15 0, L_0x244dba0;  alias, 1 drivers
v0x24410c0_0 .var "data_read", 15 0;
v0x24411d0 .array "fifo_data", 0 61, 15 0;
v0x2441290_0 .net "rd_clr", 0 0, v0x2432e40_0;  alias, 1 drivers
v0x2441330_0 .net "rd_en", 0 0, L_0x244dcb0;  1 drivers
L_0x7f60be1b00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x24413f0_0 .net "rd_inc", 0 0, L_0x7f60be1b00a8;  1 drivers
v0x2441540_0 .var "rd_ptr", 6 0;
v0x2441620_0 .var "reg_we", 0 0;
v0x24416e0_0 .net "wr_clr", 0 0, v0x2433770_0;  alias, 1 drivers
v0x2441780_0 .net "wr_en", 0 0, L_0x244dc10;  1 drivers
L_0x7f60be1b00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2441840_0 .net "wr_inc", 0 0, L_0x7f60be1b00f0;  1 drivers
v0x2441900_0 .var "wr_ptr", 6 0;
S_0x2441b80 .scope generate, "genblk4[0]" "genblk4[0]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x24388c0 .param/l "wgt_i" 0 3 129, +C4<00>;
S_0x2441e40 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x2441b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x2442010 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244dd50 .functor BUFZ 8, v0x2442330_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2442130_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x24421d0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2442290_0 .net "set_wgt", 0 0, L_0x244ddc0;  1 drivers
v0x2442330_0 .var "weight", 7 0;
v0x2442410_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x2442540_0 .net "wgt_out", 7 0, L_0x244dd50;  alias, 1 drivers
S_0x24426b0 .scope generate, "genblk4[1]" "genblk4[1]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x24428c0 .param/l "wgt_i" 0 3 129, +C4<01>;
S_0x2442980 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x24426b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x2442b50 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244dee0 .functor BUFZ 8, v0x2442ef0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2442ca0_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2442d60_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2442e20_0 .net "set_wgt", 0 0, L_0x244df50;  1 drivers
v0x2442ef0_0 .var "weight", 7 0;
v0x2442fb0_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x24430c0_0 .net "wgt_out", 7 0, L_0x244dee0;  alias, 1 drivers
S_0x2443240 .scope generate, "genblk4[2]" "genblk4[2]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x2443450 .param/l "wgt_i" 0 3 129, +C4<010>;
S_0x2443510 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x2443240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x24436e0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244e060 .functor BUFZ 8, v0x2443ba0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2443830_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x243b330_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2443b00_0 .net "set_wgt", 0 0, L_0x244e0d0;  1 drivers
v0x2443ba0_0 .var "weight", 7 0;
v0x2443c40_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x2443da0_0 .net "wgt_out", 7 0, L_0x244e060;  alias, 1 drivers
S_0x2443ee0 .scope generate, "genblk4[3]" "genblk4[3]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x24440f0 .param/l "wgt_i" 0 3 129, +C4<011>;
S_0x24441b0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x2443ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x2444380 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244e230 .functor BUFZ 8, v0x2444720_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x24444d0_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2444590_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2444650_0 .net "set_wgt", 0 0, L_0x244e2d0;  1 drivers
v0x2444720_0 .var "weight", 7 0;
v0x24447e0_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x24448f0_0 .net "wgt_out", 7 0, L_0x244e230;  alias, 1 drivers
S_0x2444a60 .scope generate, "genblk4[4]" "genblk4[4]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x2444c70 .param/l "wgt_i" 0 3 129, +C4<0100>;
S_0x2444d30 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x2444a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x2444f00 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244e3a0 .functor BUFZ 8, v0x24452a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2445050_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2445110_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x24451d0_0 .net "set_wgt", 0 0, L_0x244e440;  1 drivers
v0x24452a0_0 .var "weight", 7 0;
v0x2445360_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x2445500_0 .net "wgt_out", 7 0, L_0x244e3a0;  alias, 1 drivers
S_0x2445670 .scope generate, "genblk4[5]" "genblk4[5]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x2445830 .param/l "wgt_i" 0 3 129, +C4<0101>;
S_0x24458f0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x2445670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x2445ac0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244e510 .functor BUFZ 8, v0x2445fa0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2445c10_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2445cd0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x243caa0_0 .net "set_wgt", 0 0, L_0x244e5b0;  1 drivers
v0x2445fa0_0 .var "weight", 7 0;
v0x2446040_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x2446130_0 .net "wgt_out", 7 0, L_0x244e510;  alias, 1 drivers
S_0x24462a0 .scope generate, "genblk4[6]" "genblk4[6]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x24464b0 .param/l "wgt_i" 0 3 129, +C4<0110>;
S_0x2446570 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x24462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x2446740 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244e6e0 .functor BUFZ 8, v0x2446ae0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2446890_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2446950_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2446a10_0 .net "set_wgt", 0 0, L_0x244e780;  1 drivers
v0x2446ae0_0 .var "weight", 7 0;
v0x2446ba0_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x2446cb0_0 .net "wgt_out", 7 0, L_0x244e6e0;  alias, 1 drivers
S_0x2446e20 .scope generate, "genblk4[7]" "genblk4[7]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x2447030 .param/l "wgt_i" 0 3 129, +C4<0111>;
S_0x24470f0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x2446e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x24472c0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244e1a0 .functor BUFZ 8, v0x2447660_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2447410_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x24474d0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2447590_0 .net "set_wgt", 0 0, L_0x244e990;  1 drivers
v0x2447660_0 .var "weight", 7 0;
v0x2447720_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x2447830_0 .net "wgt_out", 7 0, L_0x244e1a0;  alias, 1 drivers
S_0x24479a0 .scope generate, "genblk4[8]" "genblk4[8]" 3 129, 3 129 0, S_0x242c400;
 .timescale 0 0;
P_0x2441d40 .param/l "wgt_i" 0 3 129, +C4<01000>;
S_0x2447d10 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x24479a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x2447ee0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x244ead0 .functor BUFZ 8, v0x2448260_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2448030_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x24480d0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2448190_0 .net "set_wgt", 0 0, L_0x244eb70;  1 drivers
v0x2448260_0 .var "weight", 7 0;
v0x2448320_0 .net "wgt_in", 7 0, L_0x2462770;  alias, 1 drivers
v0x2448540_0 .net "wgt_out", 7 0, L_0x244ead0;  alias, 1 drivers
S_0x2448620 .scope module, "ifm_buf" "IFM_BUFF" 3 141, 10 1 0, S_0x242c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_ifm"
    .port_info 3 /INPUT 8 "ifm_in"
    .port_info 4 /OUTPUT 8 "ifm_out"
P_0x24487f0 .param/l "DATA_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
v0x2448940_0 .net "clk", 0 0, v0x244c1e0_0;  alias, 1 drivers
v0x2448a00_0 .net "ifm_in", 7 0, L_0x2462060;  alias, 1 drivers
v0x2448ae0_0 .var "ifm_out", 7 0;
v0x2448bb0_0 .net "rst_n", 0 0, v0x244ced0_0;  alias, 1 drivers
v0x2448c50_0 .net "set_ifm", 0 0, v0x2433180_0;  alias, 1 drivers
S_0x244ab50 .scope task, "read_output" "read_output" 2 158, 2 158 0, S_0x23e37d0;
 .timescale 0 0;
v0x244acd0_0 .var "data_output", 15 0;
v0x244adb0_0 .var "out_valid", 0 0;
v0x244ae70_0 .var/i "tow", 31 0;
TD_tb.read_output ;
    %load/vec4 v0x244bee0_0;
    %pad/s 166;
    %cmpi/s 30752, 0, 166;
    %flag_or 5, 4;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x244adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x244acd0_0;
    %ix/getv/s 4, v0x244bee0_0;
    %store/vec4a v0x244c8c0, 4, 0;
    %load/vec4 v0x244bee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x244bee0_0, 0, 32;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x244ae70_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x244ae70_0;
    %pad/s 166;
    %cmpi/s 30752, 0, 166;
    %jmp/0xz T_1.9, 5;
    %vpi_call 2 176 "$fwrite", v0x244ca40_0, "%b \012", &A<v0x244c8c0, v0x244ae70_0 > {0 0 0};
    %load/vec4 v0x244ae70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x244ae70_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %vpi_call 2 177 "$fclose", v0x244ca40_0 {0 0 0};
    %vpi_call 2 178 "$finish" {0 0 0};
T_1.5 ;
    %end;
    .scope S_0x2435850;
T_2 ;
    %wait E_0x242f140;
    %load/vec4 v0x2436260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2435fb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x2436350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x2435ef0_0;
    %pad/s 16;
    %load/vec4 v0x24363f0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x2436050_0;
    %add;
    %assign/vec4 v0x2435fb0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x2435fb0_0;
    %assign/vec4 v0x2435fb0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x24368a0;
T_3 ;
    %wait E_0x242f140;
    %load/vec4 v0x24372e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2437030_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2437380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x2436f60_0;
    %pad/s 16;
    %load/vec4 v0x2437470_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x2437120_0;
    %add;
    %assign/vec4 v0x2437030_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x2437030_0;
    %assign/vec4 v0x2437030_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2437920;
T_4 ;
    %wait E_0x242f140;
    %load/vec4 v0x2438330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2438040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2438460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x2437f50_0;
    %pad/s 16;
    %load/vec4 v0x2438500_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x2438120_0;
    %add;
    %assign/vec4 v0x2438040_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x2438040_0;
    %assign/vec4 v0x2438040_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2438ca0;
T_5 ;
    %wait E_0x242f140;
    %load/vec4 v0x2439620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2439330_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x24396c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x2439270_0;
    %pad/s 16;
    %load/vec4 v0x24397f0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x2439420_0;
    %add;
    %assign/vec4 v0x2439330_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x2439330_0;
    %assign/vec4 v0x2439330_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2439c70;
T_6 ;
    %wait E_0x242f140;
    %load/vec4 v0x243a6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x243a400_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x243a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x243a2b0_0;
    %pad/s 16;
    %load/vec4 v0x243a7e0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x243a4f0_0;
    %add;
    %assign/vec4 v0x243a400_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x243a400_0;
    %assign/vec4 v0x243a400_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x243ac90;
T_7 ;
    %wait E_0x242f140;
    %load/vec4 v0x243b730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x243b4e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x243b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x243b440_0;
    %pad/s 16;
    %load/vec4 v0x243b870_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x243b580_0;
    %add;
    %assign/vec4 v0x243b4e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x243b4e0_0;
    %assign/vec4 v0x243b4e0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x243c010;
T_8 ;
    %wait E_0x242f140;
    %load/vec4 v0x243ca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x243c710_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x243cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x243c650_0;
    %pad/s 16;
    %load/vec4 v0x243cc50_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x243c800_0;
    %add;
    %assign/vec4 v0x243c710_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x243c710_0;
    %assign/vec4 v0x243c710_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x243d0a0;
T_9 ;
    %wait E_0x242f140;
    %load/vec4 v0x243da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x243d7a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x243db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x243d6e0_0;
    %pad/s 16;
    %load/vec4 v0x243dce0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x243d890_0;
    %add;
    %assign/vec4 v0x243d7a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x243d7a0_0;
    %assign/vec4 v0x243d7a0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x243e110;
T_10 ;
    %wait E_0x242f140;
    %load/vec4 v0x243eb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x243e960_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x243ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x243e7b0_0;
    %pad/s 16;
    %load/vec4 v0x243ecd0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x243ea00_0;
    %add;
    %assign/vec4 v0x243e960_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x243e960_0;
    %assign/vec4 v0x243e960_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x243f180;
T_11 ;
    %wait E_0x242f500;
    %load/vec4 v0x24401e0_0;
    %assign/vec4 v0x2440080_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x243f180;
T_12 ;
    %wait E_0x243e5a0;
    %load/vec4 v0x243fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x243ffa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x243fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0x243ffa0_0;
    %load/vec4a v0x243fbe0, 4;
    %assign/vec4 v0x243faf0_0, 0;
    %load/vec4 v0x243ffa0_0;
    %load/vec4 v0x243fe50_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x243ffa0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x243faf0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x243f180;
T_13 ;
    %wait E_0x243e5a0;
    %load/vec4 v0x2440140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2440360_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x2440080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x243f980_0;
    %ix/getv 3, v0x2440360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x243fbe0, 0, 4;
    %load/vec4 v0x2440360_0;
    %load/vec4 v0x24402a0_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x2440360_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %ix/getv 4, v0x2440360_0;
    %load/vec4a v0x243fbe0, 4;
    %ix/getv 3, v0x2440360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x243fbe0, 0, 4;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x24408b0;
T_14 ;
    %wait E_0x242f500;
    %load/vec4 v0x2441780_0;
    %assign/vec4 v0x2441620_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x24408b0;
T_15 ;
    %wait E_0x243e5a0;
    %load/vec4 v0x2441290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2441540_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x2441330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/getv 4, v0x2441540_0;
    %load/vec4a v0x24411d0, 4;
    %assign/vec4 v0x24410c0_0, 0;
    %load/vec4 v0x2441540_0;
    %load/vec4 v0x24413f0_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x2441540_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x24410c0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x24408b0;
T_16 ;
    %wait E_0x243e5a0;
    %load/vec4 v0x24416e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2441900_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x2441620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x2440f20_0;
    %ix/getv 3, v0x2441900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24411d0, 0, 4;
    %load/vec4 v0x2441900_0;
    %load/vec4 v0x2441840_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x2441900_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %ix/getv 4, v0x2441900_0;
    %load/vec4a v0x24411d0, 4;
    %ix/getv 3, v0x2441900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24411d0, 0, 4;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2441e40;
T_17 ;
    %wait E_0x242f140;
    %load/vec4 v0x24421d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2442330_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x2442290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x2442410_0;
    %assign/vec4 v0x2442330_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x2442330_0;
    %assign/vec4 v0x2442330_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x2442980;
T_18 ;
    %wait E_0x242f140;
    %load/vec4 v0x2442d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2442ef0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x2442e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x2442fb0_0;
    %assign/vec4 v0x2442ef0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x2442ef0_0;
    %assign/vec4 v0x2442ef0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x2443510;
T_19 ;
    %wait E_0x242f140;
    %load/vec4 v0x243b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2443ba0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x2443b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x2443c40_0;
    %assign/vec4 v0x2443ba0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x2443ba0_0;
    %assign/vec4 v0x2443ba0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x24441b0;
T_20 ;
    %wait E_0x242f140;
    %load/vec4 v0x2444590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2444720_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x2444650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x24447e0_0;
    %assign/vec4 v0x2444720_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x2444720_0;
    %assign/vec4 v0x2444720_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2444d30;
T_21 ;
    %wait E_0x242f140;
    %load/vec4 v0x2445110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x24452a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x24451d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x2445360_0;
    %assign/vec4 v0x24452a0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x24452a0_0;
    %assign/vec4 v0x24452a0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x24458f0;
T_22 ;
    %wait E_0x242f140;
    %load/vec4 v0x2445cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2445fa0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x243caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x2446040_0;
    %assign/vec4 v0x2445fa0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x2445fa0_0;
    %assign/vec4 v0x2445fa0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2446570;
T_23 ;
    %wait E_0x242f140;
    %load/vec4 v0x2446950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2446ae0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x2446a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x2446ba0_0;
    %assign/vec4 v0x2446ae0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x2446ae0_0;
    %assign/vec4 v0x2446ae0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x24470f0;
T_24 ;
    %wait E_0x242f140;
    %load/vec4 v0x24474d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2447660_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x2447590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x2447720_0;
    %assign/vec4 v0x2447660_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x2447660_0;
    %assign/vec4 v0x2447660_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2447d10;
T_25 ;
    %wait E_0x242f140;
    %load/vec4 v0x24480d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2448260_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x2448190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x2448320_0;
    %assign/vec4 v0x2448260_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x2448260_0;
    %assign/vec4 v0x2448260_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x242f210;
T_26 ;
    %wait E_0x242f500;
    %load/vec4 v0x24326e0_0;
    %or/r;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x24328a0_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24328a0_0;
    %pad/u 68;
    %cmpi/u 63, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x24326e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2432600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x24327c0_0;
    %or/r;
    %load/vec4 v0x24327c0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2432f00_0, 4, 5;
    %load/vec4 v0x2432ca0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x24326e0_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x24328a0_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24328a0_0;
    %pad/u 68;
    %cmpi/u 62, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.3, 8;
T_26.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.3, 8;
 ; End of false expr.
    %blend;
T_26.3;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2433810_0, 4, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x242f560;
T_27 ;
    %wait E_0x242f500;
    %load/vec4 v0x24326e0_0;
    %or/r;
    %pushi/vec4 3, 0, 10;
    %load/vec4 v0x24328a0_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24328a0_0;
    %pad/u 68;
    %cmpi/u 64, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x24326e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2432600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x24327c0_0;
    %or/r;
    %load/vec4 v0x24327c0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2432f00_0, 4, 5;
    %load/vec4 v0x2432ca0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x24326e0_0;
    %or/r;
    %and;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x24328a0_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24328a0_0;
    %pad/u 68;
    %cmpi/u 63, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2433810_0, 4, 5;
    %jmp T_27;
    .thread T_27;
    .scope S_0x242f830;
T_28 ;
    %wait E_0x242f500;
    %load/vec4 v0x24326e0_0;
    %or/r;
    %pushi/vec4 4, 0, 10;
    %load/vec4 v0x24328a0_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24328a0_0;
    %pad/u 68;
    %cmpi/u 65, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %subi 4, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x24326e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2432600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x24327c0_0;
    %or/r;
    %load/vec4 v0x24327c0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2432f00_0, 4, 5;
    %load/vec4 v0x2432ca0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x24326e0_0;
    %or/r;
    %and;
    %pushi/vec4 3, 0, 10;
    %load/vec4 v0x24328a0_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24328a0_0;
    %pad/u 68;
    %cmpi/u 64, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_28.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2433810_0, 4, 5;
    %jmp T_28;
    .thread T_28;
    .scope S_0x242e3e0;
T_29 ;
    %wait E_0x242f140;
    %load/vec4 v0x24330b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2432980_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x2432ca0_0;
    %assign/vec4 v0x2432980_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x242e3e0;
T_30 ;
    %wait E_0x242f1a0;
    %load/vec4 v0x2432980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.7;
T_30.0 ;
    %load/vec4 v0x24318b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.9;
T_30.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
T_30.9 ;
    %jmp T_30.7;
T_30.1 ;
    %load/vec4 v0x24327c0_0;
    %pad/u 65;
    %cmpi/e 64, 0, 65;
    %jmp/0xz  T_30.10, 4;
    %load/vec4 v0x24328a0_0;
    %pad/u 65;
    %cmpi/u 64, 0, 65;
    %jmp/0xz  T_30.12, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x2432600_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_30.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
T_30.15 ;
T_30.13 ;
    %jmp T_30.11;
T_30.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
T_30.11 ;
    %jmp T_30.7;
T_30.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.7;
T_30.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.7;
T_30.4 ;
    %load/vec4 v0x24326e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.17;
T_30.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
T_30.17 ;
    %jmp T_30.7;
T_30.5 ;
    %pushi/vec4 63, 0, 65;
    %load/vec4 v0x24327c0_0;
    %pad/u 65;
    %cmp/u;
    %jmp/0xz  T_30.18, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
    %jmp T_30.19;
T_30.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x2432ca0_0, 0, 3;
T_30.19 ;
    %jmp T_30.7;
T_30.7 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x242e3e0;
T_31 ;
    %wait E_0x242f140;
    %load/vec4 v0x24330b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24327c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24328a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2432600_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x24326e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433220_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24317d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433180_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x2432ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %load/vec4 v0x24327c0_0;
    %assign/vec4 v0x24327c0_0, 0;
    %load/vec4 v0x24328a0_0;
    %assign/vec4 v0x24328a0_0, 0;
    %load/vec4 v0x2432600_0;
    %assign/vec4 v0x2432600_0, 0;
    %load/vec4 v0x24326e0_0;
    %assign/vec4 v0x24326e0_0, 0;
    %load/vec4 v0x2433220_0;
    %assign/vec4 v0x2433220_0, 0;
    %load/vec4 v0x2433180_0;
    %assign/vec4 v0x2433180_0, 0;
    %load/vec4 v0x24317d0_0;
    %assign/vec4 v0x24317d0_0, 0;
    %load/vec4 v0x2432b20_0;
    %assign/vec4 v0x2432b20_0, 0;
    %load/vec4 v0x2433770_0;
    %assign/vec4 v0x2433770_0, 0;
    %load/vec4 v0x2432e40_0;
    %assign/vec4 v0x2432e40_0, 0;
    %jmp T_31.9;
T_31.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24327c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24328a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2432600_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x24326e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433220_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24317d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433180_0, 0;
    %load/vec4 v0x24327c0_0;
    %pad/u 65;
    %cmpi/e 64, 0, 65;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %assign/vec4 v0x2432b20_0, 0;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v0x24327c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x24327c0_0, 0;
    %load/vec4 v0x24327c0_0;
    %or/r;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_31.12, 8;
    %load/vec4 v0x24328a0_0;
    %addi 1, 0, 9;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %load/vec4 v0x24328a0_0;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %assign/vec4 v0x24328a0_0, 0;
    %load/vec4 v0x24327c0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x24328a0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.14, 8;
    %load/vec4 v0x2432600_0;
    %addi 1, 0, 10;
    %jmp/1 T_31.15, 8;
T_31.14 ; End of true expr.
    %load/vec4 v0x2432600_0;
    %jmp/0 T_31.15, 8;
 ; End of false expr.
    %blend;
T_31.15;
    %assign/vec4 v0x2432600_0, 0;
    %load/vec4 v0x24327c0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x24328a0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2432600_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.16, 8;
    %load/vec4 v0x24326e0_0;
    %addi 1, 0, 10;
    %jmp/1 T_31.17, 8;
T_31.16 ; End of true expr.
    %load/vec4 v0x24326e0_0;
    %jmp/0 T_31.17, 8;
 ; End of false expr.
    %blend;
T_31.17;
    %assign/vec4 v0x24326e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2433220_0, 0;
    %load/vec4 v0x24327c0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x24328a0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.18, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_31.19, 8;
T_31.18 ; End of true expr.
    %load/vec4 v0x24317d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_31.19, 8;
 ; End of false expr.
    %blend;
T_31.19;
    %assign/vec4 v0x24317d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432e40_0, 0;
    %load/vec4 v0x24327c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.21, 8;
T_31.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.21, 8;
 ; End of false expr.
    %blend;
T_31.21;
    %pad/s 1;
    %assign/vec4 v0x2433770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2433180_0, 0;
    %jmp T_31.9;
T_31.4 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24327c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2432e40_0, 0;
    %load/vec4 v0x24317d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x24317d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433180_0, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24327c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24328a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2432e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433180_0, 0;
    %jmp T_31.9;
T_31.6 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24327c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24328a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2432600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2432e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433180_0, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x24327c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x24327c0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x24328a0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x2432600_0, 0;
    %pushi/vec4 9, 0, 10;
    %assign/vec4 v0x24326e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433220_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x24317d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2433180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432e40_0, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x242e3e0;
T_32 ;
    %wait E_0x242d810;
    %load/vec4 v0x24330b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432a60_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x2432600_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2432600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x24328a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x2432f00_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x2432d80_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2432d80_0, 0;
T_32.3 ;
    %load/vec4 v0x2432b20_0;
    %assign/vec4 v0x2432a60_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x2433b20;
T_33 ;
    %wait E_0x242f500;
    %load/vec4 v0x2434bd0_0;
    %assign/vec4 v0x2434610_0, 0;
    %load/vec4 v0x2434dd0_0;
    %assign/vec4 v0x2434c70_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x2433b20;
T_34 ;
    %wait E_0x2433fa0;
    %load/vec4 v0x2434850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2434af0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x24349b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %ix/getv 4, v0x2434af0_0;
    %load/vec4a v0x24346d0, 4;
    %assign/vec4 v0x2434500_0, 0;
    %load/vec4 v0x2434af0_0;
    %load/vec4 v0x2434a50_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x2434af0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2434500_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x2433b20;
T_35 ;
    %wait E_0x2433f40;
    %load/vec4 v0x2434d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2435040_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x2434c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x2434610_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.4, 8;
    %load/vec4 v0x2434360_0;
    %load/vec4 v0x2434790_0;
    %add;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %load/vec4 v0x2434360_0;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %ix/getv 3, v0x2435040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24346d0, 0, 4;
    %load/vec4 v0x2435040_0;
    %load/vec4 v0x2434e90_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x2435040_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %ix/getv 4, v0x2435040_0;
    %load/vec4a v0x24346d0, 4;
    %ix/getv 3, v0x2435040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24346d0, 0, 4;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x242d110;
T_36 ;
    %wait E_0x242d850;
    %load/vec4 v0x242df10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x242dd20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x242e200_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x242e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x242da90_0;
    %load/vec4 v0x242e200_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x242dc60, 0, 4;
    %load/vec4 v0x242e200_0;
    %pad/u 66;
    %cmpi/e 3843, 0, 66;
    %flag_mov 8, 4;
    %jmp/0 T_36.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_36.5, 8;
T_36.4 ; End of true expr.
    %load/vec4 v0x242e200_0;
    %addi 1, 0, 12;
    %jmp/0 T_36.5, 8;
 ; End of false expr.
    %blend;
T_36.5;
    %assign/vec4 v0x242e200_0, 0;
T_36.2 ;
    %load/vec4 v0x242de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x242dd20_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x242dc60, 4;
    %assign/vec4 v0x242dfd0_0, 0;
    %load/vec4 v0x242dd20_0;
    %pad/u 66;
    %cmpi/e 3843, 0, 66;
    %flag_mov 8, 4;
    %jmp/0 T_36.8, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_36.9, 8;
T_36.8 ; End of true expr.
    %load/vec4 v0x242dd20_0;
    %addi 1, 0, 12;
    %jmp/0 T_36.9, 8;
 ; End of false expr.
    %blend;
T_36.9;
    %assign/vec4 v0x242dd20_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x242dfd0_0, 0;
T_36.7 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x2448620;
T_37 ;
    %wait E_0x242f140;
    %load/vec4 v0x2448bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2448ae0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x2448c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x2448a00_0;
    %assign/vec4 v0x2448ae0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x23e37d0;
T_38 ;
    %delay 5, 0;
    %load/vec4 v0x244c1e0_0;
    %inv;
    %store/vec4 v0x244c1e0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x23e37d0;
T_39 ;
    %wait E_0x24106e0;
    %load/vec4 v0x244c1e0_0;
    %inv;
    %store/vec4 v0x244c280_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x23e37d0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244cf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x244ced0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244ced0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x244ced0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x244cf70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244cf70_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x23e37d0;
T_41 ;
    %vpi_call 2 74 "$dumpfile", "CONV.VCD" {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x23e37d0 {0 0 0};
    %end;
    .thread T_41;
    .scope S_0x23e37d0;
T_42 ;
    %vpi_call 2 93 "$readmemb", "./script/ifm_bin_c3xh64xw64.txt", v0x244c650 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x23e37d0;
T_43 ;
    %wait E_0x242d810;
    %load/vec4 v0x244ced0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x244c570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x244c800_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x244c710_0;
    %assign/vec4 v0x244c800_0, 0;
    %load/vec4 v0x244cf70_0;
    %load/vec4 v0x244c710_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x244c570_0;
    %cmpi/e 12288, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x244c570_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x244c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x244c570_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x244c570_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x244c570_0;
    %assign/vec4 v0x244c570_0, 0;
T_43.5 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x23e37d0;
T_44 ;
    %vpi_call 2 122 "$readmemb", "./script/weight_bin_co8xci3xk3xk3.txt", v0x244d200 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x23e37d0;
T_45 ;
    %wait E_0x242d810;
    %load/vec4 v0x244ced0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x244d120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x244d3b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x244d2c0_0;
    %assign/vec4 v0x244d3b0_0, 0;
    %load/vec4 v0x244d120_0;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x244d120_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x244d2c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x244cf70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_45.4, 9;
    %load/vec4 v0x244d120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x244d120_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x244d120_0;
    %assign/vec4 v0x244d120_0, 0;
T_45.5 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x23e37d0;
T_46 ;
    %wait E_0x24102b0;
    %load/vec4 v0x2432ca0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_46.0, 4;
    %vpi_call 2 149 "$display", " Computing channel:          %d ", v0x2432600_0 {0 0 0};
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x2432ca0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_46.2, 4;
    %vpi_call 2 152 "$display", " Computing channel:          %d ", v0x2432600_0 {0 0 0};
    %vpi_call 2 153 "$display", " End filter:                 %d ", v0x24326e0_0 {0 0 0};
    %vpi_call 2 154 "$display", " \134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134\134 " {0 0 0};
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x23e37d0;
T_47 ;
    %vpi_call 2 185 "$readmemb", "ofm_bin_c8xh62xw62.txt", v0x244c980 {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x23e37d0;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x244bee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x244cdf0_0, 0, 32;
T_48.0 ;
    %wait E_0x242f500;
    %load/vec4 v0x244c320_0;
    %store/vec4 v0x244acd0_0, 0, 16;
    %load/vec4 v0x244cb20_0;
    %store/vec4 v0x244adb0_0, 0, 1;
    %fork TD_tb.read_output, S_0x244ab50;
    %join;
    %jmp T_48.0;
    %end;
    .thread T_48;
    .scope S_0x23e37d0;
T_49 ;
    %wait E_0x23e9a20;
    %load/vec4 v0x244c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %fork TD_tb.compare, S_0x23e3ab0;
    %join;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x23e37d0;
T_50 ;
    %delay 1000000, 0;
    %vpi_call 2 227 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../rtl/tb.v";
    "../rtl/CONV_parameterized.v";
    "../rtl/BUFFER.v";
    "../rtl/CONTROL.v";
    "../rtl/FIFO_ASYNCH_END.v";
    "../rtl/PE.v";
    "../rtl/FIFO_ASYNCH.v";
    "../rtl/WEIGHT_BUFF.v";
    "../rtl/IFM_BUFF.v";
