
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036977                       # Number of seconds simulated
sim_ticks                                 36977024640                       # Number of ticks simulated
final_tick                               563943387825                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 264231                       # Simulator instruction rate (inst/s)
host_op_rate                                   342141                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3034482                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912088                       # Number of bytes of host memory used
host_seconds                                 12185.61                       # Real time elapsed on the host
sim_insts                                  3219821664                       # Number of instructions simulated
sim_ops                                    4169202915                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2390528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       603520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1886080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4885760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1186688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1186688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18676                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4715                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14735                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38170                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9271                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9271                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64649009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16321486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51006808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132129614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48463                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32092577                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32092577                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32092577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64649009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16321486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51006808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164222191                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88673921                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31088046                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264967                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120591                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13047855                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12132670                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280506                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89733                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31203872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172459690                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31088046                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15413176                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37924879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11397433                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7183339                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15281043                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85541335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.490551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47616456     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3331325      3.89%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687551      3.14%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6552327      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770353      2.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278515      2.66%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652850      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925097      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18726861     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85541335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350588                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944875                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32642489                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6992193                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36472574                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247064                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9187013                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311358                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42553                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206184915                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82178                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9187013                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35031527                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1472976                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1987764                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34273802                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3588251                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198925319                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33599                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1487963                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2527                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278512323                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928692275                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928692275                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107816774                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41050                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23296                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9830242                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18542393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9451962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146438                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2879146                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188115038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149438481                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292926                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65001458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198489842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6574                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85541335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30162541     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18325390     21.42%     56.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11871740     13.88%     70.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8856708     10.35%     80.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7642959      8.93%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942249      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384012      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633554      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722182      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85541335                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873155     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177478     14.45%     85.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177612     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124503253     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127268      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14833085      9.93%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7958341      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149438481                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685259                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228252                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008219                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385939474                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253156750                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145628380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150666733                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560492                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7308425                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          614                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2426186                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9187013                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         605031                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81769                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188154680                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18542393                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9451962                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23108                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          614                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460730                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147058669                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917995                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379811                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21663313                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20742983                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7745318                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658421                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145724934                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145628380                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94895227                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267934660                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642291                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354173                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65346175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125562                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76354322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608415                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135787                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30126038     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20959925     27.45%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533863     11.18%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795375      6.28%     84.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3912940      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1584945      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1881228      2.46%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948258      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3611750      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76354322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3611750                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260898182                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385504106                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3132586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886739                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886739                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127727                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127727                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661579949                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201261922                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190264319                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88673921                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32600358                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26577232                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2175107                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13830367                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12744507                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3517162                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96606                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32606878                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             179042855                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32600358                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16261669                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39776215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11557880                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5406923                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16098632                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1055741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87145937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47369722     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2631362      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4918843      5.64%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4902677      5.63%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3041179      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2423784      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1515459      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1421599      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18921312     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87145937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367643                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019115                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34001712                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5344923                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38208857                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       234763                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9355678                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5516713                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     214808724                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9355678                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36471791                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1037677                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       921854                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35926000                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3432933                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     207121581                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1429285                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1049476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    290867884                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    966217895                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    966217895                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179999567                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110868309                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36893                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17725                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9547499                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19153818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9777123                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122744                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3379185                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195292774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155622907                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       307509                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65965098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    201720981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87145937                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897505                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29696918     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18988342     21.79%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12562614     14.42%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8222527      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8660213      9.94%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4183010      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3309969      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       752712      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       769632      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87145937                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         970238     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        183658     13.74%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       182870     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130165239     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091053      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17724      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15061885      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8287006      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155622907                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755002                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1336766                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400036026                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    261293673                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    152064672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156959673                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       486385                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7419360                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2075                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2343353                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9355678                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         530400                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92678                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195328223                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       393154                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19153818                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9777123                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17725                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1360806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1207653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2568459                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153567052                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14372520                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2055855                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22463866                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21776134                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8091346                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731818                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152112146                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            152064672                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96926479                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        278094402                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714875                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348538                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104831597                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129079016                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66249681                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2201452                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77790259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659321                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29345281     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21872534     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9087053     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4531702      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4515429      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1828043      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1832244      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       981909      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3796064      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77790259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104831597                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129079016                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19168228                       # Number of memory references committed
system.switch_cpus1.commit.loads             11734458                       # Number of loads committed
system.switch_cpus1.commit.membars              17724                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18631283                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116290320                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2662348                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3796064                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           269322892                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400019219                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1527984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104831597                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129079016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104831597                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845870                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845870                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182215                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182215                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       689855234                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211240142                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197344763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35448                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88673921                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31568876                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27607712                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1999804                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15787405                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        15186680                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2268691                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62889                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     37241912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175709786                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31568876                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17455371                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36168196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9814244                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4427402                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         18358274                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       792033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85640582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49472386     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1790333      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3278477      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3075597      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5064677      5.91%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5278536      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1251225      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          937372      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15491979     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85640582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356011                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981527                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        38416902                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4285281                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35001302                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       139747                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7797346                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3426381                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5738                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196543652                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7797346                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        40026636                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1592222                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       476479                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33516243                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2231652                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191380658                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        763867                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       899739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    254060900                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    871081369                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    871081369                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165397060                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        88663804                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22539                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        11018                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5974891                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29478390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6396214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       105995                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2029465                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181128367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        22017                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152927422                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       204239                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     54268487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    148972277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85640582                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785689                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841072                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29714075     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15992585     18.67%     53.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13858233     16.18%     69.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8523582      9.95%     79.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8940706     10.44%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5250161      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2319880      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       616164      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       425196      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85640582                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         600214     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        194413     21.43%     87.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112446     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119918575     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1203761      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        11002      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26355048     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5439036      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152927422                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724604                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             907073                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392606733                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    235419331                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147949379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153834495                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       373882                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8406587                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          905                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1564141                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7797346                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         942500                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64176                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181150384                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       211064                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29478390                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6396214                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        11017                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          231                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1068450                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175028                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243478                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150078052                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     25334770                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2849365                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30640531                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22685132                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5305761                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692471                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148115118                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147949379                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90887460                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221715420                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668466                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409928                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    111144855                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126238382                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     54912689                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        22000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2005108                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77843236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621700                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319639                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35851002     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16478937     21.17%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9231315     11.86%     79.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3124344      4.01%     83.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2990989      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1242499      1.60%     88.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3337338      4.29%     92.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       971192      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4615620      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77843236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    111144855                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126238382                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25903869                       # Number of memory references committed
system.switch_cpus2.commit.loads             21071796                       # Number of loads committed
system.switch_cpus2.commit.membars              11000                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19770341                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110193597                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1704927                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4615620                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254378687                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370105998                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3033339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          111144855                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126238382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    111144855                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797823                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797823                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.253411                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.253411                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       694323015                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193879011                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      202674745                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         22000                       # number of misc regfile writes
system.l20.replacements                         18691                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727290                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28931                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.138778                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.624721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.354926                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3653.640968                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6331.379384                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023987                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.356801                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.618299                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53897                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53897                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19887                       # number of Writeback hits
system.l20.Writeback_hits::total                19887                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53897                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53897                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53897                       # number of overall hits
system.l20.overall_hits::total                  53897                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18676                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18690                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18676                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18690                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18676                       # number of overall misses
system.l20.overall_misses::total                18690                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1432717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2494856561                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2496289278                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1432717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2494856561                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2496289278                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1432717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2494856561                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2496289278                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72587                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19887                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19887                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72573                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72587                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72573                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72587                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257341                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.257484                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257341                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.257484                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257341                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.257484                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 133586.236935                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 133562.829213                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 133586.236935                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 133562.829213                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 133586.236935                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 133562.829213                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3532                       # number of writebacks
system.l20.writebacks::total                     3532                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18676                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18690                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18676                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18690                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18676                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18690                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2318892924                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2320195021                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2318892924                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2320195021                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2318892924                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2320195021                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257341                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.257484                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257341                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.257484                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257341                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.257484                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124164.324481                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124140.985607                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124164.324481                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124140.985607                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124164.324481                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124140.985607                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4731                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          372503                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14971                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.881638                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.651692                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.648414                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2193.409734                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7717.290160                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030825                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001333                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.214200                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.753642                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35942                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35942                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10826                       # number of Writeback hits
system.l21.Writeback_hits::total                10826                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35942                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35942                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35942                       # number of overall hits
system.l21.overall_hits::total                  35942                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4715                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4730                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4715                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4730                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4715                       # number of overall misses
system.l21.overall_misses::total                 4730                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2485113                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    610523816                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      613008929                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2485113                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    610523816                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       613008929                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2485113                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    610523816                       # number of overall miss cycles
system.l21.overall_miss_latency::total      613008929                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40657                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40672                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10826                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10826                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40657                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40672                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40657                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40672                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115970                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116296                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115970                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116296                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115970                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116296                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 165674.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129485.432874                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129600.196406                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 165674.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129485.432874                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129600.196406                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 165674.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129485.432874                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129600.196406                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3385                       # number of writebacks
system.l21.writebacks::total                     3385                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4715                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4730                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4715                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4730                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4715                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4730                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2345163                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    566096576                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    568441739                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2345163                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    566096576                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    568441739                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2345163                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    566096576                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    568441739                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115970                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116296                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115970                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116296                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115970                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116296                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156344.200000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120062.900530                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120177.957505                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 156344.200000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120062.900530                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120177.957505                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 156344.200000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120062.900530                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120177.957505                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14750                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          205340                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27038                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.594497                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.413237                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.173838                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6134.571516                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5730.841409                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033725                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000665                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.499233                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.466377                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40359                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40359                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11357                       # number of Writeback hits
system.l22.Writeback_hits::total                11357                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40359                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40359                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40359                       # number of overall hits
system.l22.overall_hits::total                  40359                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14735                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14750                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14735                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14750                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14735                       # number of overall misses
system.l22.overall_misses::total                14750                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1699940                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1771887995                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1773587935                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1699940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1771887995                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1773587935                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1699940                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1771887995                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1773587935                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        55094                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              55109                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11357                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11357                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        55094                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               55109                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        55094                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              55109                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267452                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267651                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267452                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267651                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267452                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267651                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120250.288090                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120243.249831                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120250.288090                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120243.249831                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120250.288090                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120243.249831                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2354                       # number of writebacks
system.l22.writebacks::total                     2354                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14735                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14750                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14735                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14750                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14735                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14750                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1632938151                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1634497171                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1632938151                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1634497171                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1632938151                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1634497171                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267452                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267651                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267452                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267651                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267452                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267651                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110820.369936                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 110813.367525                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 110820.369936                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 110813.367525                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 110820.369936                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 110813.367525                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995430                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015288643                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042834.291751                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995430                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15281026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15281026                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15281026                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15281026                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15281026                       # number of overall hits
system.cpu0.icache.overall_hits::total       15281026                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1736363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1736363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15281043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15281043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15281043                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15281043                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15281043                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15281043                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       102139                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       102139                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72573                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563136                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72829                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.275234                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515702                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484298                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570668                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570668                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22745                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563373                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563373                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563373                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563373                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156982                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156982                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156982                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156982                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156982                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156982                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8815140612                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8815140612                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8815140612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8815140612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8815140612                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8815140612                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720355                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720355                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720355                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720355                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014633                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008859                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56153.830452                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56153.830452                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56153.830452                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56153.830452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56153.830452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56153.830452                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19887                       # number of writebacks
system.cpu0.dcache.writebacks::total            19887                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84409                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84409                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84409                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84409                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72573                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72573                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72573                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2922592785                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2922592785                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2922592785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2922592785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2922592785                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2922592785                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40271.075813                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40271.075813                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40271.075813                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40271.075813                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40271.075813                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40271.075813                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997263                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013998922                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185342.504310                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997263                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16098613                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16098613                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16098613                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16098613                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16098613                       # number of overall hits
system.cpu1.icache.overall_hits::total       16098613                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3009620                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3009620                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3009620                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3009620                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3009620                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3009620                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16098632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16098632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16098632                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16098632                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16098632                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16098632                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158401.052632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158401.052632                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158401.052632                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158401.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158401.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158401.052632                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2500113                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2500113                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2500113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2500113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2500113                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2500113                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166674.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166674.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166674.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166674.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166674.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166674.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40657                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169730256                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40913                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4148.565395                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.815563                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.184437                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905530                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094470                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10968215                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10968215                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7398894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7398894                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17725                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17725                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17724                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17724                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18367109                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18367109                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18367109                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18367109                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       105083                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105083                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       105083                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        105083                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       105083                       # number of overall misses
system.cpu1.dcache.overall_misses::total       105083                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4724157024                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4724157024                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4724157024                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4724157024                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4724157024                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4724157024                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11073298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11073298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7398894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7398894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18472192                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18472192                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18472192                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18472192                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44956.434666                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44956.434666                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44956.434666                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44956.434666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44956.434666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44956.434666                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10826                       # number of writebacks
system.cpu1.dcache.writebacks::total            10826                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64426                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64426                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64426                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64426                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40657                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40657                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40657                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40657                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    847175194                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    847175194                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    847175194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    847175194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    847175194                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    847175194                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20837.129990                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20837.129990                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20837.129990                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20837.129990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20837.129990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20837.129990                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.975382                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924342921                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1705429.743542                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.975382                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023999                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868550                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18358258                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18358258                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18358258                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18358258                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18358258                       # number of overall hits
system.cpu2.icache.overall_hits::total       18358258                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1888620                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1888620                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18358274                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18358274                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18358274                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18358274                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18358274                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18358274                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55094                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231758937                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55350                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4187.153333                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.448567                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.551433                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837690                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162310                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     23009895                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23009895                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4810050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4810050                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11019                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11019                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        11000                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        11000                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27819945                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27819945                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27819945                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27819945                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       172363                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       172363                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172363                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172363                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172363                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172363                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12541777747                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12541777747                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12541777747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12541777747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12541777747                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12541777747                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23182258                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23182258                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4810050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4810050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        11019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        11019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        11000                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        11000                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27992308                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27992308                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27992308                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27992308                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007435                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007435                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006158                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006158                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006158                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006158                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 72763.747133                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72763.747133                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 72763.747133                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72763.747133                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 72763.747133                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72763.747133                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11357                       # number of writebacks
system.cpu2.dcache.writebacks::total            11357                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       117269                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       117269                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       117269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       117269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       117269                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       117269                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55094                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55094                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55094                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55094                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55094                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55094                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2063492893                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2063492893                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2063492893                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2063492893                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2063492893                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2063492893                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001968                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001968                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37454.040240                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37454.040240                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37454.040240                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37454.040240                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37454.040240                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37454.040240                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
