{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622532927186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622532927202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 02:35:27 2021 " "Processing started: Tue Jun 01 02:35:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622532927202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532927202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_NN -c NN_AND " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_NN -c NN_AND" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532927202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622532927768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622532927768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sigmoid_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/sigmoid_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_ROM " "Found entity 1: sigmoid_ROM" {  } { { "modules/sigmoid_ROM.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/sigmoid_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/testbench_sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/testbench_sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_sigmoid " "Found entity 1: testbench_sigmoid" {  } { { "modules/testbench_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/testbench_sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mod_sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mod_sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_sigmoid " "Found entity 1: mod_sigmoid" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/weights_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/weights_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weights_ROM " "Found entity 1: weights_ROM" {  } { { "modules/weights_ROM.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/weights_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/bnn.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/bnn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BNN " "Found entity 1: BNN" {  } { { "modules/BNN.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/BNN.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "modules/testbench.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "modules/sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "modules/neuron.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/neuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622532936807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532936807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mod_sigmoid " "Elaborating entity \"mod_sigmoid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622532936974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid_ROM sigmoid_ROM:s_ " "Elaborating entity \"sigmoid_ROM\" for hierarchy \"sigmoid_ROM:s_\"" {  } { { "modules/mod_sigmoid.sv" "s_" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622532936990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[62\] GND " "Pin \"out\[62\]\" is stuck at GND" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622532938249 "|mod_sigmoid|out[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[63\] GND " "Pin \"out\[63\]\" is stuck at GND" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622532938249 "|mod_sigmoid|out[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622532938249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622532938318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622532949306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622532949306 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "55 " "Design contains 55 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[9\] " "No output dependent on input pin \"h0\[9\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[10\] " "No output dependent on input pin \"h0\[10\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[11\] " "No output dependent on input pin \"h0\[11\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[12\] " "No output dependent on input pin \"h0\[12\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[13\] " "No output dependent on input pin \"h0\[13\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[14\] " "No output dependent on input pin \"h0\[14\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[15\] " "No output dependent on input pin \"h0\[15\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[16\] " "No output dependent on input pin \"h0\[16\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[17\] " "No output dependent on input pin \"h0\[17\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[18\] " "No output dependent on input pin \"h0\[18\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[19\] " "No output dependent on input pin \"h0\[19\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[20\] " "No output dependent on input pin \"h0\[20\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[21\] " "No output dependent on input pin \"h0\[21\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[22\] " "No output dependent on input pin \"h0\[22\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[23\] " "No output dependent on input pin \"h0\[23\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[24\] " "No output dependent on input pin \"h0\[24\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[25\] " "No output dependent on input pin \"h0\[25\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[26\] " "No output dependent on input pin \"h0\[26\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[27\] " "No output dependent on input pin \"h0\[27\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[28\] " "No output dependent on input pin \"h0\[28\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[29\] " "No output dependent on input pin \"h0\[29\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[30\] " "No output dependent on input pin \"h0\[30\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[31\] " "No output dependent on input pin \"h0\[31\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[32\] " "No output dependent on input pin \"h0\[32\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[33\] " "No output dependent on input pin \"h0\[33\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[34\] " "No output dependent on input pin \"h0\[34\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[35\] " "No output dependent on input pin \"h0\[35\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[36\] " "No output dependent on input pin \"h0\[36\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[37\] " "No output dependent on input pin \"h0\[37\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[38\] " "No output dependent on input pin \"h0\[38\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[39\] " "No output dependent on input pin \"h0\[39\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[40\] " "No output dependent on input pin \"h0\[40\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[41\] " "No output dependent on input pin \"h0\[41\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[42\] " "No output dependent on input pin \"h0\[42\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[43\] " "No output dependent on input pin \"h0\[43\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[44\] " "No output dependent on input pin \"h0\[44\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[45\] " "No output dependent on input pin \"h0\[45\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[46\] " "No output dependent on input pin \"h0\[46\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[47\] " "No output dependent on input pin \"h0\[47\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[48\] " "No output dependent on input pin \"h0\[48\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[49\] " "No output dependent on input pin \"h0\[49\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[50\] " "No output dependent on input pin \"h0\[50\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[51\] " "No output dependent on input pin \"h0\[51\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[52\] " "No output dependent on input pin \"h0\[52\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[53\] " "No output dependent on input pin \"h0\[53\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[54\] " "No output dependent on input pin \"h0\[54\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[55\] " "No output dependent on input pin \"h0\[55\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[56\] " "No output dependent on input pin \"h0\[56\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[57\] " "No output dependent on input pin \"h0\[57\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[58\] " "No output dependent on input pin \"h0\[58\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[59\] " "No output dependent on input pin \"h0\[59\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[60\] " "No output dependent on input pin \"h0\[60\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[61\] " "No output dependent on input pin \"h0\[61\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[62\] " "No output dependent on input pin \"h0\[62\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h0\[63\] " "No output dependent on input pin \"h0\[63\]\"" {  } { { "modules/mod_sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622532949384 "|mod_sigmoid|h0[63]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622532949384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1858 " "Implemented 1858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622532949384 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622532949384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1730 " "Implemented 1730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622532949384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622532949384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622532949417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 02:35:49 2021 " "Processing ended: Tue Jun 01 02:35:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622532949417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622532949417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622532949417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622532949417 ""}
