//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_t_1024x32m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/21, 15:59:43" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_t_1024x32m4s ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 77714.800000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3912691, 0.3912796, 0.3912901, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3912691, 0.3912796, 0.3912901, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3521422, 0.3521516, 0.3521611, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3521422, 0.3521516, 0.3521611, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3912691, 0.3912796, 0.3912901, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3912691, 0.3912796, 0.3912901, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3521422, 0.3521516, 0.3521611, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3521422, 0.3521516, 0.3521611, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2099256, 0.2197611, 0.2303016, 0.2507008, 0.2914641",\
              "0.2142504, 0.2240859, 0.2346264, 0.2550256, 0.2957889",\
              "0.2164595, 0.2262950, 0.2368355, 0.2572347, 0.2979980",\
              "0.2175835, 0.2274190, 0.2379595, 0.2583587, 0.2991220",\
              "0.2130146, 0.2228501, 0.2333906, 0.2537898, 0.2945531"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2099256, 0.2197611, 0.2303016, 0.2507008, 0.2914641",\
              "0.2142504, 0.2240859, 0.2346264, 0.2550256, 0.2957889",\
              "0.2164595, 0.2262950, 0.2368355, 0.2572347, 0.2979980",\
              "0.2175835, 0.2274190, 0.2379595, 0.2583587, 0.2991220",\
              "0.2130146, 0.2228501, 0.2333906, 0.2537898, 0.2945531"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2583267, 0.2684865, 0.2795650, 0.3024792, 0.3471147",\
              "0.2633583, 0.2735181, 0.2845966, 0.3075108, 0.3521463",\
              "0.2661439, 0.2763037, 0.2873823, 0.3102964, 0.3549319",\
              "0.2669776, 0.2771374, 0.2882160, 0.3111301, 0.3557656",\
              "0.2669881, 0.2771479, 0.2882265, 0.3111406, 0.3557761"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2583267, 0.2684865, 0.2795650, 0.3024792, 0.3471147",\
              "0.2633583, 0.2735181, 0.2845966, 0.3075108, 0.3521463",\
              "0.2661439, 0.2763037, 0.2873823, 0.3102964, 0.3549319",\
              "0.2669776, 0.2771374, 0.2882160, 0.3111301, 0.3557656",\
              "0.2669881, 0.2771479, 0.2882265, 0.3111406, 0.3557761"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033737 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0458488, 0.0619128, 0.0795778, 0.1119648, 0.1723808" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0458488, 0.0619128, 0.0795778, 0.1119648, 0.1723808" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0458488, 0.0619128, 0.0795778, 0.1119648, 0.1723808" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0458488, 0.0619128, 0.0795778, 0.1119648, 0.1723808" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0755975, 0.0808055, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1245453, 0.1315079, 0.1360964, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3912691, 0.3912796, 0.3912901, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3912691, 0.3912796, 0.3912901, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.824280" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109640" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.053920" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111772" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.244530" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.112209" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.649230" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111991" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066523" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001910 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035381" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036912" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923940, 0.0979965, 0.1032714, 0.1103475, 0.1210158",\
              "0.0923649, 0.0979674, 0.1032422, 0.1103184, 0.1209867",\
              "0.0922578, 0.0978602, 0.1031351, 0.1102113, 0.1208796",\
              "0.0918979, 0.0975004, 0.1027753, 0.1098514, 0.1205198",\
              "0.0915318, 0.0971343, 0.1024092, 0.1094854, 0.1201537"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923940, 0.0979965, 0.1032714, 0.1103475, 0.1210158",\
              "0.0923649, 0.0979674, 0.1032422, 0.1103184, 0.1209867",\
              "0.0922578, 0.0978602, 0.1031351, 0.1102113, 0.1208796",\
              "0.0918979, 0.0975004, 0.1027753, 0.1098514, 0.1205198",\
              "0.0915318, 0.0971343, 0.1024092, 0.1094854, 0.1201537"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605318, 0.0565778, 0.0533488, 0.0496438, 0.0441928",\
              "0.0669308, 0.0629768, 0.0597478, 0.0560428, 0.0505918",\
              "0.0712118, 0.0672578, 0.0640288, 0.0603238, 0.0548728",\
              "0.0766178, 0.0726638, 0.0694348, 0.0657298, 0.0602788",\
              "0.0825388, 0.0785848, 0.0753558, 0.0716508, 0.0661998"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605318, 0.0565778, 0.0533488, 0.0496438, 0.0441928",\
              "0.0669308, 0.0629768, 0.0597478, 0.0560428, 0.0505918",\
              "0.0712118, 0.0672578, 0.0640288, 0.0603238, 0.0548728",\
              "0.0766178, 0.0726638, 0.0694348, 0.0657298, 0.0602788",\
              "0.0825388, 0.0785848, 0.0753558, 0.0716508, 0.0661998"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001704 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028776" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0818711, 0.0884158, 0.0949231, 0.1047209, 0.1187432",\
              "0.0819054, 0.0884501, 0.0949574, 0.1047552, 0.1187776",\
              "0.0817588, 0.0883035, 0.0948107, 0.1046086, 0.1186309",\
              "0.0811878, 0.0877325, 0.0942398, 0.1040376, 0.1180600",\
              "0.0802840, 0.0868287, 0.0933360, 0.1031339, 0.1171562"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0818711, 0.0884158, 0.0949231, 0.1047209, 0.1187432",\
              "0.0819054, 0.0884501, 0.0949574, 0.1047552, 0.1187776",\
              "0.0817588, 0.0883035, 0.0948107, 0.1046086, 0.1186309",\
              "0.0811878, 0.0877325, 0.0942398, 0.1040376, 0.1180600",\
              "0.0802840, 0.0868287, 0.0933360, 0.1031339, 0.1171562"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0667088, 0.0631028, 0.0611758, 0.0583608, 0.0565308",\
              "0.0731778, 0.0695718, 0.0676448, 0.0648298, 0.0629998",\
              "0.0769208, 0.0733148, 0.0713878, 0.0685728, 0.0667428",\
              "0.0791658, 0.0755598, 0.0736328, 0.0708178, 0.0689878",\
              "0.0746498, 0.0710438, 0.0691168, 0.0663018, 0.0644718"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0667088, 0.0631028, 0.0611758, 0.0583608, 0.0565308",\
              "0.0731778, 0.0695718, 0.0676448, 0.0648298, 0.0629998",\
              "0.0769208, 0.0733148, 0.0713878, 0.0685728, 0.0667428",\
              "0.0791658, 0.0755598, 0.0736328, 0.0708178, 0.0689878",\
              "0.0746498, 0.0710438, 0.0691168, 0.0663018, 0.0644718"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001697 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010936" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010844" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0674939, 0.0722758, 0.0760978, 0.0830502, 0.0938205",\
              "0.0675251, 0.0723070, 0.0761290, 0.0830814, 0.0938517",\
              "0.0673306, 0.0721125, 0.0759345, 0.0828869, 0.0936572",\
              "0.0668179, 0.0715998, 0.0754218, 0.0823742, 0.0931445",\
              "0.0659079, 0.0706898, 0.0745118, 0.0814642, 0.0922345"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0674939, 0.0722758, 0.0760978, 0.0830502, 0.0938205",\
              "0.0675251, 0.0723070, 0.0761290, 0.0830814, 0.0938517",\
              "0.0673306, 0.0721125, 0.0759345, 0.0828869, 0.0936572",\
              "0.0668179, 0.0715998, 0.0754218, 0.0823742, 0.0931445",\
              "0.0659079, 0.0706898, 0.0745118, 0.0814642, 0.0922345"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0757764, 0.0727194, 0.0708054, 0.0674644, 0.0646494",\
              "0.0820534, 0.0789964, 0.0770824, 0.0737414, 0.0709264",\
              "0.0858834, 0.0828264, 0.0809124, 0.0775714, 0.0747564",\
              "0.0881664, 0.0851094, 0.0831954, 0.0798544, 0.0770394",\
              "0.0837934, 0.0807364, 0.0788224, 0.0754814, 0.0726664"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0757764, 0.0727194, 0.0708054, 0.0674644, 0.0646494",\
              "0.0820534, 0.0789964, 0.0770824, 0.0737414, 0.0709264",\
              "0.0858834, 0.0828264, 0.0809124, 0.0775714, 0.0747564",\
              "0.0881664, 0.0851094, 0.0831954, 0.0798544, 0.0770394",\
              "0.0837934, 0.0807364, 0.0788224, 0.0754814, 0.0726664"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001028 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004827" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005536" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0467825, 0.0529476, 0.0588985, 0.0686704, 0.0840696",\
              "0.0419392, 0.0481043, 0.0540552, 0.0638271, 0.0792264",\
              "0.0405893, 0.0467544, 0.0527053, 0.0624772, 0.0778764",\
              "0.0447046, 0.0508697, 0.0568206, 0.0665924, 0.0819917",\
              "0.0673911, 0.0735563, 0.0795071, 0.0892790, 0.1046783"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0467825, 0.0529476, 0.0588985, 0.0686704, 0.0840696",\
              "0.0419392, 0.0481043, 0.0540552, 0.0638271, 0.0792264",\
              "0.0405893, 0.0467544, 0.0527053, 0.0624772, 0.0778764",\
              "0.0447046, 0.0508697, 0.0568206, 0.0665924, 0.0819917",\
              "0.0673911, 0.0735563, 0.0795071, 0.0892790, 0.1046783"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0762696, 0.0821216, 0.0909916, 0.1116356, 0.1567686",\
              "0.0926086, 0.0984606, 0.1073306, 0.1279746, 0.1731076",\
              "0.1092016, 0.1150536, 0.1239236, 0.1445676, 0.1897006",\
              "0.1348306, 0.1406826, 0.1495526, 0.1701966, 0.2153296",\
              "0.1702636, 0.1761156, 0.1849856, 0.2056296, 0.2507626"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0762696, 0.0821216, 0.0909916, 0.1116356, 0.1567686",\
              "0.0926086, 0.0984606, 0.1073306, 0.1279746, 0.1731076",\
              "0.1092016, 0.1150536, 0.1239236, 0.1445676, 0.1897006",\
              "0.1348306, 0.1406826, 0.1495526, 0.1701966, 0.2153296",\
              "0.1702636, 0.1761156, 0.1849856, 0.2056296, 0.2507626"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001019 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006323" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0467825, 0.0529476, 0.0588985, 0.0686704, 0.0840696",\
              "0.0419392, 0.0481043, 0.0540552, 0.0638271, 0.0792264",\
              "0.0405893, 0.0467544, 0.0527053, 0.0624772, 0.0778764",\
              "0.0447046, 0.0508697, 0.0568206, 0.0665924, 0.0819917",\
              "0.0673911, 0.0735563, 0.0795071, 0.0892790, 0.1046783"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0467825, 0.0529476, 0.0588985, 0.0686704, 0.0840696",\
              "0.0419392, 0.0481043, 0.0540552, 0.0638271, 0.0792264",\
              "0.0405893, 0.0467544, 0.0527053, 0.0624772, 0.0778764",\
              "0.0447046, 0.0508697, 0.0568206, 0.0665924, 0.0819917",\
              "0.0673911, 0.0735563, 0.0795071, 0.0892790, 0.1046783"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0761782, 0.0820302, 0.0909002, 0.1115442, 0.1566772",\
              "0.0925172, 0.0983692, 0.1072392, 0.1278832, 0.1730162",\
              "0.1091102, 0.1149622, 0.1238322, 0.1444762, 0.1896092",\
              "0.1347392, 0.1405912, 0.1494612, 0.1701052, 0.2152382",\
              "0.1701722, 0.1760242, 0.1848942, 0.2055382, 0.2506712"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0761782, 0.0820302, 0.0909002, 0.1115442, 0.1566772",\
              "0.0925172, 0.0983692, 0.1072392, 0.1278832, 0.1730162",\
              "0.1091102, 0.1149622, 0.1238322, 0.1444762, 0.1896092",\
              "0.1347392, 0.1405912, 0.1494612, 0.1701052, 0.2152382",\
              "0.1701722, 0.1760242, 0.1848942, 0.2055382, 0.2506712"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 9.293640 ;
    }
}
}
