// Seed: 2935488437
module module_0 (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  assign module_1._id_9 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd86,
    parameter id_9 = 32'd69
) (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    input uwire _id_5,
    input wand id_6,
    input uwire id_7,
    input wor id_8,
    inout tri0 _id_9
);
  logic [7:0][-1 : 1] id_11;
  assign id_11[-1] = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4
  );
  wire [id_5 : id_9] id_12;
  assign id_4 = -1'b0;
endmodule
