// Seed: 1893981494
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri  id_2
);
  wire id_4;
  ;
  assign module_1.id_18 = 0;
  integer id_5;
  ;
  logic id_6[-1 : 1];
endmodule
module module_1 #(
    parameter id_0  = 32'd80,
    parameter id_13 = 32'd26,
    parameter id_16 = 32'd83
) (
    input wor _id_0,
    input wor id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output logic id_7,
    input tri id_8,
    input wor id_9,
    output tri id_10,
    input tri1 id_11[1 : id_0],
    output tri1 id_12,
    output wor _id_13,
    input supply1 id_14,
    input tri id_15
    , id_22,
    output supply1 _id_16[id_13 : 1],
    input supply0 id_17,
    input uwire id_18,
    input tri id_19,
    input supply0 id_20[id_16]
);
  wire id_23, id_24;
  module_0 modCall_1 (
      id_1,
      id_18,
      id_17
  );
  assign id_16 = id_3.id_6;
  always id_7 <= id_18;
endmodule
