\doxysection{port.\+c}
\hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source}{}\label{_g_c_c_2_a_v_r32___u_c3_2port_8c_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/AVR32\_UC3/port.c@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/AVR32\_UC3/port.c}}
\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT\ AND\ BSD-\/3-\/Clause}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00029}00029\ \textcolor{comment}{/*This\ file\ has\ been\ prepared\ for\ Doxygen\ automatic\ documentation\ generation.*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00045}00045\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00046}00046\ \textcolor{comment}{\ *\ Copyright\ (c)\ 2007,\ Atmel\ Corporation\ All\ rights\ reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00047}00047\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00048}00048\ \textcolor{comment}{\ *\ Redistribution\ and\ use\ in\ source\ and\ binary\ forms,\ with\ or\ without}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00049}00049\ \textcolor{comment}{\ *\ modification,\ are\ permitted\ provided\ that\ the\ following\ conditions\ are\ met:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00050}00050\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00051}00051\ \textcolor{comment}{\ *\ 1.\ Redistributions\ of\ source\ code\ must\ retain\ the\ above\ copyright\ notice,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00052}00052\ \textcolor{comment}{\ *\ this\ list\ of\ conditions\ and\ the\ following\ disclaimer.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00053}00053\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00054}00054\ \textcolor{comment}{\ *\ 2.\ Redistributions\ in\ binary\ form\ must\ reproduce\ the\ above\ copyright\ notice,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00055}00055\ \textcolor{comment}{\ *\ this\ list\ of\ conditions\ and\ the\ following\ disclaimer\ in\ the\ documentation}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00056}00056\ \textcolor{comment}{\ *\ and/or\ other\ materials\ provided\ with\ the\ distribution.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00057}00057\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00058}00058\ \textcolor{comment}{\ *\ 3.\ The\ name\ of\ ATMEL\ may\ not\ be\ used\ to\ endorse\ or\ promote\ products\ derived}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00059}00059\ \textcolor{comment}{\ *\ from\ this\ software\ without\ specific\ prior\ written\ permission.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00060}00060\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00061}00061\ \textcolor{comment}{\ *\ THIS\ SOFTWARE\ IS\ PROVIDED\ BY\ ATMEL\ \`{}\`{}AS\ IS''\ AND\ ANY\ EXPRESS\ OR\ IMPLIED}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00062}00062\ \textcolor{comment}{\ *\ WARRANTIES,\ INCLUDING,\ BUT\ NOT\ LIMITED\ TO,\ THE\ IMPLIED\ WARRANTIES\ OF}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00063}00063\ \textcolor{comment}{\ *\ MERCHANTABILITY\ AND\ FITNESS\ FOR\ A\ PARTICULAR\ PURPOSE\ ARE\ EXPRESSLY\ AND}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00064}00064\ \textcolor{comment}{\ *\ SPECIFICALLY\ DISCLAIMED.\ IN\ NO\ EVENT\ SHALL\ ATMEL\ BE\ LIABLE\ FOR\ ANY\ DIRECT,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00065}00065\ \textcolor{comment}{\ *\ INDIRECT,\ INCIDENTAL,\ SPECIAL,\ EXEMPLARY,\ OR\ CONSEQUENTIAL\ DAMAGES}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00066}00066\ \textcolor{comment}{\ *\ (INCLUDING,\ BUT\ NOT\ LIMITED\ TO,\ PROCUREMENT\ OF\ SUBSTITUTE\ GOODS\ OR\ SERVICES;}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00067}00067\ \textcolor{comment}{\ *\ LOSS\ OF\ USE,\ DATA,\ OR\ PROFITS;\ OR\ BUSINESS\ INTERRUPTION)\ HOWEVER\ CAUSED\ AND}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00068}00068\ \textcolor{comment}{\ *\ ON\ ANY\ THEORY\ OF\ LIABILITY,\ WHETHER\ IN\ CONTRACT,\ STRICT\ LIABILITY,\ OR\ TORT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00069}00069\ \textcolor{comment}{\ *\ (INCLUDING\ NEGLIGENCE\ OR\ OTHERWISE)\ ARISING\ IN\ ANY\ WAY\ OUT\ OF\ THE\ USE\ OF}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00070}00070\ \textcolor{comment}{\ *\ THIS\ SOFTWARE,\ EVEN\ IF\ ADVISED\ OF\ THE\ POSSIBILITY\ OF\ SUCH\ DAMAGE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00071}00071\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00073}00073\ \textcolor{comment}{/*\ Standard\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00074}00074\ \textcolor{preprocessor}{\#include\ <sys/cpu.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00075}00075\ \textcolor{preprocessor}{\#include\ <sys/usart.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00076}00076\ \textcolor{preprocessor}{\#include\ <malloc.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00078}00078\ \textcolor{comment}{/*\ Scheduler\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00079}00079\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_free_r_t_o_s_8h}{FreeRTOS.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00080}00080\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{task_8h}{task.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00082}00082\ \textcolor{comment}{/*\ AVR32\ UC3\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00083}00083\ \textcolor{preprocessor}{\#include\ <avr32/io.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00084}00084\ \textcolor{preprocessor}{\#include\ "{}gpio.h"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00085}00085\ \textcolor{preprocessor}{\#if\ (\ configTICK\_USE\_TC\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \#include\ "{}tc.h"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00087}00087\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00090}00090\ \textcolor{comment}{/*\ Constants\ required\ to\ setup\ the\ task\ context.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00091}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_a26624b2cf57368e3719a498832ecb658}{00091}}\ \textcolor{preprocessor}{\#define\ portINITIAL\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ StackType\_t\ )\ 0x00400000\ )\ }\textcolor{comment}{/*\ AVR32\ :\ [M2:M0]=001\ I1M=0\ I0M=0,\ GM=0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00092}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{00092}}\ \textcolor{preprocessor}{\#define\ portINSTRUCTION\_SIZE\ \ \ \ \ \ \ (\ (\ StackType\_t\ )\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00094}00094\ \textcolor{comment}{/*\ Each\ task\ maintains\ its\ own\ critical\ nesting\ variable.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00095}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}{00095}}\ \textcolor{preprocessor}{\#define\ portNO\_CRITICAL\_NESTING\ \ \ \ (\ (\ uint32\_t\ )\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00096}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_a4e719b187cba9cb244aeb611aca513f6}{00096}}\ \textcolor{keyword}{volatile}\ uint32\_t\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ =\ 9999UL;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00098}00098\ \textcolor{preprocessor}{\#if\ (\ configTICK\_USE\_TC\ ==\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00099}00099\ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ prvScheduleNextTick(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00100}00100\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00101}00101\ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ prvClearTcInt(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00102}00102\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00103}00103\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00104}00104\ \textcolor{comment}{/*\ Setup\ the\ timer\ to\ generate\ the\ tick\ interrupts.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00105}00105\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_rowley_2_m_s_p430_f449_2port_8c_a397ed34de04a678dc71217c713763423}{prvSetupTimerInterrupt}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00107}00107\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00109}00109\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00110}00110\ \textcolor{comment}{\ *\ Low-\/level\ initialization\ routine\ called\ during\ startup,\ before\ the\ main}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00111}00111\ \textcolor{comment}{\ *\ function.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00112}00112\ \textcolor{comment}{\ *\ This\ version\ comes\ in\ replacement\ to\ the\ default\ one\ provided\ by\ Newlib.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00113}00113\ \textcolor{comment}{\ *\ Newlib's\ \_init\_startup\ only\ calls\ init\_exceptions,\ but\ Newlib's\ exception}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00114}00114\ \textcolor{comment}{\ *\ vectors\ are\ not\ compatible\ with\ the\ SCALL\ management\ in\ the\ current\ FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00115}00115\ \textcolor{comment}{\ *\ port.\ More\ low-\/level\ initializations\ are\ besides\ added\ here.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00116}00116\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00117}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_affa3d898ef765d5c95a6a4ebef19bed5}{00117}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_affa3d898ef765d5c95a6a4ebef19bed5}{\_init\_startup}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00118}00118\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00119}00119\ \ \ \ \ \textcolor{comment}{/*\ Import\ the\ Exception\ Vector\ Base\ Address.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00120}00120\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \_evba;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00121}00121\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \#if\ configHEAP\_INIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00123}00123\ \ \ \ \ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \_\_heap\_start\_\_;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00124}00124\ \ \ \ \ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \_\_heap\_end\_\_;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00125}00125\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}}\ *\ pxMem;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00128}00128\ \ \ \ \ \textcolor{comment}{/*\ Load\ the\ Exception\ Vector\ Base\ Address\ in\ the\ corresponding\ system\ register.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00129}00129\ \ \ \ \ Set\_system\_register(\ AVR32\_EVBA,\ (\ \textcolor{keywordtype}{int}\ )\ \&\_evba\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00130}00130\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00131}00131\ \ \ \ \ \textcolor{comment}{/*\ Enable\ exceptions.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00132}00132\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2portmacro_8h_af3d0951e8134b1b94a6a206b25ec2701}{ENABLE\_ALL\_EXCEPTIONS}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00133}00133\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00134}00134\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ interrupt\ handling.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00135}00135\ \ \ \ \ INTC\_init\_interrupts();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \#if\ configHEAP\_INIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00138}00138\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ heap\ used\ by\ malloc.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00139}00139\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}(\ pxMem\ =\ \&\_\_heap\_start\_\_;\ pxMem\ <\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}}\ *\ )\ \&\_\_heap\_end\_\_;\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00140}00140\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00141}00141\ \ \ \ \ \ \ \ \ \ \ \ \ *pxMem++\ =\ 0xA5A5A5A5;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00142}00142\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00145}00145\ \ \ \ \ \textcolor{comment}{/*\ Give\ the\ used\ CPU\ clock\ frequency\ to\ Newlib,\ so\ it\ can\ work\ properly.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00146}00146\ \ \ \ \ set\_cpu\_hz(\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{configCPU\_CLOCK\_HZ}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00148}00148\ \ \ \ \ \textcolor{comment}{/*\ Code\ section\ present\ if\ and\ only\ if\ the\ debug\ trace\ is\ activated.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \#if\ configDBG}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00150}00150\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00151}00151\ \ \ \ \ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ gpio\_map\_t\ DBG\_USART\_GPIO\_MAP\ =}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00152}00152\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00153}00153\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ configDBG\_USART\_RX\_PIN,\ configDBG\_USART\_RX\_FUNCTION\ \},}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00154}00154\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ configDBG\_USART\_TX\_PIN,\ configDBG\_USART\_TX\_FUNCTION\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00155}00155\ \ \ \ \ \ \ \ \ \};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00157}00157\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ USART\ used\ for\ the\ debug\ trace\ with\ the\ configured\ parameters.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00158}00158\ \ \ \ \ \ \ \ \ set\_usart\_base(\ (\ \textcolor{keywordtype}{void}\ *\ )\ configDBG\_USART\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00159}00159\ \ \ \ \ \ \ \ \ gpio\_enable\_module(\ DBG\_USART\_GPIO\_MAP,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00160}00160\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{sizeof}(\ DBG\_USART\_GPIO\_MAP\ )\ /\ \textcolor{keyword}{sizeof}(\ DBG\_USART\_GPIO\_MAP[\ 0\ ]\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00161}00161\ \ \ \ \ \ \ \ \ usart\_init(\ configDBG\_USART\_BAUDRATE\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00162}00162\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ if\ configDBG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00164}00164\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00165}00165\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00166}00166\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00167}00167\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00168}00168\ \textcolor{comment}{\ *\ malloc,\ realloc\ and\ free\ are\ meant\ to\ be\ called\ through\ respectively}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00169}00169\ \textcolor{comment}{\ *\ pvPortMalloc,\ pvPortRealloc\ and\ vPortFree.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00170}00170\ \textcolor{comment}{\ *\ The\ latter\ functions\ call\ the\ former\ ones\ from\ within\ sections\ where\ tasks}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00171}00171\ \textcolor{comment}{\ *\ are\ suspended,\ so\ the\ latter\ functions\ are\ task-\/safe.\ \_\_malloc\_lock\ and}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00172}00172\ \textcolor{comment}{\ *\ \_\_malloc\_unlock\ use\ the\ same\ mechanism\ to\ also\ keep\ the\ former\ functions}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00173}00173\ \textcolor{comment}{\ *\ task-\/safe\ as\ they\ may\ be\ called\ directly\ from\ Newlib's\ functions.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00174}00174\ \textcolor{comment}{\ *\ However,\ all\ these\ functions\ are\ interrupt-\/unsafe\ and\ SHALL\ THEREFORE\ NOT\ BE}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00175}00175\ \textcolor{comment}{\ *\ CALLED\ FROM\ WITHIN\ AN\ INTERRUPT,\ because\ \_\_malloc\_lock\ and\ \_\_malloc\_unlock\ do}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00176}00176\ \textcolor{comment}{\ *\ not\ call\ portENTER\_CRITICAL\ and\ portEXIT\_CRITICAL\ in\ order\ not\ to\ disable}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00177}00177\ \textcolor{comment}{\ *\ interrupts\ during\ memory\ allocation\ management\ as\ this\ may\ be\ a\ very\ time-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00178}00178\ \textcolor{comment}{\ *\ consuming\ process.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00179}00179\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00181}00181\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00182}00182\ \textcolor{comment}{\ *\ Lock\ routine\ called\ by\ Newlib\ on\ malloc\ /\ realloc\ /\ free\ entry\ to\ guarantee\ a}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00183}00183\ \textcolor{comment}{\ *\ safe\ section\ as\ memory\ allocation\ management\ uses\ global\ data.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00184}00184\ \textcolor{comment}{\ *\ See\ the\ aforementioned\ details.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00185}00185\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00186}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_ae3b0643b1ed2a627fda68cb6622fca54}{00186}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_ae3b0643b1ed2a627fda68cb6622fca54}{\_\_malloc\_lock}}(\ \textcolor{keyword}{struct}\ \_reent\ *\ ptr\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00187}00187\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00188}00188\ \ \ \ \ \mbox{\hyperlink{task_8h_a366b302eba79d10b5ee2a3756f0fcc43}{vTaskSuspendAll}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00189}00189\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00191}00191\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00192}00192\ \textcolor{comment}{\ *\ Unlock\ routine\ called\ by\ Newlib\ on\ malloc\ /\ realloc\ /\ free\ exit\ to\ guarantee}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00193}00193\ \textcolor{comment}{\ *\ a\ safe\ section\ as\ memory\ allocation\ management\ uses\ global\ data.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00194}00194\ \textcolor{comment}{\ *\ See\ the\ aforementioned\ details.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00195}00195\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00196}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_adb1054baf76a9dc8c93df1a78dbe7058}{00196}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_adb1054baf76a9dc8c93df1a78dbe7058}{\_\_malloc\_unlock}}(\ \textcolor{keyword}{struct}\ \_reent\ *\ ptr\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00197}00197\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00198}00198\ \ \ \ \ \mbox{\hyperlink{task_8h_a003f8ae6d649225abd030cc76e1c7d0e}{xTaskResumeAll}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00199}00199\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00200}00200\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00202}00202\ \textcolor{comment}{/*\ Added\ as\ there\ is\ no\ such\ function\ in\ FreeRTOS.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00203}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_ae17fa46592d651d8fccbff4210716303}{00203}}\ \textcolor{keywordtype}{void}\ *\ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_ae17fa46592d651d8fccbff4210716303}{pvPortRealloc}}(\ \textcolor{keywordtype}{void}\ *\ pv,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00204}00204\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{size\_t}\ xWantedSize\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00205}00205\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00206}00206\ \ \ \ \ \textcolor{keywordtype}{void}\ *\ pvReturn;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00208}00208\ \ \ \ \ \mbox{\hyperlink{task_8h_a366b302eba79d10b5ee2a3756f0fcc43}{vTaskSuspendAll}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00209}00209\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00210}00210\ \ \ \ \ \ \ \ \ pvReturn\ =\ realloc(\ pv,\ xWantedSize\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00211}00211\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00212}00212\ \ \ \ \ \mbox{\hyperlink{task_8h_a003f8ae6d649225abd030cc76e1c7d0e}{xTaskResumeAll}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00214}00214\ \ \ \ \ \textcolor{keywordflow}{return}\ pvReturn;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00215}00215\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00216}00216\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00217}00217\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00218}00218\ \textcolor{comment}{/*\ The\ cooperative\ scheduler\ requires\ a\ normal\ IRQ\ service\ routine\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00219}00219\ \textcolor{comment}{\ *\ simply\ increment\ the\ system\ tick.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00220}00220\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00221}00221\ \textcolor{comment}{/*\ The\ preemptive\ scheduler\ is\ defined\ as\ "{}naked"{}\ as\ the\ full\ context\ is\ saved}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00222}00222\ \textcolor{comment}{\ *\ on\ entry\ as\ part\ of\ the\ context\ switch.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00223}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_ae17f84edd67d6e218b43620ca2954e3c}{00223}}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \_\_naked\_\_\ )\ )\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ vTick(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00224}00224\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00225}00225\ \ \ \ \ \textcolor{comment}{/*\ Save\ the\ context\ of\ the\ interrupted\ task.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00226}00226\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2portmacro_8h_a22c3db11ed5f0e03de8e242ddb79aa78}{portSAVE\_CONTEXT\_OS\_INT}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00228}00228\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configTICK\_USE\_TC\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00229}00229\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ interrupt\ flag.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00230}00230\ \ \ \ \ \ \ \ \ prvClearTcInt();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00231}00231\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00232}00232\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00233}00233\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Schedule\ the\ COUNT\&COMPARE\ match\ interrupt\ in\ (configCPU\_CLOCK\_HZ/configTICK\_RATE\_HZ)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00234}00234\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ clock\ cycles\ from\ now.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00235}00235\ \ \ \ \ \ \ \ \ prvScheduleNextTick();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00236}00236\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00238}00238\ \ \ \ \ \textcolor{comment}{/*\ Because\ FreeRTOS\ is\ not\ supposed\ to\ run\ with\ nested\ interrupts,\ put\ all\ OS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00239}00239\ \textcolor{comment}{\ \ \ \ \ *\ calls\ in\ a\ critical\ section\ .\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00240}00240\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{portENTER\_CRITICAL}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00241}00241\ \ \ \ \ \mbox{\hyperlink{task_8h_a978e25460ac35706f9ad30b46d9403d8}{xTaskIncrementTick}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00242}00242\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a529358e6147881dd881c890ade21c9bd}{portEXIT\_CRITICAL}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00244}00244\ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ context\ of\ the\ "{}elected\ task"{}.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00245}00245\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2portmacro_8h_a1e0effcc7072f60fdbfec0289ac9f82a}{portRESTORE\_CONTEXT\_OS\_INT}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00246}00246\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00247}00247\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00249}00249\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \_\_naked\_\_\ )\ )\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_i_a_r_2_a_v_r32___u_c3_2port_8c_ad547cf475a00f0c1a37dac99d82ef31d}{SCALLYield}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00250}00250\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00251}00251\ \ \ \ \ \textcolor{comment}{/*\ Save\ the\ context\ of\ the\ interrupted\ task.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00252}00252\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2portmacro_8h_a4c95ff9ce309ce0b693d4b131ce534da}{portSAVE\_CONTEXT\_SCALL}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00253}00253\ \ \ \ \ \mbox{\hyperlink{_b_c_c_216_bit_d_o_s_2common_2portasm_8h_a9c86137bc3c1cbffc39fff22627cb885}{vTaskSwitchContext}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00254}00254\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2portmacro_8h_a765b5cfd3278739a1a8cdc7a53b6387c}{portRESTORE\_CONTEXT\_SCALL}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00255}00255\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00256}00256\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00257}00257\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00258}00258\ \textcolor{comment}{/*\ The\ code\ generated\ by\ the\ GCC\ compiler\ uses\ the\ stack\ in\ different\ ways\ at}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00259}00259\ \textcolor{comment}{\ *\ different\ optimisation\ levels.\ \ The\ interrupt\ flags\ can\ therefore\ not\ always}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00260}00260\ \textcolor{comment}{\ *\ be\ saved\ to\ the\ stack.\ \ Instead\ the\ critical\ section\ nesting\ level\ is\ stored}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00261}00261\ \textcolor{comment}{\ *\ in\ a\ variable,\ which\ is\ then\ saved\ as\ part\ of\ the\ stack\ context.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00262}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_a0a3bc67cca4977675676d331035b79cd}{00262}}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \_\_noinline\_\_\ )\ )\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00263}00263\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00264}00264\ \ \ \ \ \textcolor{comment}{/*\ Disable\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00265}00265\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{portDISABLE\_INTERRUPTS}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00266}00266\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00267}00267\ \ \ \ \ \textcolor{comment}{/*\ Now\ that\ interrupts\ are\ disabled,\ ulCriticalNesting\ can\ be\ accessed}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00268}00268\ \textcolor{comment}{\ \ \ \ \ *\ directly.\ \ Increment\ ulCriticalNesting\ to\ keep\ a\ count\ of\ how\ many\ times}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00269}00269\ \textcolor{comment}{\ \ \ \ \ *\ portENTER\_CRITICAL()\ has\ been\ called.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00270}00270\ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}++;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00271}00271\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00272}00272\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00274}00274\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \_\_noinline\_\_\ )\ )\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00275}00275\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00276}00276\ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ >\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00277}00277\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00278}00278\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00279}00279\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00280}00280\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ ==\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00281}00281\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00282}00282\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ all\ interrupt/exception.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00283}00283\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{portENABLE\_INTERRUPTS}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00284}00284\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00285}00285\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00286}00286\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00287}00287\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00288}00288\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00289}00289\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00290}00290\ \textcolor{comment}{\ *\ Initialise\ the\ stack\ of\ a\ task\ to\ look\ exactly\ as\ if\ a\ call\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00291}00291\ \textcolor{comment}{\ *\ portSAVE\_CONTEXT\ had\ been\ called.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00292}00292\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00293}00293\ \textcolor{comment}{\ *\ See\ header\ file\ for\ description.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00294}00294\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00295}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f}{00295}}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ *\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f}{pxPortInitialiseStack}}(\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ *\ pxTopOfStack,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00296}00296\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{projdefs_8h_a0ab243e55144f5278d263729530dac14}{TaskFunction\_t}}\ pxCode,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00297}00297\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ *\ pvParameters\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00298}00298\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00299}00299\ \ \ \ \ \textcolor{comment}{/*\ Setup\ the\ initial\ stack\ of\ the\ task.\ \ The\ stack\ is\ set\ exactly\ as}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00300}00300\ \textcolor{comment}{\ \ \ \ \ *\ expected\ by\ the\ portRESTORE\_CONTEXT()\ macro.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00301}00301\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00302}00302\ \ \ \ \ \textcolor{comment}{/*\ When\ the\ task\ starts,\ it\ will\ expect\ to\ find\ the\ function\ parameter\ in\ R12.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00303}00303\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00304}00304\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x08080808;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R8\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00305}00305\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x09090909;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R9\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00306}00306\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x0A0A0A0A;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R10\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00307}00307\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x0B0B0B0B;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R11\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00308}00308\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ pvParameters;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R12\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00309}00309\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0xDEADBEEF;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R14/LR\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00310}00310\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ pxCode\ +\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{portINSTRUCTION\_SIZE}};\ \textcolor{comment}{/*\ R15/PC\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00311}00311\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_a26624b2cf57368e3719a498832ecb658}{portINITIAL\_SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ SR\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00312}00312\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0xFF0000FF;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R0\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00313}00313\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x01010101;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R1\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00314}00314\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x02020202;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R2\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00315}00315\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x03030303;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R3\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00316}00316\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x04040404;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R4\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00317}00317\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x05050505;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R5\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00318}00318\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x06060606;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R6\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00319}00319\ \ \ \ \ *pxTopOfStack-\/-\/\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x07070707;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R7\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00320}00320\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ulCriticalNesting\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00321}00321\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00322}00322\ \ \ \ \ \textcolor{keywordflow}{return}\ pxTopOfStack;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00323}00323\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00324}00324\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00325}00325\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00326}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{00326}}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}}\ \mbox{\hyperlink{_b_c_c_216_bit_d_o_s_2_p_c_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{xPortStartScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00327}00327\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00328}00328\ \ \ \ \ \textcolor{comment}{/*\ Start\ the\ timer\ that\ generates\ the\ tick\ ISR.\ \ Interrupts\ are\ disabled}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00329}00329\ \textcolor{comment}{\ \ \ \ \ *\ here\ already.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00330}00330\ \ \ \ \ \mbox{\hyperlink{_rowley_2_m_s_p430_f449_2port_8c_a397ed34de04a678dc71217c713763423}{prvSetupTimerInterrupt}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00331}00331\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00332}00332\ \ \ \ \ \textcolor{comment}{/*\ Start\ the\ first\ task.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00333}00333\ \ \ \ \ \mbox{\hyperlink{_code_warrior_2_cold_fire___v2_2port_8c_a8d3a167375b5b57944a57df23d45b39e}{portRESTORE\_CONTEXT}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00335}00335\ \ \ \ \ \textcolor{comment}{/*\ Should\ not\ get\ here!\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00336}00336\ \ \ \ \ \textcolor{keywordflow}{return}\ 0;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00337}00337\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00338}00338\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00339}00339\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00340}\mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{00340}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_b_c_c_216_bit_d_o_s_2_flsh186_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{vPortEndScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00341}00341\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00342}00342\ \ \ \ \ \textcolor{comment}{/*\ It\ is\ unlikely\ that\ the\ AVR32\ port\ will\ require\ this\ function\ as\ there}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00343}00343\ \textcolor{comment}{\ \ \ \ \ *\ is\ nothing\ to\ return\ to.\ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00344}00344\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00345}00345\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00347}00347\ \textcolor{comment}{/*\ Schedule\ the\ COUNT\&COMPARE\ match\ interrupt\ in\ (configCPU\_CLOCK\_HZ/configTICK\_RATE\_HZ)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00348}00348\ \textcolor{comment}{\ *\ clock\ cycles\ from\ now.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00349}00349\ \textcolor{preprocessor}{\#if\ (\ configTICK\_USE\_TC\ ==\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00350}00350\ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ prvScheduleFirstTick(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00351}00351\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00352}00352\ \ \ \ \ \ \ \ \ uint32\_t\ lCycles;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00353}00353\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00354}00354\ \ \ \ \ \ \ \ \ lCycles\ =\ Get\_system\_register(\ AVR32\_COUNT\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00355}00355\ \ \ \ \ \ \ \ \ lCycles\ +=\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{configCPU\_CLOCK\_HZ}}\ /\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{configTICK\_RATE\_HZ}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00356}00356\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00357}00357\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ If\ lCycles\ ends\ up\ to\ be\ 0,\ make\ it\ 1\ so\ that\ the\ COMPARE\ and\ exception\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00358}00358\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ generation\ feature\ does\ not\ get\ disabled.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00359}00359\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ 0\ ==\ lCycles\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00360}00360\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00361}00361\ \ \ \ \ \ \ \ \ \ \ \ \ lCycles++;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00362}00362\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00364}00364\ \ \ \ \ \ \ \ \ Set\_system\_register(\ AVR32\_COMPARE,\ lCycles\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00365}00365\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00366}00366\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00367}00367\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \_\_noinline\_\_\ )\ )\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ prvScheduleNextTick(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00368}00368\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00369}00369\ \ \ \ \ \ \ \ \ uint32\_t\ lCycles,\ lCount;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00370}00370\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00371}00371\ \ \ \ \ \ \ \ \ lCycles\ =\ Get\_system\_register(\ AVR32\_COMPARE\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00372}00372\ \ \ \ \ \ \ \ \ lCycles\ +=\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{configCPU\_CLOCK\_HZ}}\ /\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{configTICK\_RATE\_HZ}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00374}00374\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ If\ lCycles\ ends\ up\ to\ be\ 0,\ make\ it\ 1\ so\ that\ the\ COMPARE\ and\ exception\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00375}00375\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ generation\ feature\ does\ not\ get\ disabled.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00376}00376\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ 0\ ==\ lCycles\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00377}00377\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00378}00378\ \ \ \ \ \ \ \ \ \ \ \ \ lCycles++;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00379}00379\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00381}00381\ \ \ \ \ \ \ \ \ lCount\ =\ Get\_system\_register(\ AVR32\_COUNT\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00382}00382\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00383}00383\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ lCycles\ <\ lCount\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00384}00384\ \ \ \ \ \ \ \ \ \{\ \textcolor{comment}{/*\ We\ missed\ a\ tick,\ recover\ for\ the\ next.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00385}00385\ \ \ \ \ \ \ \ \ \ \ \ \ lCycles\ +=\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{configCPU\_CLOCK\_HZ}}\ /\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{configTICK\_RATE\_HZ}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00386}00386\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00387}00387\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00388}00388\ \ \ \ \ \ \ \ \ Set\_system\_register(\ AVR32\_COMPARE,\ lCycles\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00389}00389\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00390}00390\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ if\ (\ configTICK\_USE\_TC\ ==\ 0\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00391}00391\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \_\_noinline\_\_\ )\ )\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ prvClearTcInt(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00392}00392\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00393}00393\ \ \ \ \ \ \ \ \ AVR32\_TC.channel[\ configTICK\_TC\_CHANNEL\ ].sr;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00394}00394\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00395}00395\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ if\ (\ configTICK\_USE\_TC\ ==\ 0\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00396}00396\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00398}00398\ \textcolor{comment}{/*\ Setup\ the\ timer\ to\ generate\ the\ tick\ interrupts.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00399}00399\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_rowley_2_m_s_p430_f449_2port_8c_a397ed34de04a678dc71217c713763423}{prvSetupTimerInterrupt}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00400}00400\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00401}00401\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configTICK\_USE\_TC\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00402}00402\ \ \ \ \ \ \ \ \ \textcolor{keyword}{volatile}\ avr32\_tc\_t\ *\ tc\ =\ \&AVR32\_TC;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00403}00403\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00404}00404\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Options\ for\ waveform\ genration.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00405}00405\ \ \ \ \ \ \ \ \ tc\_waveform\_opt\_t\ waveform\_opt\ =}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00406}00406\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00407}00407\ \ \ \ \ \ \ \ \ \ \ \ \ .channel\ =\ configTICK\_TC\_CHANNEL,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ selection.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00409}00409\ \ \ \ \ \ \ \ \ \ \ \ \ .bswtrg\ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Software\ trigger\ effect\ on\ TIOB.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00410}00410\ \ \ \ \ \ \ \ \ \ \ \ \ .beevt\ \ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ event\ effect\ on\ TIOB.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00411}00411\ \ \ \ \ \ \ \ \ \ \ \ \ .bcpc\ \ \ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ RC\ compare\ effect\ on\ TIOB.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00412}00412\ \ \ \ \ \ \ \ \ \ \ \ \ .bcpb\ \ \ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ RB\ compare\ effect\ on\ TIOB.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00413}00413\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00414}00414\ \ \ \ \ \ \ \ \ \ \ \ \ .aswtrg\ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Software\ trigger\ effect\ on\ TIOA.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00415}00415\ \ \ \ \ \ \ \ \ \ \ \ \ .aeevt\ \ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ event\ effect\ on\ TIOA.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00416}00416\ \ \ \ \ \ \ \ \ \ \ \ \ .acpc\ \ \ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ RC\ compare\ effect\ on\ TIOA:\ toggle.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00417}00417\ \ \ \ \ \ \ \ \ \ \ \ \ .acpa\ \ \ \ =\ TC\_EVT\_EFFECT\_NOOP,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ RA\ compare\ effect\ on\ TIOA:\ toggle\ (other\ possibilities\ are\ none,\ set\ and\ clear).\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00418}00418\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00419}00419\ \ \ \ \ \ \ \ \ \ \ \ \ .wavsel\ \ =\ TC\_WAVEFORM\_SEL\_UP\_MODE\_RC\_TRIGGER,\ \textcolor{comment}{/*\ Waveform\ selection:\ Up\ mode\ without\ automatic\ trigger\ on\ RC\ compare.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00420}00420\ \ \ \ \ \ \ \ \ \ \ \ \ .enetrg\ \ =\ FALSE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ event\ trigger\ enable.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00421}00421\ \ \ \ \ \ \ \ \ \ \ \ \ .eevt\ \ \ \ =\ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ event\ selection.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00422}00422\ \ \ \ \ \ \ \ \ \ \ \ \ .eevtedg\ =\ TC\_SEL\_NO\_EDGE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ event\ edge\ selection.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00423}00423\ \ \ \ \ \ \ \ \ \ \ \ \ .cpcdis\ \ =\ FALSE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Counter\ disable\ when\ RC\ compare.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00424}00424\ \ \ \ \ \ \ \ \ \ \ \ \ .cpcstop\ =\ FALSE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Counter\ clock\ stopped\ with\ RC\ compare.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00425}00425\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00426}00426\ \ \ \ \ \ \ \ \ \ \ \ \ .burst\ \ \ =\ FALSE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Burst\ signal\ selection.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00427}00427\ \ \ \ \ \ \ \ \ \ \ \ \ .clki\ \ \ \ =\ FALSE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ inversion.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00428}00428\ \ \ \ \ \ \ \ \ \ \ \ \ .tcclks\ \ =\ TC\_CLOCK\_SOURCE\_TC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Internal\ source\ clock\ 2.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00429}00429\ \ \ \ \ \ \ \ \ \};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00430}00430\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00431}00431\ \ \ \ \ \ \ \ \ tc\_interrupt\_t\ tc\_interrupt\ =}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00432}00432\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00433}00433\ \ \ \ \ \ \ \ \ \ \ \ \ .etrgs\ =\ 0,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00434}00434\ \ \ \ \ \ \ \ \ \ \ \ \ .ldrbs\ =\ 0,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00435}00435\ \ \ \ \ \ \ \ \ \ \ \ \ .ldras\ =\ 0,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00436}00436\ \ \ \ \ \ \ \ \ \ \ \ \ .cpcs\ \ =\ 1,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00437}00437\ \ \ \ \ \ \ \ \ \ \ \ \ .cpbs\ \ =\ 0,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00438}00438\ \ \ \ \ \ \ \ \ \ \ \ \ .cpas\ \ =\ 0,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00439}00439\ \ \ \ \ \ \ \ \ \ \ \ \ .lovrs\ =\ 0,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00440}00440\ \ \ \ \ \ \ \ \ \ \ \ \ .covfs\ =\ 0,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00441}00441\ \ \ \ \ \ \ \ \ \};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00442}00442\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ if\ (\ configTICK\_USE\_TC\ ==\ 1\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00443}00443\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00444}00444\ \ \ \ \ \textcolor{comment}{/*\ Disable\ all\ interrupt/exception.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00445}00445\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{portDISABLE\_INTERRUPTS}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00446}00446\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00447}00447\ \ \ \ \ \textcolor{comment}{/*\ Register\ the\ compare\ interrupt\ handler\ to\ the\ interrupt\ controller\ and}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00448}00448\ \textcolor{comment}{\ \ \ \ \ *\ enable\ the\ compare\ interrupt.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00449}00449\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00450}00450\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configTICK\_USE\_TC\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00451}00451\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00452}00452\ \ \ \ \ \ \ \ \ INTC\_register\_interrupt(\ \&vTick,\ \mbox{\hyperlink{_g_c_c_2_a_v_r32___u_c3_2portmacro_8h_a3231a8f79f736f8c3910bdf8aea3ded4}{configTICK\_TC\_IRQ}},\ INT0\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00453}00453\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00454}00454\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ timer/counter.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00455}00455\ \ \ \ \ \ \ \ \ tc\_init\_waveform(\ tc,\ \&waveform\_opt\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00456}00456\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00457}00457\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ compare\ triggers.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00458}00458\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Remember\ TC\ counter\ is\ 16-\/bits,\ so\ counting\ second\ is\ not\ possible!}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00459}00459\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ That's\ why\ we\ configure\ it\ to\ count\ ms.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00460}00460\ \ \ \ \ \ \ \ \ tc\_write\_rc(\ tc,\ configTICK\_TC\_CHANNEL,\ (\ configPBA\_CLOCK\_HZ\ /\ 4\ )\ /\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{configTICK\_RATE\_HZ}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00461}00461\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00462}00462\ \ \ \ \ \ \ \ \ tc\_configure\_interrupts(\ tc,\ configTICK\_TC\_CHANNEL,\ \&tc\_interrupt\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00463}00463\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00464}00464\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Start\ the\ timer/counter.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00465}00465\ \ \ \ \ \ \ \ \ tc\_start(\ tc,\ configTICK\_TC\_CHANNEL\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00466}00466\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00467}00467\ \textcolor{preprocessor}{\ \ \ \ \#else\ }\textcolor{comment}{/*\ if\ (\ configTICK\_USE\_TC\ ==\ 1\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00468}00468\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00469}00469\ \ \ \ \ \ \ \ \ INTC\_register\_interrupt(\ \&vTick,\ AVR32\_CORE\_COMPARE\_IRQ,\ INT0\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00470}00470\ \ \ \ \ \ \ \ \ prvScheduleFirstTick();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00471}00471\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00472}00472\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ if\ (\ configTICK\_USE\_TC\ ==\ 1\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_v_r32___u_c3_2port_8c_source_l00473}00473\ \}}

\end{DoxyCode}
