<stg><name>computing</name>


<trans_list>

<trans id="603" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="5" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="23" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="hit" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="24" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="33" op_0_bw="64">
<![CDATA[
entry:0 %hash_table_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hash_table_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="33" op_0_bw="64">
<![CDATA[
entry:1 %hash_table_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hash_table_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %my_assoc_mem_upper_key_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_upper_key_mem"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %my_assoc_mem_middle_key_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_middle_key_mem"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %my_assoc_mem_lower_key_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_lower_key_mem"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="64">
<![CDATA[
entry:5 %my_assoc_mem_value = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_value"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputsize, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputsize, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln213 = br void

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %i = phi i16 %add_ln213, void %.split12.i, i16 0, void %entry

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln213 = br i1 %tmp, void %.split12.i, void %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split12.i:0 %add_ln213 = add i16 %i, i16 2

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="16">
<![CDATA[
.split12.i:1 %i_cast31_i = zext i16 %i

]]></Node>
<StgValue><ssdm name="i_cast31_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="16">
<![CDATA[
.split12.i:2 %empty_51 = trunc i16 %i

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12.i:3 %specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12.i:4 %hash_table_0_addr = getelementptr i33 %hash_table_0, i64 0, i64 %i_cast31_i

]]></Node>
<StgValue><ssdm name="hash_table_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="33" op_1_bw="15">
<![CDATA[
.split12.i:5 %store_ln216 = store i33 0, i15 %hash_table_0_addr

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12.i:6 %hash_table_1_addr = getelementptr i33 %hash_table_1, i64 0, i64 %i_cast31_i

]]></Node>
<StgValue><ssdm name="hash_table_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="33" op_1_bw="15">
<![CDATA[
.split12.i:7 %store_ln217 = store i33 0, i15 %hash_table_1_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split12.i:8 %or_ln213 = or i15 %empty_51, i15 1

]]></Node>
<StgValue><ssdm name="or_ln213"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="15">
<![CDATA[
.split12.i:9 %zext_ln216 = zext i15 %or_ln213

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12.i:10 %hash_table_0_addr_1 = getelementptr i33 %hash_table_0, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="hash_table_0_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="33" op_1_bw="15">
<![CDATA[
.split12.i:11 %store_ln216 = store i33 0, i15 %hash_table_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12.i:12 %hash_table_1_addr_1 = getelementptr i33 %hash_table_1, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="hash_table_1_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="33" op_1_bw="15">
<![CDATA[
.split12.i:13 %store_ln217 = store i33 0, i15 %hash_table_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.split12.i:14 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0 %br_ln0 = br void %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.i:0 %i_1 = phi i10 %add_ln221, void %.split10.i, i10 0, void %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:1 %add_ln221 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:3 %icmp_ln221 = icmp_eq  i10 %i_1, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5 %br_ln221 = br i1 %icmp_ln221, void %.split10.i, void

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
.split10.i:0 %i_1_cast_i = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast_i"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10.i:1 %specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln221"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.i:2 %my_assoc_mem_upper_key_mem_addr = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 %i_1_cast_i

]]></Node>
<StgValue><ssdm name="my_assoc_mem_upper_key_mem_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
.split10.i:3 %store_ln223 = store i64 0, i9 %my_assoc_mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.i:4 %my_assoc_mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %i_1_cast_i

]]></Node>
<StgValue><ssdm name="my_assoc_mem_middle_key_mem_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
.split10.i:5 %store_ln224 = store i64 0, i9 %my_assoc_mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.i:6 %my_assoc_mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %i_1_cast_i

]]></Node>
<StgValue><ssdm name="my_assoc_mem_lower_key_mem_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
.split10.i:7 %store_ln225 = store i64 0, i9 %my_assoc_mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.split10.i:8 %br_ln0 = br void %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %tmp_25 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_r

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="8">
<![CDATA[
:1 %zext_ln231 = zext i8 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inputsize

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln236 = icmp_sgt  i32 %tmp_26, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln236 = br i1 %icmp_ln236, void %.exit, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph.i.preheader:0 %prefix_code_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="prefix_code_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph.i.preheader:1 %my_assoc_mem_fill_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_fill_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph.i.preheader:2 %output_pos = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_pos"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph.i.preheader:3 %value = alloca i32 1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i.preheader:4 %store_ln0 = store i32 256, i32 %value

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i.preheader:5 %store_ln0 = store i32 0, i32 %output_pos

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i.preheader:6 %store_ln0 = store i32 0, i32 %my_assoc_mem_fill_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph.i.preheader:7 %store_ln231 = store i16 %zext_ln231, i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.preheader:8 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %i_2 = phi i31 %i_3, void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i, i31 0, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph.i:2 %i_2_cast_i = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast_i"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:4 %icmp_ln236_1 = icmp_slt  i32 %i_2_cast_i, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="icmp_ln236_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph.i:5 %i_3 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="31">
<![CDATA[
.split8.i:3 %zext_ln237 = zext i31 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8.i:4 %icmp_ln237 = icmp_eq  i32 %zext_ln237, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.i:5 %br_ln237 = br i1 %icmp_ln237, void %.split.0.i, void

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split.0.i:1 %tmp_27 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_r

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8">
<![CDATA[
.split.0.i:4 %trunc_ln181 = trunc i8 %tmp_27

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="5" op_3_bw="1" op_4_bw="3" op_5_bw="1">
<![CDATA[
.split.0.i:8 %or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i1.i3.i1, i1 %trunc_ln181, i5 0, i1 %trunc_ln181, i3 0, i1 %trunc_ln181

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="11">
<![CDATA[
.split.0.i:9 %zext_ln25 = zext i11 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0.i:10 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="1">
<![CDATA[
.split.0.i:11 %zext_ln25_1 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0.i:12 %add_ln25 = add i12 %zext_ln25, i12 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="12">
<![CDATA[
.split.0.i:13 %zext_ln26 = zext i12 %add_ln25

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
.split.0.i:14 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %add_ln25, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0.i:15 %add_ln26 = add i22 %shl_ln, i22 %zext_ln26

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:16 %lshr_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln26, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0.i:20 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0.i:39 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0.i:59 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0.i:80 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0.i:101 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0.i:122 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="16">
<![CDATA[
.split.0.i:17 %zext_ln27 = zext i16 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0.i:18 %xor_ln27 = xor i22 %zext_ln27, i22 %add_ln26

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="23" op_0_bw="22">
<![CDATA[
.split.0.i:19 %zext_ln25_2 = zext i22 %xor_ln27

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="23" op_0_bw="1">
<![CDATA[
.split.0.i:21 %zext_ln25_3 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:22 %zext_ln25_21 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln25_21"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="22">
<![CDATA[
.split.0.i:23 %trunc_ln25 = trunc i22 %xor_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i:24 %add_ln25_1 = add i23 %zext_ln25_2, i23 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="23">
<![CDATA[
.split.0.i:25 %zext_ln26_1 = zext i23 %add_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="23">
<![CDATA[
.split.0.i:26 %trunc_ln26 = trunc i23 %add_ln25_1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.split.0.i:27 %shl_ln26_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln26, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln26_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="23">
<![CDATA[
.split.0.i:28 %zext_ln26_2 = zext i23 %add_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="23">
<![CDATA[
.split.0.i:29 %trunc_ln26_12 = trunc i23 %add_ln25_1

]]></Node>
<StgValue><ssdm name="trunc_ln26_12"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:30 %trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_12, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:31 %add_ln26_1 = add i32 %shl_ln26_1, i32 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:32 %lshr_ln27_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:33 %zext_ln27_1 = zext i26 %lshr_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:34 %add_ln27 = add i15 %trunc_ln25, i15 %zext_ln25_21

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="23">
<![CDATA[
.split.0.i:35 %trunc_ln27 = trunc i23 %add_ln25_1

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:36 %trunc_ln27_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:37 %add_ln27_1 = add i26 %trunc_ln1, i26 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:38 %xor_ln27_1 = xor i32 %zext_ln27_1, i32 %add_ln26_1

]]></Node>
<StgValue><ssdm name="xor_ln27_1"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:40 %zext_ln25_4 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:41 %add_ln25_19 = add i15 %trunc_ln27_2, i15 %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln25_19"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:42 %trunc_ln25_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_1, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_1"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:43 %xor_ln25 = xor i26 %lshr_ln27_1, i26 %add_ln27_1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:44 %zext_ln25_22 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln25_22"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:45 %add_ln25_2 = add i32 %xor_ln27_1, i32 %zext_ln25_4

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:47 %xor_ln26 = xor i15 %trunc_ln25_1, i15 %add_ln25_19

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:48 %zext_ln26_3 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:49 %trunc_ln26_14 = trunc i32 %add_ln25_2

]]></Node>
<StgValue><ssdm name="trunc_ln26_14"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:50 %trunc_ln26_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_14, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:54 %trunc_ln27_3 = trunc i32 %add_ln25_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_3"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:55 %trunc_ln27_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_3, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:56 %add_ln27_2 = add i26 %xor_ln25, i26 %zext_ln25_22

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:57 %add_ln27_3 = add i26 %add_ln27_2, i26 %trunc_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:61 %add_ln25_20 = add i15 %xor_ln26, i15 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln25_20"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:62 %add_ln25_21 = add i15 %add_ln25_20, i15 %trunc_ln27_4

]]></Node>
<StgValue><ssdm name="add_ln25_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:46 %shl_ln26 = shl i32 %add_ln25_2, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:51 %add_ln26_2 = add i32 %shl_ln26, i32 %add_ln25_2

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:52 %lshr_ln27_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_2, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_2"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:53 %zext_ln27_2 = zext i26 %lshr_ln27_2

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:58 %xor_ln27_2 = xor i32 %zext_ln27_2, i32 %add_ln26_2

]]></Node>
<StgValue><ssdm name="xor_ln27_2"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:60 %zext_ln25_5 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:63 %trunc_ln25_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_2, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:64 %xor_ln25_1 = xor i26 %lshr_ln27_2, i26 %add_ln27_3

]]></Node>
<StgValue><ssdm name="xor_ln25_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:65 %zext_ln25_23 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln25_23"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:66 %add_ln25_3 = add i32 %xor_ln27_2, i32 %zext_ln25_5

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:67 %shl_ln26_2 = shl i32 %add_ln25_3, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_2"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:68 %xor_ln26_1 = xor i15 %trunc_ln25_2, i15 %add_ln25_21

]]></Node>
<StgValue><ssdm name="xor_ln26_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:69 %zext_ln26_4 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:70 %trunc_ln26_16 = trunc i32 %add_ln25_3

]]></Node>
<StgValue><ssdm name="trunc_ln26_16"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:71 %trunc_ln26_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_16, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:72 %add_ln26_3 = add i32 %shl_ln26_2, i32 %add_ln25_3

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:73 %lshr_ln27_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_3, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_3"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:74 %zext_ln27_3 = zext i26 %lshr_ln27_3

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:75 %trunc_ln27_5 = trunc i32 %add_ln25_3

]]></Node>
<StgValue><ssdm name="trunc_ln27_5"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:76 %trunc_ln27_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_5, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_6"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:77 %add_ln27_4 = add i26 %xor_ln25_1, i26 %zext_ln25_23

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:78 %add_ln27_5 = add i26 %add_ln27_4, i26 %trunc_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:79 %xor_ln27_3 = xor i32 %zext_ln27_3, i32 %add_ln26_3

]]></Node>
<StgValue><ssdm name="xor_ln27_3"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:81 %zext_ln25_6 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln25_6"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:82 %add_ln25_22 = add i15 %xor_ln26_1, i15 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln25_22"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:83 %add_ln25_23 = add i15 %add_ln25_22, i15 %trunc_ln27_6

]]></Node>
<StgValue><ssdm name="add_ln25_23"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:84 %trunc_ln25_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_3, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_3"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:85 %xor_ln25_2 = xor i26 %lshr_ln27_3, i26 %add_ln27_5

]]></Node>
<StgValue><ssdm name="xor_ln25_2"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:87 %add_ln25_4 = add i32 %xor_ln27_3, i32 %zext_ln25_6

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:89 %xor_ln26_2 = xor i15 %trunc_ln25_3, i15 %add_ln25_23

]]></Node>
<StgValue><ssdm name="xor_ln26_2"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:91 %trunc_ln26_18 = trunc i32 %add_ln25_4

]]></Node>
<StgValue><ssdm name="trunc_ln26_18"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:96 %trunc_ln27_7 = trunc i32 %add_ln25_4

]]></Node>
<StgValue><ssdm name="trunc_ln27_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:86 %zext_ln25_24 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln25_24"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:88 %shl_ln26_3 = shl i32 %add_ln25_4, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_3"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:90 %zext_ln26_5 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:92 %trunc_ln26_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_18, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:93 %add_ln26_4 = add i32 %shl_ln26_3, i32 %add_ln25_4

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:94 %lshr_ln27_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_4, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_4"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:95 %zext_ln27_4 = zext i26 %lshr_ln27_4

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:97 %trunc_ln27_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_7, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_8"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:98 %add_ln27_6 = add i26 %xor_ln25_2, i26 %zext_ln25_24

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:99 %add_ln27_7 = add i26 %add_ln27_6, i26 %trunc_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:100 %xor_ln27_4 = xor i32 %zext_ln27_4, i32 %add_ln26_4

]]></Node>
<StgValue><ssdm name="xor_ln27_4"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:102 %zext_ln25_7 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln25_7"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:103 %add_ln25_24 = add i15 %xor_ln26_2, i15 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln25_24"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:104 %add_ln25_25 = add i15 %add_ln25_24, i15 %trunc_ln27_8

]]></Node>
<StgValue><ssdm name="add_ln25_25"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:105 %trunc_ln25_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_4, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_4"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:106 %xor_ln25_3 = xor i26 %lshr_ln27_4, i26 %add_ln27_7

]]></Node>
<StgValue><ssdm name="xor_ln25_3"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:107 %zext_ln25_25 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln25_25"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:108 %add_ln25_5 = add i32 %xor_ln27_4, i32 %zext_ln25_7

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:109 %shl_ln26_4 = shl i32 %add_ln25_5, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_4"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:110 %xor_ln26_3 = xor i15 %trunc_ln25_4, i15 %add_ln25_25

]]></Node>
<StgValue><ssdm name="xor_ln26_3"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:111 %zext_ln26_6 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:112 %trunc_ln26_20 = trunc i32 %add_ln25_5

]]></Node>
<StgValue><ssdm name="trunc_ln26_20"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:113 %trunc_ln26_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_20, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_4"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:114 %add_ln26_5 = add i32 %shl_ln26_4, i32 %add_ln25_5

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:115 %lshr_ln27_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_5, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_5"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:116 %zext_ln27_5 = zext i26 %lshr_ln27_5

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:117 %trunc_ln27_9 = trunc i32 %add_ln25_5

]]></Node>
<StgValue><ssdm name="trunc_ln27_9"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:118 %trunc_ln27_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_9, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_s"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:119 %add_ln27_8 = add i26 %xor_ln25_3, i26 %zext_ln25_25

]]></Node>
<StgValue><ssdm name="add_ln27_8"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:120 %add_ln27_9 = add i26 %add_ln27_8, i26 %trunc_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln27_9"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:121 %xor_ln27_5 = xor i32 %zext_ln27_5, i32 %add_ln26_5

]]></Node>
<StgValue><ssdm name="xor_ln27_5"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:123 %zext_ln25_8 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln25_8"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:124 %add_ln25_26 = add i15 %xor_ln26_3, i15 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln25_26"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:125 %add_ln25_27 = add i15 %add_ln25_26, i15 %trunc_ln27_s

]]></Node>
<StgValue><ssdm name="add_ln25_27"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:126 %trunc_ln25_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_5, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_5"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:127 %xor_ln25_4 = xor i26 %lshr_ln27_5, i26 %add_ln27_9

]]></Node>
<StgValue><ssdm name="xor_ln25_4"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:129 %add_ln25_6 = add i32 %xor_ln27_5, i32 %zext_ln25_8

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:131 %xor_ln26_4 = xor i15 %trunc_ln25_5, i15 %add_ln25_27

]]></Node>
<StgValue><ssdm name="xor_ln26_4"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:133 %trunc_ln26_22 = trunc i32 %add_ln25_6

]]></Node>
<StgValue><ssdm name="trunc_ln26_22"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:138 %trunc_ln27_10 = trunc i32 %add_ln25_6

]]></Node>
<StgValue><ssdm name="trunc_ln27_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split.0.i:0 %prefix_code_1_load_1 = load i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="prefix_code_1_load_1"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="16">
<![CDATA[
.split.0.i:3 %trunc_ln244 = trunc i16 %prefix_code_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln244"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16">
<![CDATA[
.split.0.i:5 %trunc_ln244_1 = trunc i16 %prefix_code_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln244_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:128 %zext_ln25_26 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln25_26"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:130 %shl_ln26_5 = shl i32 %add_ln25_6, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_5"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:132 %zext_ln26_7 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:134 %trunc_ln26_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_22, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_5"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:135 %add_ln26_6 = add i32 %shl_ln26_5, i32 %add_ln25_6

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:136 %lshr_ln27_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_6, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_6"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:137 %zext_ln27_6 = zext i26 %lshr_ln27_6

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:139 %trunc_ln27_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_10, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_11"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:140 %add_ln27_10 = add i26 %xor_ln25_4, i26 %zext_ln25_26

]]></Node>
<StgValue><ssdm name="add_ln27_10"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:141 %add_ln27_11 = add i26 %add_ln27_10, i26 %trunc_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln27_11"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:142 %xor_ln27_6 = xor i32 %zext_ln27_6, i32 %add_ln26_6

]]></Node>
<StgValue><ssdm name="xor_ln27_6"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:143 %zext_ln25_9 = zext i1 %trunc_ln244_1

]]></Node>
<StgValue><ssdm name="zext_ln25_9"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:144 %add_ln25_28 = add i15 %xor_ln26_4, i15 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln25_28"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:145 %add_ln25_29 = add i15 %add_ln25_28, i15 %trunc_ln27_11

]]></Node>
<StgValue><ssdm name="add_ln25_29"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:146 %trunc_ln25_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_6, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_6"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:147 %xor_ln25_5 = xor i26 %lshr_ln27_6, i26 %add_ln27_11

]]></Node>
<StgValue><ssdm name="xor_ln25_5"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:148 %zext_ln25_27 = zext i1 %trunc_ln244_1

]]></Node>
<StgValue><ssdm name="zext_ln25_27"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:149 %add_ln25_7 = add i32 %xor_ln27_6, i32 %zext_ln25_9

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:150 %shl_ln26_6 = shl i32 %add_ln25_7, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_6"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:151 %xor_ln26_5 = xor i15 %trunc_ln25_6, i15 %add_ln25_29

]]></Node>
<StgValue><ssdm name="xor_ln26_5"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:152 %zext_ln26_8 = zext i1 %trunc_ln244_1

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:153 %trunc_ln26_23 = trunc i32 %add_ln25_7

]]></Node>
<StgValue><ssdm name="trunc_ln26_23"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:154 %trunc_ln26_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_23, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_6"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:155 %add_ln26_7 = add i32 %shl_ln26_6, i32 %add_ln25_7

]]></Node>
<StgValue><ssdm name="add_ln26_7"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:156 %lshr_ln27_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_7, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_7"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:157 %zext_ln27_7 = zext i26 %lshr_ln27_7

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:158 %trunc_ln27_12 = trunc i32 %add_ln25_7

]]></Node>
<StgValue><ssdm name="trunc_ln27_12"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:159 %trunc_ln27_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_12, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_13"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:160 %add_ln27_12 = add i26 %xor_ln25_5, i26 %zext_ln25_27

]]></Node>
<StgValue><ssdm name="add_ln27_12"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:161 %add_ln27_13 = add i26 %add_ln27_12, i26 %trunc_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln27_13"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:162 %xor_ln27_7 = xor i32 %zext_ln27_7, i32 %add_ln26_7

]]></Node>
<StgValue><ssdm name="xor_ln27_7"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:163 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:164 %zext_ln25_10 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln25_10"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:165 %add_ln25_30 = add i15 %xor_ln26_5, i15 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="add_ln25_30"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:166 %add_ln25_31 = add i15 %add_ln25_30, i15 %trunc_ln27_13

]]></Node>
<StgValue><ssdm name="add_ln25_31"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:167 %trunc_ln25_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_7, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_7"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:168 %xor_ln25_6 = xor i26 %lshr_ln27_7, i26 %add_ln27_13

]]></Node>
<StgValue><ssdm name="xor_ln25_6"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:170 %add_ln25_8 = add i32 %xor_ln27_7, i32 %zext_ln25_10

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:172 %xor_ln26_6 = xor i15 %trunc_ln25_7, i15 %add_ln25_31

]]></Node>
<StgValue><ssdm name="xor_ln26_6"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:174 %trunc_ln26_24 = trunc i32 %add_ln25_8

]]></Node>
<StgValue><ssdm name="trunc_ln26_24"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:179 %trunc_ln27_14 = trunc i32 %add_ln25_8

]]></Node>
<StgValue><ssdm name="trunc_ln27_14"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:184 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:205 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:226 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:247 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:268 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:289 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:310 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:331 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:352 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split.0.i:373 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:169 %zext_ln25_28 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln25_28"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:171 %shl_ln26_7 = shl i32 %add_ln25_8, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_7"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:173 %zext_ln26_9 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:175 %trunc_ln26_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_24, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_7"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:176 %add_ln26_8 = add i32 %shl_ln26_7, i32 %add_ln25_8

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:177 %lshr_ln27_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_8, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_8"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:178 %zext_ln27_8 = zext i26 %lshr_ln27_8

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:180 %trunc_ln27_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_14, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_15"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:181 %add_ln27_14 = add i26 %xor_ln25_6, i26 %zext_ln25_28

]]></Node>
<StgValue><ssdm name="add_ln27_14"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:182 %add_ln27_15 = add i26 %add_ln27_14, i26 %trunc_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln27_15"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:183 %xor_ln27_8 = xor i32 %zext_ln27_8, i32 %add_ln26_8

]]></Node>
<StgValue><ssdm name="xor_ln27_8"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:185 %zext_ln25_11 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln25_11"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:186 %add_ln25_32 = add i15 %xor_ln26_6, i15 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln25_32"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:187 %add_ln25_33 = add i15 %add_ln25_32, i15 %trunc_ln27_15

]]></Node>
<StgValue><ssdm name="add_ln25_33"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:188 %trunc_ln25_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_8, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_8"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:189 %xor_ln25_7 = xor i26 %lshr_ln27_8, i26 %add_ln27_15

]]></Node>
<StgValue><ssdm name="xor_ln25_7"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:190 %zext_ln25_29 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln25_29"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:191 %add_ln25_9 = add i32 %xor_ln27_8, i32 %zext_ln25_11

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:192 %shl_ln26_8 = shl i32 %add_ln25_9, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_8"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:193 %xor_ln26_7 = xor i15 %trunc_ln25_8, i15 %add_ln25_33

]]></Node>
<StgValue><ssdm name="xor_ln26_7"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:194 %zext_ln26_10 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:195 %trunc_ln26_25 = trunc i32 %add_ln25_9

]]></Node>
<StgValue><ssdm name="trunc_ln26_25"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:196 %trunc_ln26_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_25, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_8"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:197 %add_ln26_9 = add i32 %shl_ln26_8, i32 %add_ln25_9

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:198 %lshr_ln27_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_9, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_9"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:199 %zext_ln27_9 = zext i26 %lshr_ln27_9

]]></Node>
<StgValue><ssdm name="zext_ln27_9"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:200 %trunc_ln27_16 = trunc i32 %add_ln25_9

]]></Node>
<StgValue><ssdm name="trunc_ln27_16"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:201 %trunc_ln27_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_16, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_17"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:202 %add_ln27_16 = add i26 %xor_ln25_7, i26 %zext_ln25_29

]]></Node>
<StgValue><ssdm name="add_ln27_16"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:203 %add_ln27_17 = add i26 %add_ln27_16, i26 %trunc_ln26_8

]]></Node>
<StgValue><ssdm name="add_ln27_17"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:204 %xor_ln27_9 = xor i32 %zext_ln27_9, i32 %add_ln26_9

]]></Node>
<StgValue><ssdm name="xor_ln27_9"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:206 %zext_ln25_12 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln25_12"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:207 %add_ln25_34 = add i15 %xor_ln26_7, i15 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="add_ln25_34"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:208 %add_ln25_35 = add i15 %add_ln25_34, i15 %trunc_ln27_17

]]></Node>
<StgValue><ssdm name="add_ln25_35"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:209 %trunc_ln25_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_9, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_9"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:210 %xor_ln25_8 = xor i26 %lshr_ln27_9, i26 %add_ln27_17

]]></Node>
<StgValue><ssdm name="xor_ln25_8"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:212 %add_ln25_10 = add i32 %xor_ln27_9, i32 %zext_ln25_12

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:214 %xor_ln26_8 = xor i15 %trunc_ln25_9, i15 %add_ln25_35

]]></Node>
<StgValue><ssdm name="xor_ln26_8"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:216 %trunc_ln26_26 = trunc i32 %add_ln25_10

]]></Node>
<StgValue><ssdm name="trunc_ln26_26"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:221 %trunc_ln27_18 = trunc i32 %add_ln25_10

]]></Node>
<StgValue><ssdm name="trunc_ln27_18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:211 %zext_ln25_30 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln25_30"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:213 %shl_ln26_9 = shl i32 %add_ln25_10, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_9"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:215 %zext_ln26_11 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:217 %trunc_ln26_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_26, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_9"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:218 %add_ln26_10 = add i32 %shl_ln26_9, i32 %add_ln25_10

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:219 %lshr_ln27_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_10, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_s"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:220 %zext_ln27_10 = zext i26 %lshr_ln27_s

]]></Node>
<StgValue><ssdm name="zext_ln27_10"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:222 %trunc_ln27_19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_18, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_19"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:223 %add_ln27_18 = add i26 %xor_ln25_8, i26 %zext_ln25_30

]]></Node>
<StgValue><ssdm name="add_ln27_18"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:224 %add_ln27_19 = add i26 %add_ln27_18, i26 %trunc_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln27_19"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:225 %xor_ln27_10 = xor i32 %zext_ln27_10, i32 %add_ln26_10

]]></Node>
<StgValue><ssdm name="xor_ln27_10"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:227 %zext_ln25_13 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln25_13"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:228 %add_ln25_36 = add i15 %xor_ln26_8, i15 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="add_ln25_36"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:229 %add_ln25_37 = add i15 %add_ln25_36, i15 %trunc_ln27_19

]]></Node>
<StgValue><ssdm name="add_ln25_37"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:230 %trunc_ln25_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_10, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_s"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:231 %xor_ln25_9 = xor i26 %lshr_ln27_s, i26 %add_ln27_19

]]></Node>
<StgValue><ssdm name="xor_ln25_9"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:232 %zext_ln25_31 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln25_31"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:233 %add_ln25_11 = add i32 %xor_ln27_10, i32 %zext_ln25_13

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:234 %shl_ln26_10 = shl i32 %add_ln25_11, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_10"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:235 %xor_ln26_9 = xor i15 %trunc_ln25_s, i15 %add_ln25_37

]]></Node>
<StgValue><ssdm name="xor_ln26_9"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:236 %zext_ln26_12 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:237 %trunc_ln26_27 = trunc i32 %add_ln25_11

]]></Node>
<StgValue><ssdm name="trunc_ln26_27"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:238 %trunc_ln26_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_27, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_s"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:239 %add_ln26_11 = add i32 %shl_ln26_10, i32 %add_ln25_11

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:240 %lshr_ln27_10 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_11, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_10"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:241 %zext_ln27_11 = zext i26 %lshr_ln27_10

]]></Node>
<StgValue><ssdm name="zext_ln27_11"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:242 %trunc_ln27_20 = trunc i32 %add_ln25_11

]]></Node>
<StgValue><ssdm name="trunc_ln27_20"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:243 %trunc_ln27_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_20, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_21"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:244 %add_ln27_20 = add i26 %xor_ln25_9, i26 %zext_ln25_31

]]></Node>
<StgValue><ssdm name="add_ln27_20"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:245 %add_ln27_21 = add i26 %add_ln27_20, i26 %trunc_ln26_s

]]></Node>
<StgValue><ssdm name="add_ln27_21"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:246 %xor_ln27_11 = xor i32 %zext_ln27_11, i32 %add_ln26_11

]]></Node>
<StgValue><ssdm name="xor_ln27_11"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:248 %zext_ln25_14 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln25_14"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:249 %add_ln25_38 = add i15 %xor_ln26_9, i15 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="add_ln25_38"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:250 %add_ln25_39 = add i15 %add_ln25_38, i15 %trunc_ln27_21

]]></Node>
<StgValue><ssdm name="add_ln25_39"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:251 %trunc_ln25_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_11, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_10"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:252 %xor_ln25_10 = xor i26 %lshr_ln27_10, i26 %add_ln27_21

]]></Node>
<StgValue><ssdm name="xor_ln25_10"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:254 %add_ln25_12 = add i32 %xor_ln27_11, i32 %zext_ln25_14

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:256 %xor_ln26_10 = xor i15 %trunc_ln25_10, i15 %add_ln25_39

]]></Node>
<StgValue><ssdm name="xor_ln26_10"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:258 %trunc_ln26_28 = trunc i32 %add_ln25_12

]]></Node>
<StgValue><ssdm name="trunc_ln26_28"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:263 %trunc_ln27_22 = trunc i32 %add_ln25_12

]]></Node>
<StgValue><ssdm name="trunc_ln27_22"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:253 %zext_ln25_32 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln25_32"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:255 %shl_ln26_11 = shl i32 %add_ln25_12, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_11"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:257 %zext_ln26_13 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:259 %trunc_ln26_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_28, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_10"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:260 %add_ln26_12 = add i32 %shl_ln26_11, i32 %add_ln25_12

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:261 %lshr_ln27_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_12, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_11"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:262 %zext_ln27_12 = zext i26 %lshr_ln27_11

]]></Node>
<StgValue><ssdm name="zext_ln27_12"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:264 %trunc_ln27_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_22, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_23"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:265 %add_ln27_22 = add i26 %xor_ln25_10, i26 %zext_ln25_32

]]></Node>
<StgValue><ssdm name="add_ln27_22"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:266 %add_ln27_23 = add i26 %add_ln27_22, i26 %trunc_ln26_10

]]></Node>
<StgValue><ssdm name="add_ln27_23"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:267 %xor_ln27_12 = xor i32 %zext_ln27_12, i32 %add_ln26_12

]]></Node>
<StgValue><ssdm name="xor_ln27_12"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:269 %zext_ln25_39 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln25_39"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:270 %zext_ln25_15 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln25_15"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:271 %add_ln25_40 = add i15 %xor_ln26_10, i15 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="add_ln25_40"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:272 %add_ln25_41 = add i15 %add_ln25_40, i15 %trunc_ln27_23

]]></Node>
<StgValue><ssdm name="add_ln25_41"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:273 %trunc_ln25_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_12, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_11"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:274 %xor_ln25_11 = xor i26 %lshr_ln27_11, i26 %add_ln27_23

]]></Node>
<StgValue><ssdm name="xor_ln25_11"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:275 %zext_ln25_33 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln25_33"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:276 %add_ln25_13 = add i32 %xor_ln27_12, i32 %zext_ln25_15

]]></Node>
<StgValue><ssdm name="add_ln25_13"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:277 %shl_ln26_12 = shl i32 %add_ln25_13, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_12"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:278 %xor_ln26_11 = xor i15 %trunc_ln25_11, i15 %add_ln25_41

]]></Node>
<StgValue><ssdm name="xor_ln26_11"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:279 %trunc_ln26_29 = trunc i32 %add_ln25_13

]]></Node>
<StgValue><ssdm name="trunc_ln26_29"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:280 %trunc_ln26_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_29, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_11"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:281 %add_ln26_13 = add i32 %shl_ln26_12, i32 %add_ln25_13

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:282 %lshr_ln27_12 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_13, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_12"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:283 %zext_ln27_13 = zext i26 %lshr_ln27_12

]]></Node>
<StgValue><ssdm name="zext_ln27_13"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:284 %trunc_ln27_24 = trunc i32 %add_ln25_13

]]></Node>
<StgValue><ssdm name="trunc_ln27_24"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:285 %trunc_ln27_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_24, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_25"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:286 %add_ln27_24 = add i26 %xor_ln25_11, i26 %zext_ln25_33

]]></Node>
<StgValue><ssdm name="add_ln27_24"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:287 %add_ln27_25 = add i26 %add_ln27_24, i26 %trunc_ln26_11

]]></Node>
<StgValue><ssdm name="add_ln27_25"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:288 %xor_ln27_13 = xor i32 %zext_ln27_13, i32 %add_ln26_13

]]></Node>
<StgValue><ssdm name="xor_ln27_13"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:290 %zext_ln25_16 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln25_16"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:291 %add_ln25_42 = add i15 %xor_ln26_11, i15 %zext_ln25_39

]]></Node>
<StgValue><ssdm name="add_ln25_42"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:292 %add_ln25_43 = add i15 %add_ln25_42, i15 %trunc_ln27_25

]]></Node>
<StgValue><ssdm name="add_ln25_43"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:293 %trunc_ln25_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_13, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_12"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:294 %xor_ln25_12 = xor i26 %lshr_ln27_12, i26 %add_ln27_25

]]></Node>
<StgValue><ssdm name="xor_ln25_12"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:296 %add_ln25_14 = add i32 %xor_ln27_13, i32 %zext_ln25_16

]]></Node>
<StgValue><ssdm name="add_ln25_14"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:298 %xor_ln26_12 = xor i15 %trunc_ln25_12, i15 %add_ln25_43

]]></Node>
<StgValue><ssdm name="xor_ln26_12"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:300 %trunc_ln26_30 = trunc i32 %add_ln25_14

]]></Node>
<StgValue><ssdm name="trunc_ln26_30"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:305 %trunc_ln27_26 = trunc i32 %add_ln25_14

]]></Node>
<StgValue><ssdm name="trunc_ln27_26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:295 %zext_ln25_34 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln25_34"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:297 %shl_ln26_13 = shl i32 %add_ln25_14, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_13"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:299 %zext_ln26_14 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:301 %trunc_ln26_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_30, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_13"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:302 %add_ln26_14 = add i32 %shl_ln26_13, i32 %add_ln25_14

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:303 %lshr_ln27_13 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_14, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_13"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:304 %zext_ln27_14 = zext i26 %lshr_ln27_13

]]></Node>
<StgValue><ssdm name="zext_ln27_14"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:306 %trunc_ln27_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_26, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_27"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:307 %add_ln27_26 = add i26 %xor_ln25_12, i26 %zext_ln25_34

]]></Node>
<StgValue><ssdm name="add_ln27_26"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:308 %add_ln27_27 = add i26 %add_ln27_26, i26 %trunc_ln26_13

]]></Node>
<StgValue><ssdm name="add_ln27_27"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:309 %xor_ln27_14 = xor i32 %zext_ln27_14, i32 %add_ln26_14

]]></Node>
<StgValue><ssdm name="xor_ln27_14"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:311 %zext_ln25_17 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln25_17"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:312 %add_ln25_44 = add i15 %xor_ln26_12, i15 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="add_ln25_44"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:313 %add_ln25_45 = add i15 %add_ln25_44, i15 %trunc_ln27_27

]]></Node>
<StgValue><ssdm name="add_ln25_45"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:314 %trunc_ln25_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_14, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_13"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:315 %xor_ln25_13 = xor i26 %lshr_ln27_13, i26 %add_ln27_27

]]></Node>
<StgValue><ssdm name="xor_ln25_13"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:316 %zext_ln25_35 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln25_35"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:317 %add_ln25_15 = add i32 %xor_ln27_14, i32 %zext_ln25_17

]]></Node>
<StgValue><ssdm name="add_ln25_15"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:318 %shl_ln26_14 = shl i32 %add_ln25_15, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_14"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:319 %xor_ln26_13 = xor i15 %trunc_ln25_13, i15 %add_ln25_45

]]></Node>
<StgValue><ssdm name="xor_ln26_13"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:320 %zext_ln26_15 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:321 %trunc_ln26_31 = trunc i32 %add_ln25_15

]]></Node>
<StgValue><ssdm name="trunc_ln26_31"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:322 %trunc_ln26_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_31, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_15"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:323 %add_ln26_15 = add i32 %shl_ln26_14, i32 %add_ln25_15

]]></Node>
<StgValue><ssdm name="add_ln26_15"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:324 %lshr_ln27_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_15, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_14"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:325 %zext_ln27_15 = zext i26 %lshr_ln27_14

]]></Node>
<StgValue><ssdm name="zext_ln27_15"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:326 %trunc_ln27_28 = trunc i32 %add_ln25_15

]]></Node>
<StgValue><ssdm name="trunc_ln27_28"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:327 %trunc_ln27_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_28, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_29"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:328 %add_ln27_28 = add i26 %xor_ln25_13, i26 %zext_ln25_35

]]></Node>
<StgValue><ssdm name="add_ln27_28"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:329 %add_ln27_29 = add i26 %add_ln27_28, i26 %trunc_ln26_15

]]></Node>
<StgValue><ssdm name="add_ln27_29"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:330 %xor_ln27_15 = xor i32 %zext_ln27_15, i32 %add_ln26_15

]]></Node>
<StgValue><ssdm name="xor_ln27_15"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:332 %zext_ln25_18 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln25_18"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:333 %add_ln25_46 = add i15 %xor_ln26_13, i15 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="add_ln25_46"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:334 %add_ln25_47 = add i15 %add_ln25_46, i15 %trunc_ln27_29

]]></Node>
<StgValue><ssdm name="add_ln25_47"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:335 %trunc_ln25_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_15, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_14"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:336 %xor_ln25_14 = xor i26 %lshr_ln27_14, i26 %add_ln27_29

]]></Node>
<StgValue><ssdm name="xor_ln25_14"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:338 %add_ln25_16 = add i32 %xor_ln27_15, i32 %zext_ln25_18

]]></Node>
<StgValue><ssdm name="add_ln25_16"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:340 %xor_ln26_14 = xor i15 %trunc_ln25_14, i15 %add_ln25_47

]]></Node>
<StgValue><ssdm name="xor_ln26_14"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:342 %trunc_ln26_32 = trunc i32 %add_ln25_16

]]></Node>
<StgValue><ssdm name="trunc_ln26_32"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:347 %trunc_ln27_30 = trunc i32 %add_ln25_16

]]></Node>
<StgValue><ssdm name="trunc_ln27_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:337 %zext_ln25_36 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln25_36"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:339 %shl_ln26_15 = shl i32 %add_ln25_16, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_15"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:341 %zext_ln26_16 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:343 %trunc_ln26_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_32, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_17"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:344 %add_ln26_16 = add i32 %shl_ln26_15, i32 %add_ln25_16

]]></Node>
<StgValue><ssdm name="add_ln26_16"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:345 %lshr_ln27_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_16, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_15"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:346 %zext_ln27_16 = zext i26 %lshr_ln27_15

]]></Node>
<StgValue><ssdm name="zext_ln27_16"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:348 %trunc_ln27_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_30, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_31"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:349 %add_ln27_30 = add i26 %xor_ln25_14, i26 %zext_ln25_36

]]></Node>
<StgValue><ssdm name="add_ln27_30"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:350 %add_ln27_31 = add i26 %add_ln27_30, i26 %trunc_ln26_17

]]></Node>
<StgValue><ssdm name="add_ln27_31"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:351 %xor_ln27_16 = xor i32 %zext_ln27_16, i32 %add_ln26_16

]]></Node>
<StgValue><ssdm name="xor_ln27_16"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:353 %zext_ln25_19 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln25_19"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:354 %add_ln25_48 = add i15 %xor_ln26_14, i15 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="add_ln25_48"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:355 %add_ln25_49 = add i15 %add_ln25_48, i15 %trunc_ln27_31

]]></Node>
<StgValue><ssdm name="add_ln25_49"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:356 %trunc_ln25_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_16, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_15"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:357 %xor_ln25_15 = xor i26 %lshr_ln27_15, i26 %add_ln27_31

]]></Node>
<StgValue><ssdm name="xor_ln25_15"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:358 %zext_ln25_37 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln25_37"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:359 %add_ln25_17 = add i32 %xor_ln27_16, i32 %zext_ln25_19

]]></Node>
<StgValue><ssdm name="add_ln25_17"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:360 %shl_ln26_16 = shl i32 %add_ln25_17, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_16"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:361 %xor_ln26_15 = xor i15 %trunc_ln25_15, i15 %add_ln25_49

]]></Node>
<StgValue><ssdm name="xor_ln26_15"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:362 %zext_ln26_17 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:363 %trunc_ln26_33 = trunc i32 %add_ln25_17

]]></Node>
<StgValue><ssdm name="trunc_ln26_33"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:364 %trunc_ln26_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_33, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_19"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:365 %add_ln26_17 = add i32 %shl_ln26_16, i32 %add_ln25_17

]]></Node>
<StgValue><ssdm name="add_ln26_17"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:366 %lshr_ln27_16 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_17, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27_16"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="26">
<![CDATA[
.split.0.i:367 %zext_ln27_17 = zext i26 %lshr_ln27_16

]]></Node>
<StgValue><ssdm name="zext_ln27_17"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:368 %trunc_ln27_32 = trunc i32 %add_ln25_17

]]></Node>
<StgValue><ssdm name="trunc_ln27_32"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:369 %trunc_ln27_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_32, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_33"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:370 %add_ln27_32 = add i26 %xor_ln25_15, i26 %zext_ln25_37

]]></Node>
<StgValue><ssdm name="add_ln27_32"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:371 %add_ln27_33 = add i26 %add_ln27_32, i26 %trunc_ln26_19

]]></Node>
<StgValue><ssdm name="add_ln27_33"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:372 %xor_ln27_17 = xor i32 %zext_ln27_17, i32 %add_ln26_17

]]></Node>
<StgValue><ssdm name="xor_ln27_17"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1">
<![CDATA[
.split.0.i:374 %zext_ln25_20 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln25_20"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:375 %add_ln25_50 = add i15 %xor_ln26_15, i15 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="add_ln25_50"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:376 %add_ln25_51 = add i15 %add_ln25_50, i15 %trunc_ln27_33

]]></Node>
<StgValue><ssdm name="add_ln25_51"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:377 %trunc_ln25_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_17, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_16"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:378 %xor_ln25_16 = xor i26 %lshr_ln27_16, i26 %add_ln27_33

]]></Node>
<StgValue><ssdm name="xor_ln25_16"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:380 %add_ln25_18 = add i32 %xor_ln27_17, i32 %zext_ln25_20

]]></Node>
<StgValue><ssdm name="add_ln25_18"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:382 %xor_ln26_16 = xor i15 %trunc_ln25_16, i15 %add_ln25_51

]]></Node>
<StgValue><ssdm name="xor_ln26_16"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="32">
<![CDATA[
.split.0.i:384 %trunc_ln26_34 = trunc i32 %add_ln25_18

]]></Node>
<StgValue><ssdm name="trunc_ln26_34"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="32">
<![CDATA[
.split.0.i:387 %trunc_ln27_34 = trunc i32 %add_ln25_18

]]></Node>
<StgValue><ssdm name="trunc_ln27_34"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="26" op_0_bw="1">
<![CDATA[
.split.0.i:379 %zext_ln25_38 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln25_38"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:381 %shl_ln26_17 = shl i32 %add_ln25_18, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln26_17"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="15" op_0_bw="1">
<![CDATA[
.split.0.i:383 %zext_ln26_18 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0.i:385 %trunc_ln26_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_34, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln26_21"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0.i:386 %add_ln26_18 = add i32 %shl_ln26_17, i32 %add_ln25_18

]]></Node>
<StgValue><ssdm name="add_ln26_18"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0.i:388 %trunc_ln27_35 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_34, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln27_35"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:389 %add_ln27_34 = add i26 %xor_ln25_16, i26 %zext_ln25_38

]]></Node>
<StgValue><ssdm name="add_ln27_34"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:390 %add_ln27_35 = add i26 %add_ln27_34, i26 %trunc_ln26_21

]]></Node>
<StgValue><ssdm name="add_ln27_35"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:391 %trunc_ln27_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_18, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:392 %add_ln27_36 = add i15 %xor_ln26_16, i15 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="add_ln27_36"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:393 %add_ln27_37 = add i15 %add_ln27_36, i15 %trunc_ln27_35

]]></Node>
<StgValue><ssdm name="add_ln27_37"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:394 %trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_18, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:395 %xor_ln27_18 = xor i26 %trunc_ln27_1, i26 %add_ln27_35

]]></Node>
<StgValue><ssdm name="xor_ln27_18"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:396 %shl_ln29 = shl i26 %xor_ln27_18, i26 3

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:397 %xor_ln29 = xor i15 %trunc_ln2, i15 %add_ln27_37

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="26">
<![CDATA[
.split.0.i:398 %trunc_ln29 = trunc i26 %xor_ln27_18

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
.split.0.i:399 %trunc_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln29, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0.i:400 %hashed = add i26 %shl_ln29, i26 %xor_ln27_18

]]></Node>
<StgValue><ssdm name="hashed"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:401 %add_ln20 = add i15 %trunc_ln3, i15 %xor_ln29

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="15" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:402 %trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0.i:403 %hashed_2 = xor i15 %trunc_ln4, i15 %add_ln20

]]></Node>
<StgValue><ssdm name="hashed_2"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="15">
<![CDATA[
.split.0.i:404 %zext_ln41 = zext i15 %hashed_2

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i:405 %hash_table_0_addr_2 = getelementptr i33 %hash_table_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="hash_table_0_addr_2"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="33" op_0_bw="15">
<![CDATA[
.split.0.i:406 %lookup_0 = load i15 %hash_table_0_addr_2

]]></Node>
<StgValue><ssdm name="lookup_0"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i:407 %hash_table_1_addr_2 = getelementptr i33 %hash_table_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="hash_table_1_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="33" op_0_bw="15">
<![CDATA[
.split.0.i:408 %lookup_1 = load i15 %hash_table_1_addr_2

]]></Node>
<StgValue><ssdm name="lookup_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split.0.i:7 %key_assign = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln244, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="key_assign"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="33" op_0_bw="15">
<![CDATA[
.split.0.i:406 %lookup_0 = load i15 %hash_table_0_addr_2

]]></Node>
<StgValue><ssdm name="lookup_0"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="33" op_0_bw="15">
<![CDATA[
.split.0.i:408 %lookup_1 = load i15 %hash_table_1_addr_2

]]></Node>
<StgValue><ssdm name="lookup_1"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="33">
<![CDATA[
.split.0.i:409 %stored_key_0 = trunc i33 %lookup_0

]]></Node>
<StgValue><ssdm name="stored_key_0"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="12" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:410 %trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %lookup_0, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="12">
<![CDATA[
.split.0.i:411 %zext_ln56 = zext i12 %trunc_ln5

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split.0.i:412 %valid_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup_0, i32 32

]]></Node>
<StgValue><ssdm name="valid_0"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="20" op_0_bw="33">
<![CDATA[
.split.0.i:413 %stored_key_1 = trunc i33 %lookup_1

]]></Node>
<StgValue><ssdm name="stored_key_1"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i:414 %trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %lookup_1, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="12">
<![CDATA[
.split.0.i:415 %zext_ln63 = zext i12 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split.0.i:416 %valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup_1, i32 32

]]></Node>
<StgValue><ssdm name="valid_1"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split.0.i:417 %icmp_ln53 = icmp_eq  i20 %key_assign, i20 %stored_key_0

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="515" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i:418 %and_ln53 = and i1 %valid_0, i1 %icmp_ln53

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.0.i:419 %br_ln53 = br i1 %and_ln53, void, void %.split.0.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0 %icmp_ln60 = icmp_eq  i20 %key_assign, i20 %stored_key_1

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln60 = and i1 %valid_1, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln60 = br i1 %and_ln60, void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i, void %._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge:0 %store_ln60 = store i16 %zext_ln63, i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge:1 %br_ln60 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.0.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge:0 %store_ln53 = store i16 %zext_ln56, i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
.split.0.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge:1 %br_ln53 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="524" st_id="19" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="12" op_5_bw="20">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i:0 %call_ret_i = call i33 @assoc_lookup, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i20 %key_assign

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="525" st_id="20" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="12" op_5_bw="20">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i:0 %call_ret_i = call i33 @assoc_lookup, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i20 %key_assign

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:1 %output_pos_2 = load i32 %output_pos

]]></Node>
<StgValue><ssdm name="output_pos_2"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i:6 %br_ln236 = br i1 %icmp_ln236_1, void %.exit.loopexit, void %.split8.i

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split8.i:0 %value_load = load i32 %value

]]></Node>
<StgValue><ssdm name="value_load"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32">
<![CDATA[
.split8.i:1 %empty_53 = trunc i32 %value_load

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8.i:2 %specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln205"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="12" op_5_bw="20">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i:0 %call_ret_i = call i33 @assoc_lookup, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i20 %key_assign

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="33">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i:1 %hit = extractvalue i33 %call_ret_i

]]></Node>
<StgValue><ssdm name="hit"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="33">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i:2 %code = extractvalue i33 %call_ret_i

]]></Node>
<StgValue><ssdm name="code"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="32">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i:3 %trunc_ln187 = trunc i32 %code

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i:4 %br_ln246 = br i1 %hit, void %.split6.0.i, void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="12" op_3_bw="12" op_4_bw="8">
<![CDATA[
_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge57.i:0 %or_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i12.i8, i1 1, i12 %empty_53, i12 %trunc_ln244, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="33" op_1_bw="15" op_2_bw="0">
<![CDATA[
_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge57.i:1 %store_ln82 = store i33 %or_ln1, i15 %hash_table_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge57.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln88 = br i1 %valid_1, void %_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge.i, void %_Z11hash_insertPA32768_mjjPb.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="12" op_3_bw="12" op_4_bw="8">
<![CDATA[
_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge.i:0 %or_ln2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i12.i8, i1 1, i12 %empty_53, i12 %trunc_ln244, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="33" op_1_bw="15" op_2_bw="0">
<![CDATA[
_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge.i:1 %store_ln89 = store i33 %or_ln2, i15 %hash_table_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z11hash_insertPA32768_mjjPb.exit.i.i:0 %my_assoc_mem_fill_1_load = load i32 %my_assoc_mem_fill_1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_fill_1_load"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11hash_insertPA32768_mjjPb.exit.i.i:1 %tmp_24 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %my_assoc_mem_fill_1_load, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z11hash_insertPA32768_mjjPb.exit.i.i:2 %icmp_ln119 = icmp_eq  i26 %tmp_24, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hash_insertPA32768_mjjPb.exit.i.i:3 %br_ln119 = br i1 %icmp_ln119, void %.exit.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge:0 %store_ln246 = store i16 %trunc_ln187, i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge:1 %br_ln246 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="hit" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i:0 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.0.i:6 %trunc_ln181_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %trunc_ln244_1, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="trunc_ln181_s"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0.i:2 %add_ln249 = add i32 %output_pos_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6.0.i:3 %br_ln81 = br i1 %valid_0, void %_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge57.i, void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %prefix_code_1_load_3 = load i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="prefix_code_1_load_3"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %prefix_code_1_load_3, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="2">
<![CDATA[
:4 %zext_ln121 = zext i2 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %mem_upper_key_mem_addr = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="mem_upper_key_mem_addr"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="9" op_1_bw="0">
<![CDATA[
:6 %mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_upper_key_mem_load"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %lshr_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %prefix_code_1_load_3, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="560" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="9">
<![CDATA[
:10 %zext_ln122 = zext i9 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="561" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_addr"/></StgValue>
</operation>

<operation id="562" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="9" op_1_bw="0">
<![CDATA[
:12 %mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_load"/></StgValue>
</operation>

<operation id="563" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="9">
<![CDATA[
:15 %zext_ln123 = zext i9 %trunc_ln181_s

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="564" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_addr"/></StgValue>
</operation>

<operation id="565" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="9" op_1_bw="0">
<![CDATA[
:17 %mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_load"/></StgValue>
</operation>

<operation id="566" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="32">
<![CDATA[
:20 %zext_ln124 = zext i32 %my_assoc_mem_fill_1_load

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="567" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %mem_value_addr = getelementptr i12 %my_assoc_mem_value, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="mem_value_addr"/></StgValue>
</operation>

<operation id="568" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0">
<![CDATA[
:22 %store_ln124 = store i12 %empty_53, i6 %mem_value_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="569" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %my_assoc_mem_fill = add i32 %my_assoc_mem_fill_1_load, i32 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_fill"/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:24 %store_ln128 = store i32 %my_assoc_mem_fill, i32 %my_assoc_mem_fill_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %value_load_1 = load i32 %value

]]></Node>
<StgValue><ssdm name="value_load_1"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %next_code = add i32 %value_load_1, i32 1

]]></Node>
<StgValue><ssdm name="next_code"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2 %store_ln259 = store i32 %next_code, i32 %value

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3 %store_ln259 = store i32 %add_ln249, i32 %output_pos

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="8">
<![CDATA[
.split.0.i:2 %zext_ln244 = zext i8 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split6.0.i:0 %prefix_code_1_load_2 = load i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="prefix_code_1_load_2"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split6.0.i:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %output_r, i16 %prefix_code_1_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %shl_ln121 = shl i32 1, i32 %my_assoc_mem_fill_1_load

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="32">
<![CDATA[
:2 %sext_ln121 = sext i32 %shl_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="9" op_1_bw="0">
<![CDATA[
:6 %mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_upper_key_mem_load"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %or_ln121 = or i64 %mem_upper_key_mem_load, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:8 %store_ln121 = store i64 %or_ln121, i9 %mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="9" op_1_bw="0">
<![CDATA[
:12 %mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_load"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %or_ln122 = or i64 %mem_middle_key_mem_load, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:14 %store_ln122 = store i64 %or_ln122, i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="9" op_1_bw="0">
<![CDATA[
:17 %mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_load"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %or_ln123 = or i64 %mem_lower_key_mem_load, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="or_ln123"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:19 %store_ln123 = store i64 %or_ln123, i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
:25 %br_ln128 = br void

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:4 %store_ln259 = store i16 %zext_ln244, i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln236_1" val="1"/>
<literal name="icmp_ln237" val="0"/>
<literal name="and_ln53" val="0"/>
<literal name="and_ln60" val="0"/>
<literal name="hit" val="0"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln259 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %prefix_code_1_load = load i16 %prefix_code_1

]]></Node>
<StgValue><ssdm name="prefix_code_1_load"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %output_r, i16 %prefix_code_1_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %output_pos_3 = add i32 %output_pos_2, i32 1

]]></Node>
<StgValue><ssdm name="output_pos_3"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln240 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="596" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.exit.loopexit:0 %compress_size_0_dc_01_ph = phi i32 %output_pos_2, void %.lr.ph.i, i32 4294967295, void %_Z11hash_insertPA32768_mjjPb.exit.i.i

]]></Node>
<StgValue><ssdm name="compress_size_0_dc_01_ph"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
.exit.loopexit:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="598" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.exit:0 %compress_size_0_dc_01 = phi i32 %output_pos_3, void, i32 0, void, i32 %compress_size_0_dc_01_ph, void %.exit.loopexit

]]></Node>
<StgValue><ssdm name="compress_size_0_dc_01"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compress_size_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:2 %write_ln275 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %compress_size_0_out, i32 %compress_size_0_dc_01

]]></Node>
<StgValue><ssdm name="write_ln275"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:3 %write_ln239 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %input_2, i32 %compress_size_0_dc_01

]]></Node>
<StgValue><ssdm name="write_ln239"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0">
<![CDATA[
.exit:4 %ret_ln275 = ret

]]></Node>
<StgValue><ssdm name="ret_ln275"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
