
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.11-s100_1, built Mon Sep 17 18:39:52 PDT 2018
Options:	
Date:		Sun Sep 17 15:39:04 2023
Host:		soc07 (x86_64 w/Linux 3.10.0-1062.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) Silver 4110 CPU @ 2.10GHz 11264KB)
OS:		CentOS Linux release 7.7.1908 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (30 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dcgHonorSignalNetNDR 1
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set floorplan_default_site core_5040
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net GND
<CMD> set init_io_file ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/IO_PAD.ioc
<CMD> set init_lef_file {/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/header6_V55_20ka_cic.lef /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_generic_core.lef /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/BONDPAD.lef /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef}
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_oa_search_lib {}
<CMD> set init_original_verilog_files ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/NFC_syn.v
<CMD> set init_pwr_net VCC
<CMD> set init_top_cell CHIP
<CMD> set init_verilog ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/NFC_syn.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 30
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=09/17 15:39:59, mem=451.5M)
#% End Load MMMC data ... (date=09/17 15:39:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=451.7M, current mem=451.7M)
RC_corner

Loading LEF file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/BONDPAD.lef at line 123.

Loading LEF file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Sep 17 15:39:59 2023
viaInitial ends at Sun Sep 17 15:39:59 2023
Loading view definition file from mmmc.view
Reading lib_max timing library '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_min timing library '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=19.0M, fe_cpu=0.31min, fe_real=0.95min, fe_mem=627.2M) ***
#% Begin Load netlist data ... (date=09/17 15:40:01, mem=472.0M)
*** Begin netlist parsing (mem=627.2M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 388 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/NFC_syn.v'

*** Memory Usage v#1 (Current mem = 627.164M, initial mem = 251.605M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=627.2M) ***
#% End Load netlist data ... (date=09/17 15:40:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=480.9M, current mem=480.9M)
Set top cell to CHIP.
Hooked 776 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 839 modules.
** info: there are 917 stdCell insts.
** info: there are 33 Pad insts.

*** Memory Usage v#1 (Current mem = 666.086M, initial mem = 251.605M) ***
Reading IO assignment file "ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/IO_PAD.ioc" ...
Section 'global' is not supported in this software version, skipped.
Adjusting Core to Bottom to: 0.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/FireIce/icecaps.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/FireIce/icecaps.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/NFC_syn.sdc' ...
Current (total cpu=0:00:19.8, real=0:00:58.0, peak res=637.0M, current mem=637.0M)
CHIP
**WARN: (TCLNL-330):	set_input_delay on clock root 'I_clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/NFC_syn.sdc, Line 36).

**WARN: (TCLNL-330):	set_input_delay on clock root 'I_clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/NFC_syn.sdc, Line 37).

INFO (CTE): Reading of timing constraints file ICC2012_B/B_ICC2012_preliminary_all_cell/Report_U18/NFC_syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=655.5M, current mem=655.5M)
Current (total cpu=0:00:19.9, real=0:00:58.0, peak res=655.5M, current mem=655.5M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436          8  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1197 warning(s), 0 error(s)

<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
Warning: term E of inst PAD_O_done is not connect to global special net.
Warning: term E of inst PAD_O_F_CLE_A is not connect to global special net.
Warning: term E of inst PAD_O_F_ALE_A is not connect to global special net.
Warning: term E of inst PAD_O_F_REN_A is not connect to global special net.
Warning: term E of inst PAD_O_F_WEN_A is not connect to global special net.
Warning: term E of inst PAD_O_F_CLE_B is not connect to global special net.
Warning: term E of inst PAD_O_F_ALE_B is not connect to global special net.
Warning: term E of inst PAD_O_F_REN_B is not connect to global special net.
Warning: term E of inst PAD_O_F_WEN_B is not connect to global special net.
<CMD> saveDesign Layout/init
#% Begin save design ... (date=09/17 15:41:04, mem=694.9M)
% Begin Save ccopt configuration ... (date=09/17 15:41:04, mem=694.9M)
% End Save ccopt configuration ... (date=09/17 15:41:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=695.7M, current mem=695.7M)
% Begin Save netlist data ... (date=09/17 15:41:04, mem=695.7M)
Writing Binary DB to Layout/init.dat.tmp/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 15:41:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=696.2M, current mem=696.2M)
Saving congestion map file Layout/init.dat.tmp/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 15:41:04, mem=696.9M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 15:41:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=696.9M, current mem=696.9M)
% Begin Save clock tree data ... (date=09/17 15:41:04, mem=698.0M)
% End Save clock tree data ... (date=09/17 15:41:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=698.0M, current mem=698.0M)
Saving preference file Layout/init.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 15:41:05, mem=698.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 15:41:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=702.9M, current mem=702.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 15:41:05, mem=703.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 15:41:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=703.2M, current mem=703.2M)
% Begin Save routing data ... (date=09/17 15:41:05, mem=703.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=861.4M) ***
% End Save routing data ... (date=09/17 15:41:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=704.2M, current mem=704.2M)
Saving property file Layout/init.dat.tmp/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=861.4M) ***
% Begin Save power constraints data ... (date=09/17 15:41:05, mem=704.8M)
% End Save power constraints data ... (date=09/17 15:41:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=704.9M, current mem=704.9M)
RC_corner
RC_corner
RC_corner
Generated self-contained design init.dat.tmp
#% End save design ... (date=09/17 15:41:06, total cpu=0:00:00.7, real=0:00:02.0, peak res=707.4M, current mem=707.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -d 1300 1300 150 150 150 150
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 150.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 150.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 150.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 150.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_prePlace -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
AAE DB initialization (MEM=941.051 CPU=0:00:00.1 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=941.051)
AAE_INFO: Cdb files are: 
 	/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/celtic/u18_ss.cdb
	/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Total number of fetched objects 1012
End delay calculation. (MEM=1117.59 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1106.05 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:03.0 totSessionCpu=0:00:37.7 mem=1106.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.698  | 17.047  | 15.698  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   107   |   99    |   107   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 2.2 sec
Total Real time: 3.0 sec
Total Memory Usage: 1033.644531 Mbytes
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 8 bottom 8 left 8 right 8} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 4 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1041.6M)
Ring generation is complete.
vias are now being generated.
addRing created 32 wires.
ViaGen created 128 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       16       |       NA       |
|  via4  |       128      |        0       |
| metal5 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> saveDesign Layout/powerplan_ring
#% Begin save design ... (date=09/17 15:43:18, mem=807.7M)
% Begin Save ccopt configuration ... (date=09/17 15:43:18, mem=807.7M)
% End Save ccopt configuration ... (date=09/17 15:43:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.8M, current mem=807.8M)
% Begin Save netlist data ... (date=09/17 15:43:18, mem=807.8M)
Writing Binary DB to Layout/powerplan_ring.dat.tmp/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 15:43:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.9M, current mem=807.9M)
Saving congestion map file Layout/powerplan_ring.dat.tmp/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 15:43:19, mem=808.5M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 15:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.5M, current mem=808.5M)
% Begin Save clock tree data ... (date=09/17 15:43:19, mem=808.6M)
% End Save clock tree data ... (date=09/17 15:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.6M, current mem=808.6M)
Saving preference file Layout/powerplan_ring.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 15:43:19, mem=808.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 15:43:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=808.7M, current mem=808.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 15:43:20, mem=808.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 15:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.7M, current mem=808.7M)
% Begin Save routing data ... (date=09/17 15:43:20, mem=808.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1027.7M) ***
% End Save routing data ... (date=09/17 15:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.7M, current mem=808.7M)
Saving property file Layout/powerplan_ring.dat.tmp/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1027.7M) ***
% Begin Save power constraints data ... (date=09/17 15:43:20, mem=808.7M)
% End Save power constraints data ... (date=09/17 15:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.7M, current mem=808.7M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerplan_ring.dat.tmp
#% End save design ... (date=09/17 15:43:20, total cpu=0:00:00.6, real=0:00:02.0, peak res=808.7M, current mem=808.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setSrouteMode -viaConnectToShape { ring }
<CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sun Sep 17 15:44:16 2023 ***
SPECIAL ROUTE ran on directory: /home/UIS112/UIS112a03
SPECIAL ROUTE ran on machine: soc07 (Linux 3.10.0-1062.el7.x86_64 Xeon 800Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1890.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 43 macros, 43 used
Read in 88 components
  36 core components: 36 unplaced, 0 placed, 0 fixed
  52 pad components: 0 unplaced, 52 placed, 0 fixed
Read in 33 logical pins
Read in 33 nets
Read in 2 special nets, 2 routed
Read in 80 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 24
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1904.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 24 wires.
ViaGen created 96 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |       12       |       NA       |
|  via3  |       48       |        0       |
| metal4 |       12       |       NA       |
|  via4  |       48       |        0       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 50 -start_from left -start_offset 60 -stop_offset 30 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1048.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (608.44, 222.44) (608.44, 230.44).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (608.44, 239.00) (608.44, 247.00).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (608.44, 1015.96) (608.44, 1023.96).
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (608.44, 222.44) (608.44, 230.44).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (608.44, 1065.64) (608.44, 1073.64).
Stripe generation is complete.
vias are now being generated.
addStripe created 30 wires.
ViaGen created 206 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        2       |       NA       |
|  via3  |       10       |        0       |
| metal4 |       26       |       NA       |
|  via4  |       186      |        0       |
|  via5  |       10       |        0       |
| metal6 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal5 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 50 -start_from bottom -start_offset 40 -stop_offset 60 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1048.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1048.6M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (230.68, 580.20) (288.36, 584.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (1011.78, 580.20) (1069.46, 584.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (230.68, 630.20) (288.36, 634.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (1011.78, 630.20) (1069.46, 634.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (222.40, 684.48) (280.08, 688.48)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (1020.06, 684.48) (1077.74, 688.48)
addStripe created 26 wires.
ViaGen created 546 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via4  |       546      |        0       |
| metal5 |       26       |       NA       |
+--------+----------------+----------------+
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol false -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1048.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.5  MEM: 91.5M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> saveDesign Layout/powerplan_stripe
#% Begin save design ... (date=09/17 15:47:19, mem=925.5M)
% Begin Save ccopt configuration ... (date=09/17 15:47:19, mem=925.5M)
% End Save ccopt configuration ... (date=09/17 15:47:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.5M, current mem=925.5M)
% Begin Save netlist data ... (date=09/17 15:47:19, mem=925.5M)
Writing Binary DB to Layout/powerplan_stripe.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 15:47:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.5M, current mem=925.5M)
Saving congestion map file Layout/powerplan_stripe.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 15:47:20, mem=925.5M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 15:47:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.5M, current mem=925.5M)
% Begin Save clock tree data ... (date=09/17 15:47:20, mem=925.5M)
% End Save clock tree data ... (date=09/17 15:47:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.5M, current mem=925.5M)
Saving preference file Layout/powerplan_stripe.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 15:47:20, mem=925.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 15:47:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.5M, current mem=925.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 15:47:20, mem=925.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 15:47:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.5M, current mem=925.5M)
% Begin Save routing data ... (date=09/17 15:47:20, mem=925.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1140.1M) ***
% End Save routing data ... (date=09/17 15:47:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=926.5M, current mem=926.5M)
Saving property file Layout/powerplan_stripe.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1140.1M) ***
% Begin Save power constraints data ... (date=09/17 15:47:21, mem=926.5M)
% End Save power constraints data ... (date=09/17 15:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=926.5M, current mem=926.5M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerplan_stripe.dat
#% End save design ... (date=09/17 15:47:21, total cpu=0:00:00.7, real=0:00:02.0, peak res=926.5M, current mem=830.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sun Sep 17 15:48:20 2023 ***
SPECIAL ROUTE ran on directory: /home/UIS112/UIS112a03
SPECIAL ROUTE ran on machine: soc07 (Linux 3.10.0-1062.el7.x86_64 Xeon 800Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1914.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 44 used
Read in 88 components
  36 core components: 36 unplaced, 0 placed, 0 fixed
  52 pad components: 0 unplaced, 52 placed, 0 fixed
Read in 33 logical pins
Read in 33 nets
Read in 2 special nets, 2 routed
Read in 80 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 286
  Number of Followpin connections: 143
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1920.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 449 wires.
ViaGen created 8815 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       429      |       NA       |
|   via  |      2943      |        0       |
|  via2  |      2943      |        0       |
|  via3  |      2845      |        0       |
|  via4  |       84       |        0       |
| metal5 |       20       |       NA       |
+--------+----------------+----------------+
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1058.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.7  MEM: 75.4M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -nets {VCC GND} -type special -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Sep 17 15:50:00 2023

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1300.1400, 1299.7600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Sep 17 15:50:00 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign Layout/powerplan_follow
#% Begin save design ... (date=09/17 15:50:34, mem=917.1M)
% Begin Save ccopt configuration ... (date=09/17 15:50:34, mem=917.1M)
% End Save ccopt configuration ... (date=09/17 15:50:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.1M, current mem=917.1M)
% Begin Save netlist data ... (date=09/17 15:50:34, mem=917.1M)
Writing Binary DB to Layout/powerplan_follow.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 15:50:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.1M, current mem=917.1M)
Saving congestion map file Layout/powerplan_follow.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 15:50:35, mem=917.1M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 15:50:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.1M, current mem=917.1M)
% Begin Save clock tree data ... (date=09/17 15:50:35, mem=917.1M)
% End Save clock tree data ... (date=09/17 15:50:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.1M, current mem=917.1M)
Saving preference file Layout/powerplan_follow.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 15:50:35, mem=917.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 15:50:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=917.1M, current mem=917.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 15:50:36, mem=917.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 15:50:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.1M, current mem=917.1M)
% Begin Save routing data ... (date=09/17 15:50:36, mem=917.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1133.8M) ***
% End Save routing data ... (date=09/17 15:50:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=918.1M, current mem=918.1M)
Saving property file Layout/powerplan_follow.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1133.8M) ***
% Begin Save power constraints data ... (date=09/17 15:50:36, mem=918.1M)
% End Save power constraints data ... (date=09/17 15:50:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=918.1M, current mem=918.1M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerplan_follow.dat
#% End save design ... (date=09/17 15:50:37, total cpu=0:00:00.7, real=0:00:03.0, peak res=918.1M, current mem=834.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
Added 26 of filler cell 'EMPTY16D' on top side.
Added 26 of filler cell 'EMPTY16D' on left side.
Added 26 of filler cell 'EMPTY16D' on bottom side.
Added 26 of filler cell 'EMPTY16D' on right side.
<CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
Added 0 of filler cell 'EMPTY8D' on top side.
Added 0 of filler cell 'EMPTY8D' on left side.
Added 0 of filler cell 'EMPTY8D' on bottom side.
Added 0 of filler cell 'EMPTY8D' on right side.
<CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
Added 0 of filler cell 'EMPTY4D' on top side.
Added 0 of filler cell 'EMPTY4D' on left side.
Added 0 of filler cell 'EMPTY4D' on bottom side.
Added 0 of filler cell 'EMPTY4D' on right side.
<CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
Added 0 of filler cell 'EMPTY2D' on top side.
Added 0 of filler cell 'EMPTY2D' on left side.
Added 0 of filler cell 'EMPTY2D' on bottom side.
Added 0 of filler cell 'EMPTY2D' on right side.
<CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
Added 26 of filler cell 'EMPTY1D' on top side.
Added 26 of filler cell 'EMPTY1D' on left side.
Added 26 of filler cell 'EMPTY1D' on bottom side.
Added 26 of filler cell 'EMPTY1D' on right side.
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan CHIP.def
Writing DEF file 'CHIP.def', current time is Sun Sep 17 15:53:39 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'CHIP.def' is written, current time is Sun Sep 17 15:53:39 2023 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> saveDesign Layout/powerplan_93
#% Begin save design ... (date=09/17 15:53:57, mem=835.9M)
% Begin Save ccopt configuration ... (date=09/17 15:53:57, mem=835.9M)
% End Save ccopt configuration ... (date=09/17 15:53:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.9M, current mem=835.9M)
% Begin Save netlist data ... (date=09/17 15:53:57, mem=835.9M)
Writing Binary DB to Layout/powerplan_93.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 15:53:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.0M, current mem=836.0M)
Saving congestion map file Layout/powerplan_93.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 15:53:57, mem=836.1M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 15:53:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.1M, current mem=836.1M)
% Begin Save clock tree data ... (date=09/17 15:53:57, mem=836.1M)
% End Save clock tree data ... (date=09/17 15:53:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.1M, current mem=836.1M)
Saving preference file Layout/powerplan_93.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 15:53:58, mem=836.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 15:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.1M, current mem=836.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 15:53:58, mem=836.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 15:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.1M, current mem=836.1M)
% Begin Save routing data ... (date=09/17 15:53:58, mem=836.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1079.2M) ***
% End Save routing data ... (date=09/17 15:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.1M, current mem=837.1M)
Saving property file Layout/powerplan_93.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1079.2M) ***
% Begin Save power constraints data ... (date=09/17 15:53:58, mem=837.1M)
% End Save power constraints data ... (date=09/17 15:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.1M, current mem=837.1M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerplan_93.dat
#% End save design ... (date=09/17 15:53:59, total cpu=0:00:00.6, real=0:00:02.0, peak res=837.1M, current mem=835.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> createRouteBlk -box 0 0 140.12 1299.76 -layer M6 -name WRouteblkM6
<CMD> createRouteBlk -box 0 0 1300.14 140.12 -layer M6 -name SRouteblkM6
<CMD> createRouteBlk -box 1160.02 0 1300.14 1299.76 -layer M6 -name ERouteblkM6
<CMD> createRouteBlk -box 0 1159.64 1300.14 1299.76 -layer M6 -name NRouteblkM6
<CMD> setDrawView place
<CMD> redraw
<CMD> fit
<CMD> saveDesign Layout/powerplan_95
#% Begin save design ... (date=09/17 15:56:29, mem=835.3M)
% Begin Save ccopt configuration ... (date=09/17 15:56:29, mem=835.3M)
% End Save ccopt configuration ... (date=09/17 15:56:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.3M, current mem=835.3M)
% Begin Save netlist data ... (date=09/17 15:56:30, mem=835.3M)
Writing Binary DB to Layout/powerplan_95.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 15:56:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.4M, current mem=835.4M)
Saving congestion map file Layout/powerplan_95.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 15:56:30, mem=835.4M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 15:56:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.4M, current mem=835.4M)
% Begin Save clock tree data ... (date=09/17 15:56:30, mem=835.4M)
% End Save clock tree data ... (date=09/17 15:56:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.4M, current mem=835.4M)
Saving preference file Layout/powerplan_95.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 15:56:30, mem=835.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 15:56:31, total cpu=0:00:00.0, real=0:00:01.0, peak res=835.4M, current mem=835.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 15:56:31, mem=835.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 15:56:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.4M, current mem=835.4M)
% Begin Save routing data ... (date=09/17 15:56:31, mem=835.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1075.2M) ***
% End Save routing data ... (date=09/17 15:56:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.4M, current mem=836.4M)
Saving property file Layout/powerplan_95.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1075.2M) ***
% Begin Save power constraints data ... (date=09/17 15:56:31, mem=836.4M)
% End Save power constraints data ... (date=09/17 15:56:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.4M, current mem=836.4M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerplan_95.dat
#% End save design ... (date=09/17 15:56:32, total cpu=0:00:00.7, real=0:00:03.0, peak res=836.4M, current mem=835.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1069.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 261.120 261.120} 1 of 25
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 0.000 522.240 261.120} 2 of 25
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 0.000 783.360 261.120} 3 of 25
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 0.000 1044.480 261.120} 4 of 25
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 0.000 1300.140 261.120} 5 of 25
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 261.120 261.120 522.240} 6 of 25
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 261.120 522.240 522.240} 7 of 25
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 261.120 783.360 522.240} 8 of 25
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 261.120 1044.480 522.240} 9 of 25
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 261.120 1300.140 522.240} 10 of 25
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 522.240 261.120 783.360} 11 of 25
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 522.240 522.240 783.360} 12 of 25
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 522.240 783.360 783.360} 13 of 25
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 522.240 1044.480 783.360} 14 of 25
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 522.240 1300.140 783.360} 15 of 25
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 783.360 261.120 1044.480} 16 of 25
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 783.360 522.240 1044.480} 17 of 25
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 783.360 783.360 1044.480} 18 of 25
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 783.360 1044.480 1044.480} 19 of 25
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 783.360 1300.140 1044.480} 20 of 25
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1044.480 261.120 1299.760} 21 of 25
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 1044.480 522.240 1299.760} 22 of 25
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 1044.480 783.360 1299.760} 23 of 25
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 1044.480 1044.480 1299.760} 24 of 25
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 1044.480 1300.140 1299.760} 25 of 25
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 6.0M) ***

<CMD> verifyConnectivity -nets {VCC GND} -type special -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Sep 17 15:57:04 2023

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1300.1400, 1299.7600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Sep 17 15:57:04 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 2.000M)

<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
in2out in2reg reg2out reg2reg
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
Estimated cell power/ground rail width = 0.866 um
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 14 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=903 (0 fixed + 903 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=260 #net=992 #term=3257 #term/net=3.28, #fixedIo=260, #floatIo=0, #fixedPin=33, #floatPin=0
stdCell: 903 single + 0 double + 0 multi
Total standard cell length = 3.5669 (mm), area = 0.0180 (mm^2)
Average module density = 0.035.
Density for the design = 0.035.
       = stdcell_area 5753 sites (17977 um^2) / alloc_area 164862 sites (515161 um^2).
Pin Density = 0.01976.
            = total # of pins 3257 / total area 164862.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.675e+04 (3.39e+04 4.28e+04)
              Est.  stn bbox = 8.206e+04 (3.69e+04 4.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1090.2M
Iteration  2: Total net bbox = 7.675e+04 (3.39e+04 4.28e+04)
              Est.  stn bbox = 8.206e+04 (3.69e+04 4.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1090.2M
Iteration  3: Total net bbox = 5.403e+04 (2.51e+04 2.90e+04)
              Est.  stn bbox = 5.881e+04 (2.78e+04 3.10e+04)
              cpu = 0:00:03.3 real = 0:00:04.0 mem = 1191.4M
Iteration  4: Total net bbox = 5.003e+04 (2.31e+04 2.70e+04)
              Est.  stn bbox = 5.450e+04 (2.56e+04 2.89e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1191.4M
Iteration  5: Total net bbox = 5.003e+04 (2.31e+04 2.70e+04)
              Est.  stn bbox = 5.450e+04 (2.56e+04 2.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.4M
Iteration  6: Total net bbox = 5.680e+04 (2.71e+04 2.97e+04)
              Est.  stn bbox = 6.236e+04 (3.03e+04 3.21e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1191.4M
Iteration  7: Total net bbox = 4.843e+04 (2.51e+04 2.33e+04)
              Est.  stn bbox = 5.404e+04 (2.83e+04 2.57e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1194.4M
Iteration  8: Total net bbox = 4.843e+04 (2.51e+04 2.33e+04)
              Est.  stn bbox = 5.404e+04 (2.83e+04 2.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.4M
Iteration  9: Total net bbox = 5.197e+04 (2.68e+04 2.51e+04)
              Est.  stn bbox = 5.822e+04 (3.03e+04 2.79e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1195.4M
Iteration 10: Total net bbox = 5.197e+04 (2.68e+04 2.51e+04)
              Est.  stn bbox = 5.822e+04 (3.03e+04 2.79e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1195.4M
Iteration 11: Total net bbox = 5.226e+04 (2.70e+04 2.52e+04)
              Est.  stn bbox = 5.854e+04 (3.05e+04 2.80e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1196.4M
Iteration 12: Total net bbox = 5.226e+04 (2.70e+04 2.52e+04)
              Est.  stn bbox = 5.854e+04 (3.05e+04 2.80e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.4M
Iteration 13: Total net bbox = 5.496e+04 (2.79e+04 2.70e+04)
              Est.  stn bbox = 6.137e+04 (3.15e+04 2.99e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1198.4M
Iteration 14: Total net bbox = 5.496e+04 (2.79e+04 2.70e+04)
              Est.  stn bbox = 6.137e+04 (3.15e+04 2.99e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1198.4M
Finished Global Placement (cpu=0:00:06.5, real=0:00:08.0, mem=1198.4M)
0 delay mode for cte disabled.
SKP cleared!
Info: 1 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:54 mem=1198.4M) ***
Total net bbox length = 5.232e+04 (2.670e+04 2.562e+04) (ext = 1.761e+04)
Move report: Detail placement moves 903 insts, mean move: 2.72 um, max move: 45.30 um
	Max move on inst (NFC_CHIP/OriNFC_B/U219): (418.69, 994.10) --> (460.66, 990.76)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1198.4MB
Summary Report:
Instances move: 903 (out of 903 movable)
Instances flipped: 0
Mean displacement: 2.72 um
Max displacement: 45.30 um (Instance: NFC_CHIP/OriNFC_B/U219) (418.692, 994.096) -> (460.66, 990.76)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 5.120e+04 (2.541e+04 2.579e+04) (ext = 1.761e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1198.4MB
*** Finished refinePlace (0:02:54 mem=1198.4M) ***
*** Finished Initial Placement (cpu=0:00:06.8, real=0:00:08.0, mem=1198.4M) ***

Starting congestion repair ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=992  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 959 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 959 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.472432e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1198.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3191
[NR-eGR] metal2  (2V) length: 2.134399e+04um, number of vias: 4690
[NR-eGR] metal3  (3H) length: 2.450674e+04um, number of vias: 252
[NR-eGR] metal4  (4V) length: 7.367650e+03um, number of vias: 24
[NR-eGR] metal5  (5H) length: 3.171920e+03um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.639030e+04um, number of vias: 8157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.713540e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1180.0M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 8, mem = 1180.0M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 939.5M, totSessionCpu=0:02:56 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1186.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=992  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 959 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 959 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.505696e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3191
[NR-eGR] metal2  (2V) length: 2.139019e+04um, number of vias: 4667
[NR-eGR] metal3  (3H) length: 2.513976e+04um, number of vias: 281
[NR-eGR] metal4  (4V) length: 7.257890e+03um, number of vias: 33
[NR-eGR] metal5  (5H) length: 2.943809e+03um, number of vias: 2
[NR-eGR] metal6  (6V) length: 1.512000e+01um, number of vias: 0
[NR-eGR] Total length: 5.674677e+04um, number of vias: 8174
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.876880e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1186.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
Extraction called for design 'CHIP' of instances=1163 and nets=1000 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1185.992M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1198.8)
Total number of fetched objects 998
End delay calculation. (MEM=1271.71 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1271.71 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:59 mem=1271.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 15.447  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   107   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 3.490%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 984.6M, totSessionCpu=0:02:59 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1226.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1226.0M) ***
The useful skew maximum allowed delay is: 0.3
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 33 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 12 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 33 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 33 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 16 multi-driver nets excluded.
*info: 14 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+--------+----------+------------+--------+----------------+---------+----------------------------------------+
|   0.000|   0.000|     3.47%|   0:00:00.0| 1313.7M|av_func_mode_max|       NA| NA                                     |
+--------+--------+----------+------------+--------+----------------+---------+----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1313.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1313.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 33 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=986  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 953 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 953 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.472432e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1278.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  6: Total net bbox = 4.439e+04 (2.24e+04 2.20e+04)
              Est.  stn bbox = 4.989e+04 (2.54e+04 2.44e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1283.3M
Iteration  7: Total net bbox = 4.449e+04 (2.17e+04 2.27e+04)
              Est.  stn bbox = 5.022e+04 (2.49e+04 2.53e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1283.3M
Iteration  8: Total net bbox = 4.614e+04 (2.29e+04 2.32e+04)
              Est.  stn bbox = 5.217e+04 (2.63e+04 2.59e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1283.3M
Iteration  9: Total net bbox = 4.847e+04 (2.40e+04 2.45e+04)
              Est.  stn bbox = 5.460e+04 (2.74e+04 2.72e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1283.3M
Iteration 10: Total net bbox = 5.039e+04 (2.50e+04 2.54e+04)
              Est.  stn bbox = 5.663e+04 (2.84e+04 2.82e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1283.3M
SKP cleared!

*** Starting refinePlace (0:03:11 mem=1283.3M) ***
Total net bbox length = 5.095e+04 (2.549e+04 2.546e+04) (ext = 1.811e+04)
Move report: Detail placement moves 891 insts, mean move: 2.45 um, max move: 33.88 um
	Max move on inst (NFC_CHIP/OriNFC_A/U42): (584.53, 995.53) --> (618.14, 995.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1283.3MB
Summary Report:
Instances move: 891 (out of 891 movable)
Instances flipped: 0
Mean displacement: 2.45 um
Max displacement: 33.88 um (Instance: NFC_CHIP/OriNFC_A/U42) (584.527, 995.533) -> (618.14, 995.8)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
Total net bbox length = 5.006e+04 (2.425e+04 2.581e+04) (ext = 1.813e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1283.3MB
*** Finished refinePlace (0:03:11 mem=1283.3M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=986  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 953 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 953 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.313672e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        11( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               12( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1286.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3179
[NR-eGR] metal2  (2V) length: 1.919598e+04um, number of vias: 4687
[NR-eGR] metal3  (3H) length: 2.295550e+04um, number of vias: 340
[NR-eGR] metal4  (4V) length: 9.214079e+03um, number of vias: 54
[NR-eGR] metal5  (5H) length: 3.483160e+03um, number of vias: 6
[NR-eGR] metal6  (6V) length: 4.200000e+01um, number of vias: 0
[NR-eGR] Total length: 5.489072e+04um, number of vias: 8266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.764820e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 1255.5M

*** Finished incrementalPlace (cpu=0:00:03.6, real=0:00:04.0)***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1255.5M)
Extraction called for design 'CHIP' of instances=1151 and nets=1000 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1255.543M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1009.4M, totSessionCpu=0:03:12 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1261.07)
Total number of fetched objects 986
End delay calculation. (MEM=1317.43 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1317.43 CPU=0:00:00.4 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 33 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 3.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     3.47%|        -|   0.000|   0.000|   0:00:00.0| 1352.5M|
|     3.47%|        0|   0.000|   0.000|   0:00:00.0| 1352.5M|
|     3.46%|        6|   0.000|   0.000|   0:00:00.0| 1371.6M|
|     3.46%|        0|   0.000|   0.000|   0:00:00.0| 1371.6M|
|     3.37%|       25|   0.000|   0.000|   0:00:00.0| 1373.6M|
|     3.37%|        0|   0.000|   0.000|   0:00:00.0| 1373.6M|
|     3.37%|        0|   0.000|   0.000|   0:00:00.0| 1373.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 3.37
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:15 mem=1373.6M) ***
Total net bbox length = 5.006e+04 (2.428e+04 2.578e+04) (ext = 1.813e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1373.6MB
Summary Report:
Instances move: 0 (out of 885 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.006e+04 (2.428e+04 2.578e+04) (ext = 1.813e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1373.6MB
*** Finished refinePlace (0:03:15 mem=1373.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1373.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1373.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1285.29M, totSessionCpu=0:03:15).

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1145 and nets=1000 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1263.559M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=980  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 947 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 947 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.315184e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         9( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               10( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1273.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1269.76)
Total number of fetched objects 980
End delay calculation. (MEM=1333.66 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1333.66 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:16 mem=1333.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1055.5M, totSessionCpu=0:03:16 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 15.138  | 16.407  | 15.458  | 15.138  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   107   |   99    |   99    |    8    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 3.366%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:22, mem = 1055.6M, totSessionCpu=0:03:16 **
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=1283.3M)
**place_opt_design ... cpu = 0:00:30, real = 0:00:32, mem = 1203.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> saveDesign Layout/place_100
#% Begin save design ... (date=09/17 16:00:05, mem=949.7M)
% Begin Save ccopt configuration ... (date=09/17 16:00:05, mem=949.7M)
% End Save ccopt configuration ... (date=09/17 16:00:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.0M, current mem=950.0M)
% Begin Save netlist data ... (date=09/17 16:00:05, mem=950.0M)
Writing Binary DB to Layout/place_100.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:00:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.1M, current mem=950.1M)
Saving congestion map file Layout/place_100.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:00:06, mem=950.6M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:00:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.6M, current mem=950.6M)
% Begin Save clock tree data ... (date=09/17 16:00:06, mem=950.8M)
% End Save clock tree data ... (date=09/17 16:00:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.8M, current mem=950.8M)
Saving preference file Layout/place_100.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:00:06, mem=950.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:00:07, total cpu=0:00:00.0, real=0:00:01.0, peak res=950.9M, current mem=950.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 16:00:07, mem=950.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:00:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.9M, current mem=950.9M)
% Begin Save routing data ... (date=09/17 16:00:07, mem=950.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1211.6M) ***
% End Save routing data ... (date=09/17 16:00:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.9M, current mem=951.9M)
Saving property file Layout/place_100.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1211.6M) ***
Saving rc congestion map Layout/place_100.dat/CHIP.congmap.gz ...
% Begin Save power constraints data ... (date=09/17 16:00:07, mem=951.9M)
% End Save power constraints data ... (date=09/17 16:00:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.9M, current mem=951.9M)
RC_corner
RC_corner
RC_corner
Generated self-contained design place_100.dat
#% End save design ... (date=09/17 16:00:07, total cpu=0:00:00.7, real=0:00:03.0, peak res=951.9M, current mem=950.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkPlace CHIP.checkPlace
Begin checking placement ... (start mem=1209.6M, init mem=1209.6M)
IO instance overlap:104
*info: Placed = 885           
*info: Unplaced = 0           
Placement Density:3.37%(17340/515161)
Placement Density (including fixed std cells):3.37%(17340/515161)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1209.6M)
<CMD> setDrawView place
<CMD> fit
<CMD> set_ccopt_property buffer_cells { BUF12CK BUF1CK BUF2CK BUF3CK BUF4CK BUF6CK BUF8CK }
<CMD> set_ccopt_property inverter_cells { INV12CK INV1CK INV2CK INV3CK INV4CK INV6CK INV8CK }
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property post_conditioning_enable_routing_eco 1
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 99 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/func_mode was created. It contains 99 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=09/17 16:01:55, mem=946.4M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1200.5M, init mem=1200.5M)
IO instance overlap:104
*info: Placed = 885           
*info: Unplaced = 0           
Placement Density:3.37%(17340/515161)
Placement Density (including fixed std cells):3.37%(17340/515161)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1200.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
post_conditioning_enable_routing_eco: 1 (default: false)
route_type is set for at least one key
target_insertion_delay is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of I_clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     BUF12CK BUF8CK BUF6CK BUF4CK BUF3CK BUF2CK BUF1CK 
  Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
  Clock gates: GCKETF GCKETT GCKETP GCKETN 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 515160.778um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.518ns
  Slew time target (trunk):   0.518ns
  Slew time target (top):     0.518ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.200ns
  Buffer max distance: 2485.862um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF12CK, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=2485.862um, saturatedSlew=0.454ns, speed=6269.513um per ns, cellArea=25.141um^2 per 1000um}
  Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=2037.960um, saturatedSlew=0.456ns, speed=7006.911um per ns, cellArea=24.533um^2 per 1000um}
  Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1277.006um, saturatedSlew=0.456ns, speed=2980.177um per ns, cellArea=61.174um^2 per 1000um}


Logic Sizing Table:

---------------------------------------------------------------
Cell    Instance count    Source         Eligible library cells
---------------------------------------------------------------
XMD           1           library set    {XMD}
---------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'I_clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'I_clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin I_clk
  Total number of sinks:       99
  Delay constrained sinks:     99
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.200ns
  Insertion delay target:      1.000ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (1.500,774.740), in power domain auto-default, which drives a net I_clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.


**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/func_mode with 99 clock sinks.

Via Selection for Estimated Routes (rule default):

-------------------------------------------------------------------------------
Layer            Via Cell               Res.     Cap.     RC       Top of Stack
Range                                   (Ohm)    (fF)     (fs)     Only
-------------------------------------------------------------------------------
metal1-metal2    VIA12_VV               6.500    0.038    0.245    false
metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
-------------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:01.4 real=0:00:01.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.4 real=0:00:01.4)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=980  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 947 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 947 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.315184e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         9( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               10( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3167
[NR-eGR] metal2  (2V) length: 1.957534e+04um, number of vias: 4695
[NR-eGR] metal3  (3H) length: 2.330365e+04um, number of vias: 323
[NR-eGR] metal4  (4V) length: 8.785459e+03um, number of vias: 53
[NR-eGR] metal5  (5H) length: 3.179030e+03um, number of vias: 6
[NR-eGR] metal6  (6V) length: 4.200000e+01um, number of vias: 0
[NR-eGR] Total length: 5.488548e+04um, number of vias: 8244
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.762760e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1196.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
post_conditioning_enable_routing_eco: 1 (default: false)
route_type is set for at least one key
target_insertion_delay is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of I_clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     BUF12CK BUF8CK BUF6CK BUF4CK BUF3CK BUF2CK BUF1CK 
  Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
  Clock gates: GCKETF GCKETT GCKETP GCKETN 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 515160.778um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.518ns
  Slew time target (trunk):   0.518ns
  Slew time target (top):     0.518ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.200ns
  Buffer max distance: 2485.862um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF12CK, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=2485.862um, saturatedSlew=0.454ns, speed=6269.513um per ns, cellArea=25.141um^2 per 1000um}
  Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=2037.960um, saturatedSlew=0.456ns, speed=7006.911um per ns, cellArea=24.533um^2 per 1000um}
  Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1277.006um, saturatedSlew=0.456ns, speed=2980.177um per ns, cellArea=61.174um^2 per 1000um}


Logic Sizing Table:

---------------------------------------------------------------
Cell    Instance count    Source         Eligible library cells
---------------------------------------------------------------
XMD           1           library set    {XMD}
---------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'I_clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'I_clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin I_clk
  Total number of sinks:       99
  Delay constrained sinks:     99
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.200ns
  Insertion delay target:      1.000ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (1.500,774.740), in power domain auto-default, which drives a net I_clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.


**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/func_mode with 99 clock sinks.

Via Selection for Estimated Routes (rule default):

-------------------------------------------------------------------------------
Layer            Via Cell               Res.     Cap.     RC       Top of Stack
Range                                   (Ohm)    (fF)     (fs)     Only
-------------------------------------------------------------------------------
metal1-metal2    VIA12_VV               6.500    0.038    0.245    false
metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
-------------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.4)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
    Clock DAG library cell distribution before merging {count}:
     Logics: XMD: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
    Clock DAG library cell distribution before clustering {count}:
     Logics: XMD: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:03:46 mem=1240.6M) ***
Total net bbox length = 5.014e+04 (2.432e+04 2.582e+04) (ext = 1.821e+04)
Move report: Detail placement moves 1 insts, mean move: 3.10 um, max move: 3.10 um
	Max move on inst (NFC_CHIP/OriNFC_A/U182): (517.08, 874.84) --> (513.98, 874.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1240.6MB
Summary Report:
Instances move: 1 (out of 886 movable)
Instances flipped: 0
Mean displacement: 3.10 um
Max displacement: 3.10 um (Instance: NFC_CHIP/OriNFC_A/U182) (517.08, 874.84) -> (513.98, 874.84)
	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: AO22
Total net bbox length = 5.014e+04 (2.432e+04 2.582e+04) (ext = 1.821e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1240.6MB
*** Finished refinePlace (0:03:46 mem=1240.6M) ***
    Moved 0, flipped 0 and cell swapped 0 of 101 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'I_clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'I_clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
      wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.518ns count=2 avg=0.117ns sd=0.166ns min=0.000ns max=0.234ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=1.194, max=1.214, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.194, 1.214} (wid=0.039 ws=0.020) (gid=1.175 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=1.194, max=1.214, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.194, 1.214} (wid=0.039 ws=0.020) (gid=1.175 gs=0.000)
    Clock network insertion delays are now [1.194ns, 1.214ns] average 1.205ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=1146 and nets=1601 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1198.453M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
    cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
    cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
    sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
    wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
  Clock DAG net violations After congestion update:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.518ns count=2 avg=0.118ns sd=0.166ns min=0.000ns max=0.235ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUF12CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
  Clock network insertion delays are now [1.195ns, 1.215ns] average 1.205ns std.dev 0.006ns
  Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
      wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.518ns count=2 avg=0.118ns sd=0.166ns min=0.000ns max=0.235ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Clock network insertion delays are now [1.195ns, 1.215ns] average 1.205ns std.dev 0.006ns
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.215}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
      wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.518ns count=2 avg=0.118ns sd=0.166ns min=0.000ns max=0.235ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Clock network insertion delays are now [1.195ns, 1.215ns] average 1.205ns std.dev 0.006ns
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.215}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
      wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.518ns count=2 avg=0.118ns sd=0.166ns min=0.000ns max=0.235ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Clock network insertion delays are now [1.195ns, 1.215ns] average 1.205ns std.dev 0.006ns
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.215}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
      wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.518ns count=2 avg=0.118ns sd=0.166ns min=0.000ns max=0.235ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Clock network insertion delays are now [1.195ns, 1.215ns] average 1.205ns std.dev 0.006ns
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.215}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
      wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.518ns count=2 avg=0.118ns sd=0.166ns min=0.000ns max=0.235ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Clock network insertion delays are now [1.195ns, 1.215ns] average 1.205ns std.dev 0.006ns
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.215}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.193pF, total=0.253pF
      wire lengths     : top=0.000um, trunk=501.210um, leaf=1285.848um, total=1787.058um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.518ns count=2 avg=0.118ns sd=0.166ns min=0.000ns max=0.235ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.302ns sd=0.000ns min=0.302ns max=0.302ns {1 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=1.195, max=1.215, avg=1.205, sd=0.006], skew [0.020 vs 0.200], 100% {1.195, 1.215} (wid=0.039 ws=0.020) (gid=1.176 gs=0.000)
    Clock network insertion delays are now [1.195ns, 1.215ns] average 1.205ns std.dev 0.006ns
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.215}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.173}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.173}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.173}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.101 -> 1.173}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 1.101ns to 1.173ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
          wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
        Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
          wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
        Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
          wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
    cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
    cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
    sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
    wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF12CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
  Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
          wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=1146 and nets=1601 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1198.453M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
    cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
    cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
    sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
    wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUF12CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
  Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.246pF fall=0.246pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Capacitance Reduction...
      Artificially removing short and long paths...
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Capacitance Reduction':
        cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
        cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
        cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
        sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
        wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
      Clock DAG net violations after 'Wire Capacitance Reduction': none
      Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
        Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Clock DAG library cell distribution after 'Wire Capacitance Reduction' {count}:
         Bufs: BUF12CK: 1 
       Logics: XMD: 1 
      Primary reporting skew group after 'Wire Capacitance Reduction':
        skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
      Skew group summary after 'Wire Capacitance Reduction':
        skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
      Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Capacitance Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
    Move For Wirelength...
      Move for wirelength. considered=3, filtered=3, permitted=1, cannotCompute=0, computed=1, attempted=0, currentlyIllegal=0, legalizationFail=0, accepted=0
      Clock DAG stats after 'Move For Wirelength':
        cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
        cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
        cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
        sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
        wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
      Clock DAG net violations after 'Move For Wirelength': none
      Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
        Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Clock DAG library cell distribution after 'Move For Wirelength' {count}:
         Bufs: BUF12CK: 1 
       Logics: XMD: 1 
      Primary reporting skew group after 'Move For Wirelength':
        skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
      Skew group summary after 'Move For Wirelength':
        skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
      Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Move For Wirelength done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Wirelength increased = 1 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.232pF, total=0.250pF
      wire lengths     : top=0.000um, trunk=156.450um, leaf=1613.636um, total=1770.086um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.106ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.375ns sd=0.000ns min=0.375ns max=0.375ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Wire Opt OverFix':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/func_mode: insertion delay [min=1.157, max=1.173, avg=1.167, sd=0.004], skew [0.016 vs 0.200], 100% {1.157, 1.173} (wid=0.070 ws=0.016) (gid=1.103 gs=0.000)
    Clock network insertion delays are now [1.157ns, 1.173ns] average 1.167ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.496pF fall=0.496pF), of which (rise=0.250pF fall=0.250pF) is wire, and (rise=0.246pF fall=0.246pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:47 mem=1240.6M) ***
Total net bbox length = 5.007e+04 (2.427e+04 2.579e+04) (ext = 1.787e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1240.6MB
Summary Report:
Instances move: 0 (out of 886 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.007e+04 (2.427e+04 2.579e+04) (ext = 1.787e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1240.6MB
*** Finished refinePlace (0:03:47 mem=1240.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 101 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=2, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1598 (unrouted=652, trialRouted=946, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=620, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets for routing of which 2 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=981  numIgnoredNets=978
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.764000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3169
[NR-eGR] metal2  (2V) length: 1.919406e+04um, number of vias: 4621
[NR-eGR] metal3  (3H) length: 2.361613e+04um, number of vias: 390
[NR-eGR] metal4  (4V) length: 9.255219e+03um, number of vias: 51
[NR-eGR] metal5  (5H) length: 2.799590e+03um, number of vias: 6
[NR-eGR] metal6  (6V) length: 4.200000e+01um, number of vias: 0
[NR-eGR] Total length: 5.490700e+04um, number of vias: 8237
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.784280e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 102
[NR-eGR] metal2  (2V) length: 1.788600e+02um, number of vias: 114
[NR-eGR] metal3  (3H) length: 9.827000e+02um, number of vias: 76
[NR-eGR] metal4  (4V) length: 6.227200e+02um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.784280e+03um, number of vias: 292
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.784280e+03um, number of vias: 292
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1198.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 2 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1598 (unrouted=652, trialRouted=946, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=620, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=1146 and nets=1601 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1198.453M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'I_clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'I_clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.237pF, total=0.256pF
          wire lengths     : top=0.000um, trunk=157.840um, leaf=1626.440um, total=1784.280um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.518ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.379ns sd=0.000ns min=0.379ns max=0.379ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Clock network insertion delays are now [1.159ns, 1.175ns] average 1.169ns std.dev 0.004ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.237pF, total=0.256pF
          wire lengths     : top=0.000um, trunk=157.840um, leaf=1626.440um, total=1784.280um
        Clock DAG net violations eGRPC after moving buffers:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.518ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.379ns sd=0.000ns min=0.379ns max=0.379ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Clock network insertion delays are now [1.159ns, 1.175ns] average 1.169ns std.dev 0.004ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/func_mode,WC: 1.174 -> 1.175}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.237pF, total=0.256pF
          wire lengths     : top=0.000um, trunk=157.840um, leaf=1626.440um, total=1784.280um
        Clock DAG net violations eGRPC after downsizing:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.518ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.379ns sd=0.000ns min=0.379ns max=0.379ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Clock network insertion delays are now [1.159ns, 1.175ns] average 1.169ns std.dev 0.004ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.237pF, total=0.256pF
          wire lengths     : top=0.000um, trunk=157.840um, leaf=1626.440um, total=1784.280um
        Clock DAG net violations eGRPC after DRV fixing:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.518ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.379ns sd=0.000ns min=0.379ns max=0.379ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Clock network insertion delays are now [1.159ns, 1.175ns] average 1.169ns std.dev 0.004ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net I_clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
          cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
          cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
          sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.237pF, total=0.256pF
          wire lengths     : top=0.000um, trunk=157.840um, leaf=1626.440um, total=1784.280um
        Clock DAG net violations before routing clock trees:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.518ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=1 avg=0.379ns sd=0.000ns min=0.379ns max=0.379ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF12CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group before routing clock trees:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/func_mode: insertion delay [min=1.159, max=1.175, avg=1.169, sd=0.004], skew [0.016 vs 0.200], 100% {1.159, 1.175} (wid=0.071 ws=0.016) (gid=1.104 gs=0.000)
        Clock network insertion delays are now [1.159ns, 1.175ns] average 1.169ns std.dev 0.004ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:47 mem=1240.6M) ***
Total net bbox length = 5.007e+04 (2.427e+04 2.579e+04) (ext = 1.787e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1240.6MB
Summary Report:
Instances move: 0 (out of 886 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.007e+04 (2.427e+04 2.579e+04) (ext = 1.787e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1240.6MB
*** Finished refinePlace (0:03:47 mem=1240.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 101 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1598 (unrouted=652, trialRouted=946, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=620, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 3 nets for routing of which 2 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=981  numIgnoredNets=978
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.764000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3169
[NR-eGR] metal2  (2V) length: 1.919406e+04um, number of vias: 4621
[NR-eGR] metal3  (3H) length: 2.361613e+04um, number of vias: 390
[NR-eGR] metal4  (4V) length: 9.255219e+03um, number of vias: 51
[NR-eGR] metal5  (5H) length: 2.799590e+03um, number of vias: 6
[NR-eGR] metal6  (6V) length: 4.200000e+01um, number of vias: 0
[NR-eGR] Total length: 5.490700e+04um, number of vias: 8237
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.784280e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 102
[NR-eGR] metal2  (2V) length: 1.788600e+02um, number of vias: 114
[NR-eGR] metal3  (3H) length: 9.827000e+02um, number of vias: 76
[NR-eGR] metal4  (4V) length: 6.227200e+02um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.784280e+03um, number of vias: 292
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.784280e+03um, number of vias: 292
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1198.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.11 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_154862_soc07_UIS112a03_ZcPzyt/.rgfN3N8Fl
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 2 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=09/17 16:02:00, mem=947.4M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Sep 17 16:02:00 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-733) PIN IO_F_IO_A[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_F_RB_A in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_F_RB_B in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_KEY[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_KEY[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start routing data preparation on Sun Sep 17 16:02:00 2023
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.2400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.2400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.2000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 1599 nets.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 959.47 (MB), peak = 1061.18 (MB)
#Merging special wires: starts on Sun Sep 17 16:02:01 2023 with memory = 959.75 (MB), peak = 1061.18 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:960.0 MB, peak:1.0 GB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#reading routing guides ......
#
#Finished routing data preparation on Sun Sep 17 16:02:01 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.46 (MB)
#Total memory = 960.11 (MB)
#Peak memory = 1061.18 (MB)
#
#
#Start global routing on Sun Sep 17 16:02:01 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Sep 17 16:02:01 2023
#
#Start routing resource analysis on Sun Sep 17 16:02:01 2023
#
#Routing resource analysis is done on Sun Sep 17 16:02:01 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1474         847       24025    39.38%
#  metal2         V        1343         754       24025    37.95%
#  metal3         H        1428         893       24025    39.41%
#  metal4         V        1038        1059       24025    45.03%
#  metal5         H        1176        1145       24025    45.21%
#  metal6         V         318         206       24025    39.06%
#  --------------------------------------------------------------
#  Total                   6779      41.65%      144150    41.01%
#
#  3 nets (0.19%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Sep 17 16:02:01 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.91 (MB), peak = 1061.18 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.93 (MB), peak = 1061.18 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.04018
#Reroute: 0.03503
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.09 (MB), peak = 1061.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.18 (MB), peak = 1061.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 653 (skipped).
#Total number of selected nets for routing = 2.
#Total number of unselected nets (but routable) for routing = 946 (skipped).
#Total number of nets in the design = 1601.
#
#946 skipped nets do not have any wires.
#2 routable nets have only global wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2               0  
#------------------------------------------------
#        Total                  2               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             946  
#------------------------------------------------
#        Total                  2             946  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1789 um.
#Total half perimeter of net bounding box = 807 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 176 um.
#Total wire length on LAYER metal3 = 983 um.
#Total wire length on LAYER metal4 = 630 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 256
#Up-Via Summary (total 256):
#           
#-----------------------
# metal1            101
# metal2             87
# metal3             68
#-----------------------
#                   256 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 638.4
#Average of max src_to_sink distance for priority net 402.6
#Average of ave src_to_sink distance for priority net 328.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.98 (MB)
#Total memory = 965.10 (MB)
#Peak memory = 1061.18 (MB)
#
#Finished global routing on Sun Sep 17 16:02:01 2023
#
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.70 (MB), peak = 1061.18 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start Track Assignment.
#Done with 54 horizontal wires in 2 hboxes and 70 vertical wires in 2 hboxes.
#Done with 54 horizontal wires in 2 hboxes and 68 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1866 um.
#Total half perimeter of net bounding box = 807 um.
#Total wire length on LAYER metal1 = 85 um.
#Total wire length on LAYER metal2 = 176 um.
#Total wire length on LAYER metal3 = 960 um.
#Total wire length on LAYER metal4 = 646 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 256
#Up-Via Summary (total 256):
#           
#-----------------------
# metal1            101
# metal2             87
# metal3             68
#-----------------------
#                   256 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.62 (MB), peak = 1061.18 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.14 (MB)
#Total memory = 964.66 (MB)
#Peak memory = 1061.18 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.5% of the total area was rechecked for DRC, and 3.1% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.23 (MB), peak = 1061.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1788 um.
#Total half perimeter of net bounding box = 807 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 4 um.
#Total wire length on LAYER metal3 = 1013 um.
#Total wire length on LAYER metal4 = 771 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 307
#Up-Via Summary (total 307):
#           
#-----------------------
# metal1            101
# metal2            101
# metal3            105
#-----------------------
#                   307 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.84 (MB)
#Total memory = 967.52 (MB)
#Peak memory = 1061.18 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.84 (MB)
#Total memory = 967.52 (MB)
#Peak memory = 1061.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 28.07 (MB)
#Total memory = 975.50 (MB)
#Peak memory = 1061.18 (MB)
#Number of warnings = 55
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Sep 17 16:02:02 2023
#
% End globalDetailRoute (date=09/17 16:02:02, total cpu=0:00:02.0, real=0:00:02.0, peak res=975.1M, current mem=975.1M)
        NanoRoute done. (took cpu=0:00:02.0 real=0:00:02.0)
      Clock detailed routing done.
Checking guided vs. routed lengths for 3 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
      below          0.000           1
         0.000     100.000           0
       100.000     200.000           1
       200.000     300.000           0
       300.000     400.000           0
       400.000     500.000           0
       500.000     600.000           0
       600.000     700.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            1
       1.000      2.000            0
       2.000      3.000            1
      -------------------------------------
      

    Top 2 notable deviations of routed length from guided length
    =============================================================

    Net NFC_CHIP/CTS_2 (100 terminals)
    Guided length:  max path =   626.880um, total =  1613.636um
    Routed length:  max path =   641.460um, total =  1699.320um
    Deviation:      max path =     2.326%,  total =     5.310%

    Net clk (2 terminals)
    Guided length:  max path =   156.450um, total =   156.450um
    Routed length:  max path =   157.060um, total =   157.680um
    Deviation:      max path =     0.390%,  total =     0.786%

Set FIXED routing status on 2 net(s)
**WARN: (IMPCCOPT-5043):	Found a non-standard cell PAD_I_clk (XMD). Its placement status will remain as PLACED.
Set FIXED placed status on 1 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1598 (unrouted=1598, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=620, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 320
[NR-eGR] Read numTotalNets=981  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 946 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 946 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.144832e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.02%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               12( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1216.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3168
[NR-eGR] metal2  (2V) length: 1.879654e+04um, number of vias: 4593
[NR-eGR] metal3  (3H) length: 2.236745e+04um, number of vias: 436
[NR-eGR] metal4  (4V) length: 8.992339e+03um, number of vias: 67
[NR-eGR] metal5  (5H) length: 4.051990e+03um, number of vias: 10
[NR-eGR] metal6  (6V) length: 6.753600e+02um, number of vias: 0
[NR-eGR] Total length: 5.488368e+04um, number of vias: 8274
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.06 seconds, mem = 1213.5M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         3 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1598 (unrouted=652, trialRouted=946, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=620, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.4 real=0:00:02.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=1146 and nets=1601 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1213.484M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'I_clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'I_clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
    cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
    cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
    sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.233pF, total=0.251pF
    wire lengths     : top=0.000um, trunk=157.060um, leaf=1631.120um, total=1788.180um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.518ns count=2 avg=0.075ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=1 avg=0.373ns sd=0.000ns min=0.373ns max=0.373ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF12CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
  Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
  CCOpt::Phase::Routing done. (took cpu=0:00:02.5 real=0:00:02.5)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'I_clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.233pF, total=0.251pF
      wire lengths     : top=0.000um, trunk=157.060um, leaf=1631.120um, total=1788.180um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.373ns sd=0.000ns min=0.373ns max=0.373ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 1.101ns to 1.170ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.233pF, total=0.251pF
      wire lengths     : top=0.000um, trunk=157.060um, leaf=1631.120um, total=1788.180um
    Clock DAG net violations PostConditioning after DRV fixing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.373ns sd=0.000ns min=0.373ns max=0.373ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.233pF, total=0.251pF
      wire lengths     : top=0.000um, trunk=157.060um, leaf=1631.120um, total=1788.180um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.373ns sd=0.000ns min=0.373ns max=0.373ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
      cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
      cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
      sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.233pF, total=0.251pF
      wire lengths     : top=0.000um, trunk=157.060um, leaf=1631.120um, total=1788.180um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.518ns count=2 avg=0.075ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=1 avg=0.373ns sd=0.000ns min=0.373ns max=0.373ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: BUF12CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
    Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net I_clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
Skipping ECO: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=1146 and nets=1601 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1213.484M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1598 (unrouted=652, trialRouted=946, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=620, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
    cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
    cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
    sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.233pF, total=0.251pF
    wire lengths     : top=0.000um, trunk=157.060um, leaf=1631.120um, total=1788.180um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.518ns count=2 avg=0.075ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=1 avg=0.373ns sd=0.000ns min=0.373ns max=0.373ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF12CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group after post-conditioning:
    skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
  Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         1        62.496       0.025
  Inverters                       0         0.000       0.000
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     1      8774.314       0.004
  All                             2      8836.810       0.029
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      157.060
  Leaf      1631.120
  Total     1788.180
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.029    0.018    0.047
  Leaf     0.217    0.233    0.450
  Total    0.246    0.251    0.497
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   99      0.217     0.002       0.000      0.002    0.002
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.004       0.000      0.004    [0.004]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.518       2       0.075       0.105      0.000    0.149    {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}         -
  Leaf        0.518       1       0.373       0.000      0.373    0.373    {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF12CK    buffer      1         62.496
  XMD        logic       1       8774.314
  ----------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    1.156     1.170     0.014       0.200         0.014           0.014           1.166        0.004     100% {1.156, 1.170}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    1.156     1.170     0.014       0.200         0.014           0.014           1.166        0.004     100% {1.156, 1.170}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
func_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=1, i=0, icg=0, nicg=0, l=1, total=2
  cell areas       : b=62.496um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8836.810um^2
  cell capacitance : b=0.025pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.029pF
  sink capacitance : count=99, total=0.217pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.233pF, total=0.251pF
  wire lengths     : top=0.000um, trunk=157.060um, leaf=1631.120um, total=1788.180um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.518ns count=2 avg=0.075ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
  Leaf  : target=0.518ns count=1 avg=0.373ns sd=0.000ns min=0.373ns max=0.373ns {0 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF12CK: 1 
 Logics: XMD: 1 
Primary reporting skew group after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=1.156, max=1.170, avg=1.166, sd=0.004], skew [0.014 vs 0.200], 100% {1.156, 1.170} (wid=0.067 ws=0.014) (gid=1.104 gs=0.000)
Clock network insertion delays are now [1.156ns, 1.170ns] average 1.166ns std.dev 0.004ns
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (1.500,774.740), in power domain auto-default. Achieved capacitance of 0.004pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 1.000ns (+/- 0.100ns) for skew group clk/func_mode. Achieved longest insertion delay of 1.170ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.1)
Runtime done. (took cpu=0:00:06.9 real=0:00:07.0)
Runtime Summary
===============
Clock Runtime:  (55%) Core CTS           3.85 (Init 2.75, Construction 0.51, Implementation 0.22, eGRPC 0.12, PostConditioning 0.12, Other 0.12)
Clock Runtime:  (38%) CTS services       2.71 (RefinePlace 0.28, EarlyGlobalClock 0.25, NanoRoute 2.00, ExtractRC 0.17)
Clock Runtime:   (5%) Other CTS          0.41 (Init 0.15, CongRepair 0.22, TimingUpdate 0.04, Other 0.00)
Clock Runtime: (100%) Total              6.96

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 985.0M, totSessionCpu=0:03:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1217.5M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1215.5)
Total number of fetched objects 981
End delay calculation. (MEM=1279.4 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1279.4 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:52 mem=1279.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 14.917  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   107   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 3.378%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 997.4M, totSessionCpu=0:03:52 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1225.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1225.7M) ***
*** Starting optimizing excluded clock nets MEM= 1225.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1225.7M) ***
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 33 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 3.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     3.38%|        -|   0.100|   0.000|   0:00:00.0| 1327.9M|
|     3.37%|        2|   0.100|   0.000|   0:00:00.0| 1368.1M|
|     3.37%|        0|   0.100|   0.000|   0:00:00.0| 1368.1M|
|     3.37%|        2|   0.100|   0.000|   0:00:00.0| 1368.1M|
|     3.37%|        0|   0.100|   0.000|   0:00:00.0| 1368.1M|
|     3.37%|        0|   0.100|   0.000|   0:00:00.0| 1368.1M|
|     3.37%|        0|   0.100|   0.000|   0:00:00.0| 1368.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 3.37
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:58 mem=1368.1M) ***
Total net bbox length = 5.005e+04 (2.427e+04 2.578e+04) (ext = 1.787e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1368.1MB
Summary Report:
Instances move: 0 (out of 883 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.005e+04 (2.427e+04 2.578e+04) (ext = 1.787e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1368.1MB
*** Finished refinePlace (0:03:58 mem=1368.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1368.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1368.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1283.89M, totSessionCpu=0:03:58).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 320
[NR-eGR] Read numTotalNets=979  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 944 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 944 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.142816e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.02%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               12( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3160
[NR-eGR] metal2  (2V) length: 1.880602e+04um, number of vias: 4573
[NR-eGR] metal3  (3H) length: 2.235443e+04um, number of vias: 432
[NR-eGR] metal4  (4V) length: 8.962659e+03um, number of vias: 67
[NR-eGR] metal5  (5H) length: 4.052610e+03um, number of vias: 10
[NR-eGR] metal6  (6V) length: 6.753600e+02um, number of vias: 0
[NR-eGR] Total length: 5.485108e+04um, number of vias: 8242
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1265.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.14 seconds
Extraction called for design 'CHIP' of instances=1144 and nets=1001 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1265.672M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1265.69)
Total number of fetched objects 979
End delay calculation. (MEM=1329.59 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1329.59 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 33 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    14.92|     0.00|       0|       0|       0|   3.37|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    14.92|     0.00|       0|       0|       0|   3.37| 0:00:00.0|  1348.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1348.7M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 3.371%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1144 and nets=1001 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1263.672M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1263.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 16771 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=4 numInstBlks=1960 numPGBlocks=16771 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 320
[NR-eGR] Read numTotalNets=979  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 944 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 944 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.142816e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.02%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               12( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1266.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1266.35)
Total number of fetched objects 979
End delay calculation. (MEM=1330.25 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1330.25 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:04:00 mem=1330.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1059.7M, totSessionCpu=0:04:00 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 14.917  | 16.337  | 15.614  | 14.917  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   107   |   99    |   99    |    8    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 3.368%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1060.5M, totSessionCpu=0:04:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        2  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2171        5  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        5  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
WARNING   IMPCCOPT-4313        2  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
*** Message Summary: 30 warning(s), 0 error(s)

#% End ccopt_design (date=09/17 16:02:15, total cpu=0:00:17.9, real=0:00:20.0, peak res=1068.6M, current mem=1060.6M)
<CMD> all_constraint_modes 
func_mode
<CMD> set_interactive_constraint_modes [ all_constraint_modes ]
<CMD> set_propagated_clock [ all_clocks ]
**WARN: (TCLCMD-1126):	Clock object 'clk' converted from ideal to propagated mode
**WARN: (TCLCMD-1126):	Clock object 'clk' converted from ideal to propagated mode
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1207.9M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1209.93)
Total number of fetched objects 979
End delay calculation. (MEM=1273.83 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1273.83 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:06 mem=1273.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 13.917  | 16.337  | 16.614  | 13.917  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   107   |   99    |   99    |    8    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 3.368%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.88 sec
Total Real time: 3.0 sec
Total Memory Usage: 1226.132812 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1207.9M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1209.93)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 979
End delay calculation. (MEM=1273.83 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1273.83 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:14 mem=1273.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.118  |  0.251  |  0.118  |  1.905  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   107   |   99    |   99    |    8    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 3.368%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.78 sec
Total Real time: 0.0 sec
Total Memory Usage: 1207.914062 Mbytes
<CMD> saveDesign Layout/postcts_107
#% Begin save design ... (date=09/17 16:04:47, mem=968.9M)
% Begin Save ccopt configuration ... (date=09/17 16:04:47, mem=968.9M)
% End Save ccopt configuration ... (date=09/17 16:04:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=969.7M, current mem=969.7M)
% Begin Save netlist data ... (date=09/17 16:04:47, mem=969.7M)
Writing Binary DB to Layout/postcts_107.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:04:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.9M, current mem=969.9M)
Saving congestion map file Layout/postcts_107.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:04:47, mem=970.4M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:04:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.4M, current mem=970.4M)
% Begin Save clock tree data ... (date=09/17 16:04:47, mem=970.4M)
% End Save clock tree data ... (date=09/17 16:04:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.4M, current mem=970.4M)
Saving preference file Layout/postcts_107.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:04:48, mem=970.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:04:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.4M, current mem=970.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 16:04:48, mem=970.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:04:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.4M, current mem=970.4M)
% Begin Save routing data ... (date=09/17 16:04:48, mem=970.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1213.9M) ***
% End Save routing data ... (date=09/17 16:04:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.4M, current mem=971.4M)
Saving property file Layout/postcts_107.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1213.9M) ***
#Saving pin access data to file Layout/postcts_107.dat/CHIP.apa ...
#
Saving rc congestion map Layout/postcts_107.dat/CHIP.congmap.gz ...
% Begin Save power constraints data ... (date=09/17 16:04:49, mem=971.4M)
% End Save power constraints data ... (date=09/17 16:04:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.4M, current mem=971.4M)
RC_corner
RC_corner
RC_corner
Generated self-contained design postcts_107.dat
#% End save design ... (date=09/17 16:04:49, total cpu=0:00:00.8, real=0:00:02.0, peak res=971.4M, current mem=970.7M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
**WARN: (IMPSP-5138):	cell 'TIEHI' does not exist.
**WARN: (IMPSP-5138):	cell 'TIELO' does not exist.

Usage: addTieHiLo [-help] [-cell <tieCell-list>] [-createHierPort {true|false}] [-matchingPDs {true|false}]
                  [-postMask {true|false}] [-powerDomain <powerDomain name>] [-prefix <tie-prefix>]
                  [-reportHierPort {true|false}] [-cellPin value | -instancePin file name | -excludePin file name]

**ERROR: (IMPTCM-10):	Failed to set value for option "-cell".

**ERROR: (IMPSYT-16302):	**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK} -maxAllowedDelay 1
<CMD> addTieHiLo -cell {TIE1 TIE0} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 20.
Re-routed 4 nets
INFO: Total Number of Tie Cells (TIE1) placed: 4  
INFO: Total Number of Tie Cells (TIE0) placed: 0  
<CMD> saveDesign Layout/postcts_110
#% Begin save design ... (date=09/17 16:08:40, mem=1026.6M)
% Begin Save ccopt configuration ... (date=09/17 16:08:40, mem=1026.6M)
% End Save ccopt configuration ... (date=09/17 16:08:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.6M, current mem=1026.6M)
% Begin Save netlist data ... (date=09/17 16:08:40, mem=1026.6M)
Writing Binary DB to Layout/postcts_110.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:08:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.7M, current mem=1026.7M)
Saving congestion map file Layout/postcts_110.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:08:40, mem=1026.8M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:08:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
% Begin Save clock tree data ... (date=09/17 16:08:40, mem=1026.8M)
% End Save clock tree data ... (date=09/17 16:08:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
Saving preference file Layout/postcts_110.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:08:41, mem=1026.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:08:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 16:08:41, mem=1026.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
% Begin Save routing data ... (date=09/17 16:08:41, mem=1026.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1309.1M) ***
% End Save routing data ... (date=09/17 16:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.8M, current mem=1027.8M)
Saving property file Layout/postcts_110.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1309.1M) ***
#Saving pin access data to file Layout/postcts_110.dat/CHIP.apa ...
#
Saving rc congestion map Layout/postcts_110.dat/CHIP.congmap.gz ...
% Begin Save power constraints data ... (date=09/17 16:08:42, mem=1027.8M)
% End Save power constraints data ... (date=09/17 16:08:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.8M, current mem=1027.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design postcts_110.dat
#% End save design ... (date=09/17 16:08:42, total cpu=0:00:00.9, real=0:00:02.0, peak res=1027.8M, current mem=1026.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign Layout/postcts_110
#% Begin save design ... (date=09/17 16:08:42, mem=1026.6M)
% Begin Save ccopt configuration ... (date=09/17 16:08:42, mem=1026.6M)
% End Save ccopt configuration ... (date=09/17 16:08:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=1026.6M, current mem=1026.6M)
% Begin Save netlist data ... (date=09/17 16:08:43, mem=1026.6M)
Writing Binary DB to Layout/postcts_110.dat.tmp/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:08:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
Saving congestion map file Layout/postcts_110.dat.tmp/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:08:43, mem=1026.8M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:08:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
% Begin Save clock tree data ... (date=09/17 16:08:43, mem=1026.8M)
% End Save clock tree data ... (date=09/17 16:08:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
Saving preference file Layout/postcts_110.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:08:44, mem=1026.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/17 16:08:44, mem=1026.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.8M, current mem=1026.8M)
% Begin Save routing data ... (date=09/17 16:08:44, mem=1026.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1262.5M) ***
% End Save routing data ... (date=09/17 16:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.8M, current mem=1027.8M)
Saving property file Layout/postcts_110.dat.tmp/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1262.5M) ***
#Saving pin access data to file Layout/postcts_110.dat.tmp/CHIP.apa ...
#
Saving rc congestion map Layout/postcts_110.dat.tmp/CHIP.congmap.gz ...
% Begin Save power constraints data ... (date=09/17 16:08:45, mem=1027.8M)
% End Save power constraints data ... (date=09/17 16:08:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.8M, current mem=1027.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design postcts_110.dat.tmp
#% End save design ... (date=09/17 16:08:45, total cpu=0:00:00.9, real=0:00:03.0, peak res=1027.8M, current mem=1026.7M)
*** Message Summary: 0 warning(s), 0 error(s)

*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net NFC_CHIP/CTS_2 -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net I_clk -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -weight 10 -preferred_extra_space 1
*** Total 3 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1029.28 (MB), peak = 1068.58 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1256.8M, init mem=1256.8M)
IO instance overlap:104
*info: Placed = 888            (Fixed = 1)
*info: Unplaced = 0           
Placement Density:3.38%(17390/515161)
Placement Density (including fixed std cells):3.38%(17390/515161)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1256.8M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (2) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1256.8M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Sep 17 16:11:23 2023
#
#Generating timing data, please wait...
#983 total nets, 2 already routed, 2 will ignore in trialRoute
#Reporting timing...
Total number of fetched objects 983
End delay calculation. (MEM=1345.3 CPU=0:00:00.2 REAL=0:00:00.0)
#Normalized TNS: 1000.00 20.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.07 (MB), peak = 1075.07 (MB)
#Library Standard Delay: 53.60ps
#Slack threshold: 107.20ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.39 (MB), peak = 1075.39 (MB)
#Use bna from skp: 0
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1079.88 (MB), peak = 1079.88 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.93 (MB), peak = 1080.00 (MB)
#Current view: av_func_mode_max 
CHIP
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1032.09 (MB), peak = 1082.54 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-733) PIN IO_F_IO_A[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_F_RB_A in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_F_RB_B in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_KEY[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_KEY[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start routing data preparation on Sun Sep 17 16:11:26 2023
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 1003 nets.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.25 (MB), peak = 1082.54 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.66 (MB), peak = 1082.54 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Merging special wires: starts on Sun Sep 17 16:11:27 2023 with memory = 1042.73 (MB), peak = 1082.54 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Finished routing data preparation on Sun Sep 17 16:11:27 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.34 (MB)
#Total memory = 1043.00 (MB)
#Peak memory = 1082.54 (MB)
#
#
#Start global routing on Sun Sep 17 16:11:27 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Sep 17 16:11:27 2023
#
#Start routing resource analysis on Sun Sep 17 16:11:27 2023
#
#Routing resource analysis is done on Sun Sep 17 16:11:27 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1474         847       24025    39.38%
#  metal2         V        1343         754       24025    37.95%
#  metal3         H        1428         893       24025    39.41%
#  metal4         V        1038        1059       24025    45.03%
#  metal5         H        1176        1145       24025    45.21%
#  metal6         V         318         206       24025    39.06%
#  --------------------------------------------------------------
#  Total                   6779      41.65%      144150    41.01%
#
#  3 nets (0.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Sep 17 16:11:27 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1045.60 (MB), peak = 1082.54 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1045.60 (MB), peak = 1082.54 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#Initial_route: 0.11148
#Reroute: 0.23822
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.72 (MB), peak = 1082.54 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.15 (MB), peak = 1082.54 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
#Total number of routable nets = 950.
#Total number of nets in the design = 1005.
#
#948 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             948  
#-----------------------------
#        Total             948  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             948  
#------------------------------------------------
#        Total                  2             948  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2        7(0.05%)      1(0.01%)      1(0.01%)   (0.06%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      7(0.01%)      1(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   metal1(H)   |         22.44 |         26.44 |
[hotspot] |   metal2(V)   |          0.00 |          0.00 |
[hotspot] |   metal3(H)   |          0.00 |          0.00 |
[hotspot] |   metal4(V)   |          0.00 |          0.00 |
[hotspot] |   metal5(H)   |          0.00 |          0.00 |
[hotspot] |   metal6(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(metal1    22.44 |(metal1    26.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 54070 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 3377 um.
#Total wire length on LAYER metal2 = 17686 um.
#Total wire length on LAYER metal3 = 21349 um.
#Total wire length on LAYER metal4 = 9255 um.
#Total wire length on LAYER metal5 = 2318 um.
#Total wire length on LAYER metal6 = 84 um.
#Total number of vias = 5673
#Up-Via Summary (total 5673):
#           
#-----------------------
# metal1           3058
# metal2           1977
# metal3            566
# metal4             70
# metal5              2
#-----------------------
#                  5673 
#
#Total number of involved regular nets 218
#Maximum src to sink distance  1231.2
#Average of max src_to_sink distance  109.0
#Average of ave src_to_sink distance  87.0
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.71 (MB)
#Total memory = 1053.73 (MB)
#Peak memory = 1082.54 (MB)
#
#Finished global routing on Sun Sep 17 16:11:27 2023
#
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.27 (MB), peak = 1082.54 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start Track Assignment.
#Done with 1270 horizontal wires in 2 hboxes and 1232 vertical wires in 2 hboxes.
#Done with 256 horizontal wires in 2 hboxes and 310 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      3352.26 	  0.42%  	  0.00% 	  0.42%
# metal2     17617.04 	  0.20%  	  0.00% 	  0.12%
# metal3     19971.58 	  0.17%  	  0.00% 	  0.10%
# metal4      8370.60 	  0.03%  	  0.00% 	  0.00%
# metal5      2311.32 	  0.04%  	  0.00% 	  0.00%
# metal6        85.20 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       51708.00  	  0.17% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 55988 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5028 um.
#Total wire length on LAYER metal2 = 17511 um.
#Total wire length on LAYER metal3 = 21808 um.
#Total wire length on LAYER metal4 = 9205 um.
#Total wire length on LAYER metal5 = 2351 um.
#Total wire length on LAYER metal6 = 84 um.
#Total number of vias = 5673
#Up-Via Summary (total 5673):
#           
#-----------------------
# metal1           3058
# metal2           1977
# metal3            566
# metal4             70
# metal5              2
#-----------------------
#                  5673 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.94 (MB), peak = 1082.54 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#Reporting timing...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1442.27 CPU=0:00:00.3 REAL=0:00:00.0)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 983. 
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1413.38 CPU=0:00:00.1 REAL=0:00:00.0)
#Normalized TNS: 1000.00 20.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1126.03 (MB), peak = 1164.57 (MB)
#Library Standard Delay: 53.60ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.03 (MB), peak = 1164.57 (MB)
#Use bna from skp: 0
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.03 (MB), peak = 1164.57 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 14.133902 (late)
*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.17 (MB), peak = 1164.57 (MB)
Un-suppress "**WARN ..." messages.
Current (total cpu=0:05:27, real=0:32:33, peak res=1164.6M, current mem=1075.7M)
CHIP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1085.5M, current mem=1085.5M)
Current (total cpu=0:05:27, real=0:32:33, peak res=1164.6M, current mem=1085.5M)
Current (total cpu=0:05:27, real=0:32:33, peak res=1164.6M, current mem=1085.5M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1089.6M, current mem=1089.6M)
Current (total cpu=0:05:27, real=0:32:33, peak res=1164.6M, current mem=1089.6M)
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 950
AAE DB initialization (MEM=1329.98 CPU=0:00:00.2 REAL=0:00:01.0) 
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.36 (MB), peak = 1164.57 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 950
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 45 horizontal wires in 2 hboxes and 51 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 20 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      3352.88 	  0.42%  	  0.00% 	  0.42%
# metal2     17608.64 	  0.14%  	  0.00% 	  0.12%
# metal3     19955.10 	  0.13%  	  0.00% 	  0.10%
# metal4      8372.00 	  0.03%  	  0.00% 	  0.00%
# metal5      2311.94 	  0.04%  	  0.00% 	  0.00%
# metal6        85.20 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       51685.76  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 55989 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5050 um.
#Total wire length on LAYER metal2 = 17529 um.
#Total wire length on LAYER metal3 = 21778 um.
#Total wire length on LAYER metal4 = 9186 um.
#Total wire length on LAYER metal5 = 2362 um.
#Total wire length on LAYER metal6 = 84 um.
#Total number of vias = 5673
#Up-Via Summary (total 5673):
#           
#-----------------------
# metal1           3058
# metal2           1977
# metal3            566
# metal4             70
# metal5              2
#-----------------------
#                  5673 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.39 (MB), peak = 1164.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:12
#Increased memory = 48.12 (MB)
#Total memory = 1082.25 (MB)
#Peak memory = 1164.57 (MB)
#Start reading timing information from file .timing_file_154862.tif.gz ...
#Read in timing information for 33 ports, 921 instances from timing file .timing_file_154862.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#4 out of 1148 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.7% of the total area is being checked for drcs
#0.7% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1109.59 (MB), peak = 1164.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57256 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5922 um.
#Total wire length on LAYER metal2 = 20749 um.
#Total wire length on LAYER metal3 = 19427 um.
#Total wire length on LAYER metal4 = 8979 um.
#Total wire length on LAYER metal5 = 2096 um.
#Total wire length on LAYER metal6 = 82 um.
#Total number of vias = 5557
#Up-Via Summary (total 5557):
#           
#-----------------------
# metal1           3122
# metal2           1839
# metal3            531
# metal4             63
# metal5              2
#-----------------------
#                  5557 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 4.65 (MB)
#Total memory = 1086.90 (MB)
#Peak memory = 1164.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.34 (MB), peak = 1164.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57256 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5922 um.
#Total wire length on LAYER metal2 = 20749 um.
#Total wire length on LAYER metal3 = 19427 um.
#Total wire length on LAYER metal4 = 8979 um.
#Total wire length on LAYER metal5 = 2096 um.
#Total wire length on LAYER metal6 = 82 um.
#Total number of vias = 5557
#Up-Via Summary (total 5557):
#           
#-----------------------
# metal1           3122
# metal2           1839
# metal3            531
# metal4             63
# metal5              2
#-----------------------
#                  5557 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57256 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5922 um.
#Total wire length on LAYER metal2 = 20749 um.
#Total wire length on LAYER metal3 = 19427 um.
#Total wire length on LAYER metal4 = 8979 um.
#Total wire length on LAYER metal5 = 2096 um.
#Total wire length on LAYER metal6 = 82 um.
#Total number of vias = 5557
#Up-Via Summary (total 5557):
#           
#-----------------------
# metal1           3122
# metal2           1839
# metal3            531
# metal4             63
# metal5              2
#-----------------------
#                  5557 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1117.05 (MB), peak = 1164.57 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Sep 17 16:11:45 2023
#
#
#Start Post Route Wire Spread.
#Done with 113 horizontal wires in 3 hboxes and 138 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57524 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5931 um.
#Total wire length on LAYER metal2 = 20802 um.
#Total wire length on LAYER metal3 = 19519 um.
#Total wire length on LAYER metal4 = 9087 um.
#Total wire length on LAYER metal5 = 2102 um.
#Total wire length on LAYER metal6 = 82 um.
#Total number of vias = 5557
#Up-Via Summary (total 5557):
#           
#-----------------------
# metal1           3122
# metal2           1839
# metal3            531
# metal4             63
# metal5              2
#-----------------------
#                  5557 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.93 (MB), peak = 1164.57 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1088.48 (MB), peak = 1164.57 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57524 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5931 um.
#Total wire length on LAYER metal2 = 20802 um.
#Total wire length on LAYER metal3 = 19519 um.
#Total wire length on LAYER metal4 = 9087 um.
#Total wire length on LAYER metal5 = 2102 um.
#Total wire length on LAYER metal6 = 82 um.
#Total number of vias = 5557
#Up-Via Summary (total 5557):
#           
#-----------------------
# metal1           3122
# metal2           1839
# metal3            531
# metal4             63
# metal5              2
#-----------------------
#                  5557 
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 2.29 (MB)
#Total memory = 1084.54 (MB)
#Peak memory = 1164.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:23
#Increased memory = 45.99 (MB)
#Total memory = 1075.32 (MB)
#Peak memory = 1164.57 (MB)
#Number of warnings = 43
#Total number of warnings = 106
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Sep 17 16:11:46 2023
#

detailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start detailRoute on Sun Sep 17 16:11:46 2023
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-733) PIN IO_F_IO_A[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_A[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN IO_F_IO_B[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_F_RB_A in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_F_RB_B in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_KEY[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN I_KEY[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_154862.tif.gz ...
#Read in timing information for 33 ports, 921 instances from timing file .timing_file_154862.tif.gz.
#NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Merging special wires: starts on Sun Sep 17 16:11:46 2023 with memory = 1075.16 (MB), peak = 1164.57 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start routing data preparation on Sun Sep 17 16:11:46 2023
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 1003 nets.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.93 (MB), peak = 1164.57 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Post Route wire spreading..
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Sep 17 16:11:46 2023
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Post Route Wire Spread.
#Done with 25 horizontal wires in 3 hboxes and 17 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57539 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5931 um.
#Total wire length on LAYER metal2 = 20806 um.
#Total wire length on LAYER metal3 = 19524 um.
#Total wire length on LAYER metal4 = 9095 um.
#Total wire length on LAYER metal5 = 2102 um.
#Total wire length on LAYER metal6 = 82 um.
#Total number of vias = 5557
#Up-Via Summary (total 5557):
#           
#-----------------------
# metal1           3122
# metal2           1839
# metal3            531
# metal4             63
# metal5              2
#-----------------------
#                  5557 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.11 (MB), peak = 1164.57 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57539 um.
#Total half perimeter of net bounding box = 53286 um.
#Total wire length on LAYER metal1 = 5931 um.
#Total wire length on LAYER metal2 = 20806 um.
#Total wire length on LAYER metal3 = 19524 um.
#Total wire length on LAYER metal4 = 9095 um.
#Total wire length on LAYER metal5 = 2102 um.
#Total wire length on LAYER metal6 = 82 um.
#Total number of vias = 5557
#Up-Via Summary (total 5557):
#           
#-----------------------
# metal1           3122
# metal2           1839
# metal3            531
# metal4             63
# metal5              2
#-----------------------
#                  5557 
#
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.82 (MB)
#Total memory = 1078.63 (MB)
#Peak memory = 1164.57 (MB)
#Number of warnings = 30
#Total number of warnings = 136
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sun Sep 17 16:11:47 2023
#
#routeDesign: cpu time = 00:00:23, elapsed time = 00:00:24, memory = 1078.13 (MB), peak = 1164.57 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> saveDesign Layout/route_117
#% Begin save design ... (date=09/17 16:14:37, mem=1078.1M)
% Begin Save ccopt configuration ... (date=09/17 16:14:37, mem=1078.1M)
% End Save ccopt configuration ... (date=09/17 16:14:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.3M, current mem=1078.3M)
% Begin Save netlist data ... (date=09/17 16:14:37, mem=1078.3M)
Writing Binary DB to Layout/route_117.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:14:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.4M, current mem=1078.4M)
Saving congestion map file Layout/route_117.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:14:38, mem=1078.9M)
Saving AAE Data ...
AAE DB initialization (MEM=1339.15 CPU=0:00:00.2 REAL=0:00:00.0) 
% End Save AAE data ... (date=09/17 16:14:38, total cpu=0:00:00.2, real=0:00:00.0, peak res=1079.4M, current mem=1079.4M)
% Begin Save clock tree data ... (date=09/17 16:14:38, mem=1080.0M)
% End Save clock tree data ... (date=09/17 16:14:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1080.0M, current mem=1080.0M)
Saving preference file Layout/route_117.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:14:38, mem=1080.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:14:39, total cpu=0:00:00.1, real=0:00:01.0, peak res=1080.1M, current mem=1080.1M)
Saving Drc markers ...
... 104 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/17 16:14:39, mem=1080.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1080.1M, current mem=1080.1M)
% Begin Save routing data ... (date=09/17 16:14:39, mem=1080.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1339.2M) ***
% End Save routing data ... (date=09/17 16:14:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1081.1M, current mem=1081.1M)
Saving property file Layout/route_117.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1339.2M) ***
#Saving pin access data to file Layout/route_117.dat/CHIP.apa ...
#
% Begin Save power constraints data ... (date=09/17 16:14:40, mem=1081.1M)
% End Save power constraints data ... (date=09/17 16:14:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1081.1M, current mem=1081.1M)
RC_corner
RC_corner
RC_corner
Generated self-contained design route_117.dat
#% End save design ... (date=09/17 16:14:40, total cpu=0:00:01.1, real=0:00:03.0, peak res=1081.1M, current mem=1078.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=1148 and nets=1005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_154862_soc07_UIS112a03_ZcPzyt/CHIP_154862_LAkBuk.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1326.1M)
Extracted 10.0199% (CPU Time= 0:00:00.1  MEM= 1396.0M)
Extracted 20.0164% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 30.0129% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 40.0211% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 50.0176% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 60.0141% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 70.0223% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 80.0188% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 90.0152% (CPU Time= 0:00:00.2  MEM= 1396.0M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1396.0M)
Number of Extracted Resistors     : 14683
Number of Extracted Ground Cap.   : 15157
Number of Extracted Coupling Cap. : 25636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1351.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1359.934M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1359.93)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/celtic/u18_ss.cdb
	/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/celtic/u18_ff.cdb
 
AAE_INFO: 1 threads acquired from CTE.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1477 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1465.46 CPU=0:00:01.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1465.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1465.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1418.49)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1424.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1424.64 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 13.902  | 16.395  | 16.705  | 13.902  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   107   |   99    |   99    |    8    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 3.376%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.28 sec
Total Real time: 7.0 sec
Total Memory Usage: 1389.488281 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=1148 and nets=1005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_154862_soc07_UIS112a03_ZcPzyt/CHIP_154862_LAkBuk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1396.5M)
Extracted 10.0199% (CPU Time= 0:00:00.1  MEM= 1467.3M)
Extracted 20.0164% (CPU Time= 0:00:00.1  MEM= 1467.3M)
Extracted 30.0129% (CPU Time= 0:00:00.1  MEM= 1467.3M)
Extracted 40.0211% (CPU Time= 0:00:00.1  MEM= 1467.3M)
Extracted 50.0176% (CPU Time= 0:00:00.2  MEM= 1467.3M)
Extracted 60.0141% (CPU Time= 0:00:00.2  MEM= 1467.3M)
Extracted 70.0223% (CPU Time= 0:00:00.2  MEM= 1467.3M)
Extracted 80.0188% (CPU Time= 0:00:00.2  MEM= 1467.3M)
Extracted 90.0152% (CPU Time= 0:00:00.2  MEM= 1467.3M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1467.3M)
Number of Extracted Resistors     : 14683
Number of Extracted Ground Cap.   : 15157
Number of Extracted Coupling Cap. : 25636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1447.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1455.316M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1394.68)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1461.67 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1461.67 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1461.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1461.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1424.09)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1430.24 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1430.24 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:15 mem=1430.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.114  |  0.276  |  0.114  |  1.907  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   107   |   99    |   99    |    8    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 3.376%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.89 sec
Total Real time: 2.0 sec
Total Memory Usage: 1360.386719 Mbytes
Reset AAE Options
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1360.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 261.120 261.120} 1 of 25
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 0.000 522.240 261.120} 2 of 25
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 0.000 783.360 261.120} 3 of 25
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 0.000 1044.480 261.120} 4 of 25
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 0.000 1300.140 261.120} 5 of 25
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 261.120 261.120 522.240} 6 of 25
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 261.120 522.240 522.240} 7 of 25
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 261.120 783.360 522.240} 8 of 25
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 261.120 1044.480 522.240} 9 of 25
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 261.120 1300.140 522.240} 10 of 25
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 522.240 261.120 783.360} 11 of 25
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 522.240 522.240 783.360} 12 of 25
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 522.240 783.360 783.360} 13 of 25
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 522.240 1044.480 783.360} 14 of 25
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 522.240 1300.140 783.360} 15 of 25
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 783.360 261.120 1044.480} 16 of 25
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 783.360 522.240 1044.480} 17 of 25
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 783.360 783.360 1044.480} 18 of 25
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 783.360 1044.480 1044.480} 19 of 25
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 783.360 1300.140 1044.480} 20 of 25
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1044.480 261.120 1299.760} 21 of 25
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 1044.480 522.240 1299.760} 22 of 25
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 1044.480 783.360 1299.760} 23 of 25
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 1044.480 1044.480 1299.760} 24 of 25
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 1044.480 1300.140 1299.760} 25 of 25
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 4.0M) ***

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1364.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 72
  Overlap     : 640
End Summary

  Verification Complete : 712 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.2  MEM: 96.2M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> selectRouteBlk -box 0.0000 1159.6400 1300.1400 1299.7600 NRouteblkM6 -layer metal6
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 1089.34 1089.58 1229.89 1369.82
<CMD> zoomBox 1089.96 1088.96 1370.2 1229.53
<CMD> zoomBox 922.8 1089.58 1063.35 1369.82
<CMD> zoomBox 1089.34 1089.58 1229.89 1369.82
<CMD> zoomBox 1089.96 1088.96 1370.2 1229.53
<CMD> zoomBox 1089.96 1088.96 1370.2 1229.53
<CMD> zoomBox 1006.07 1089.58 1146.62 1369.82
<CMD> zoomBox 1006.07 1089.58 1146.62 1369.82
<CMD> zoomBox 922.8 1089.58 1063.35 1369.82
<CMD> zoomBox 922.8 1089.58 1063.35 1369.82
<CMD> zoomBox 1089.96 1005.71 1370.2 1146.29
<CMD> zoomBox 1089.96 1005.71 1370.2 1146.29
<CMD> zoomBox 1089.96 922.47 1370.2 1063.05
<CMD> zoomBox 1089.96 922.47 1370.2 1063.05
<CMD> zoomBox 756.26 1089.58 896.81 1369.82
<CMD> zoomBox 756.26 1089.58 896.81 1369.82
<CMD> zoomBox 839.53 1089.58 980.08 1369.82
<CMD> zoomBox 839.53 1089.58 980.08 1369.82
<CMD> zoomBox 672.99 1089.58 813.54 1369.82
<CMD> zoomBox 672.99 1089.58 813.54 1369.82
<CMD> zoomBox 589.72 1089.58 730.27 1369.82
<CMD> zoomBox 589.72 1089.58 730.27 1369.82
<CMD> zoomBox 1089.96 755.99 1370.2 896.57
<CMD> zoomBox 1089.96 755.99 1370.2 896.57
<CMD> zoomBox 1089.96 839.23 1370.2 979.81
<CMD> zoomBox 1089.96 839.23 1370.2 979.81
<CMD> zoomBox 1089.96 672.75 1370.2 813.33
<CMD> zoomBox 1089.96 672.75 1370.2 813.33
<CMD> zoomBox 1089.96 589.51 1370.2 730.09
<CMD> zoomBox 1089.96 589.51 1370.2 730.09
<CMD> zoomBox 506.45 1089.58 647.0 1369.82
<CMD> zoomBox 506.45 1089.58 647.0 1369.82
<CMD> zoomBox 423.18 1089.58 563.73 1369.82
<CMD> zoomBox 423.18 1089.58 563.73 1369.82
<CMD> zoomBox 256.64 1089.58 397.19 1369.82
<CMD> zoomBox 256.64 1089.58 397.19 1369.82
<CMD> zoomBox 339.91 1089.58 480.46 1369.82
<CMD> zoomBox 339.91 1089.58 480.46 1369.82
<CMD> zoomBox 173.37 1089.58 313.92 1369.82
<CMD> zoomBox 173.37 1089.58 313.92 1369.82
<CMD> zoomBox 90.1 1089.58 230.64 1369.82
<CMD> zoomBox 90.1 1089.58 230.64 1369.82
<CMD> zoomBox -70.06 1088.96 210.18 1229.53
<CMD> zoomBox -70.06 1088.96 210.18 1229.53
<CMD> zoomBox -70.06 1005.71 210.18 1146.29
<CMD> zoomBox -70.06 1005.71 210.18 1146.29
<CMD> zoomBox -70.06 922.47 210.18 1063.05
<CMD> zoomBox -70.06 922.47 210.18 1063.05
<CMD> zoomBox -70.06 755.99 210.18 896.57
<CMD> zoomBox -70.06 755.99 210.18 896.57
<CMD> zoomBox -70.06 839.23 210.18 979.81
<CMD> zoomBox -70.06 839.23 210.18 979.81
<CMD> zoomBox -70.06 672.75 210.18 813.33
<CMD> zoomBox -70.06 672.75 210.18 813.33
<CMD> zoomBox -70.06 589.51 210.18 730.09
<CMD> zoomBox -70.06 589.51 210.18 730.09
<CMD> zoomBox 1089.96 506.27 1370.2 646.85
<CMD> zoomBox 1089.96 506.27 1370.2 646.85
<CMD> zoomBox 1089.96 423.03 1370.2 563.61
<CMD> zoomBox 1089.96 423.03 1370.2 563.61
<CMD> zoomBox 1089.96 256.55 1370.2 397.13
<CMD> zoomBox 1089.96 256.55 1370.2 397.13
<CMD> zoomBox 1089.96 339.79 1370.2 480.37
<CMD> zoomBox 1089.96 339.79 1370.2 480.37
<CMD> zoomBox 1089.96 173.31 1370.2 313.89
<CMD> zoomBox 1089.96 173.31 1370.2 313.89
<CMD> zoomBox 1089.34 -70.06 1229.89 210.18
<CMD> zoomBox 1089.34 -70.06 1229.89 210.18
<CMD> zoomBox 1089.96 90.07 1370.2 230.64
<CMD> zoomBox 1089.96 90.07 1370.2 230.64
<CMD> zoomBox 1006.07 -70.06 1146.62 210.18
<CMD> zoomBox 1006.07 -70.06 1146.62 210.18
<CMD> zoomBox 922.8 -70.06 1063.35 210.18
<CMD> zoomBox 922.8 -70.06 1063.35 210.18
<CMD> zoomBox 756.26 -70.06 896.81 210.18
<CMD> zoomBox 756.26 -70.06 896.81 210.18
<CMD> zoomBox 839.53 -70.06 980.08 210.18
<CMD> zoomBox 839.53 -70.06 980.08 210.18
<CMD> zoomBox 672.99 -70.06 813.54 210.18
<CMD> zoomBox 672.99 -70.06 813.54 210.18
<CMD> zoomBox 589.72 -70.06 730.27 210.18
<CMD> zoomBox 589.72 -70.06 730.27 210.18
<CMD> zoomBox -70.06 506.27 210.18 646.85
<CMD> zoomBox -70.06 506.27 210.18 646.85
<CMD> zoomBox -70.06 423.03 210.18 563.61
<CMD> zoomBox -70.06 423.03 210.18 563.61
<CMD> zoomBox -70.06 256.55 210.18 397.13
<CMD> zoomBox -70.06 256.55 210.18 397.13
<CMD> zoomBox -70.06 339.79 210.18 480.37
<CMD> zoomBox -70.06 339.79 210.18 480.37
<CMD> zoomBox 506.45 -70.06 647.0 210.18
<CMD> zoomBox 506.45 -70.06 647.0 210.18
<CMD> zoomBox 423.18 -70.06 563.73 210.18
<CMD> zoomBox 423.18 -70.06 563.73 210.18
<CMD> zoomBox 256.64 -70.06 397.19 210.18
<CMD> zoomBox 256.64 -70.06 397.19 210.18
<CMD> zoomBox 339.91 -70.06 480.46 210.18
<CMD> zoomBox 339.91 -70.06 480.46 210.18
<CMD> zoomBox -70.06 173.31 210.18 313.89
<CMD> zoomBox -70.06 173.31 210.18 313.89
<CMD> zoomBox 173.37 -70.06 313.92 210.18
<CMD> zoomBox 173.37 -70.06 313.92 210.18
<CMD> redraw
<CMD> zoomBox 90.1 -70.06 230.64 210.18
<CMD> zoomBox 90.1 -70.06 230.64 210.18
<CMD> zoomBox -70.06 90.07 210.18 230.64
<CMD> zoomBox -70.06 90.07 210.18 230.64
<CMD> redraw
<CMD> zoomBox 1051.14 1268.3 1164.98 1328.22
<CMD> zoomBox 967.87 1268.3 1081.71 1328.22
<CMD> zoomBox 967.87 1268.3 1081.71 1328.22
<CMD> zoomBox 1268.68 1050.78 1328.6 1164.62
<CMD> zoomBox 1268.68 1050.78 1328.6 1164.62
<CMD> zoomBox 1268.68 967.54 1328.6 1081.38
<CMD> zoomBox 801.33 1268.3 915.17 1328.22
<CMD> zoomBox 884.6 1268.3 998.44 1328.22
<CMD> zoomBox 634.79 1268.3 748.63 1328.22
<CMD> zoomBox 634.79 1268.3 748.63 1328.22
<CMD> zoomBox 634.79 1268.3 748.63 1328.22
<CMD> zoomBox 634.79 1268.3 748.63 1328.22
<CMD> zoomBox 634.79 1268.3 748.63 1328.22
<CMD> zoomBox 718.06 1268.3 831.9 1328.22
<CMD> zoomBox 718.06 1268.3 831.9 1328.22
<CMD> zoomBox 653.86 1150.93 689.66 1173.35
<CMD> zoomBox 653.86 1150.93 689.66 1173.35
<CMD> redraw
<CMD_INTERNAL> violationBrowserClose
<CMD> verifyConnectivity -nets {VCC GND} -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Sep 17 16:19:48 2023

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1300.1400, 1299.7600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Sep 17 16:19:48 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER8 FILLER64 FILLER4C FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1 -prefix FILLER -markFixed
**WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
operations, such as antenna fixing, may fail due to fillers being marked 
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 2363 filler insts (cell FILLER64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER).
*INFO:   Added 52 filler insts (cell FILLER32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
*INFO:   Added 83 filler insts (cell FILLER16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
*INFO:   Added 272 filler insts (cell FILLER8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
*INFO:   Added 369 filler insts (cell FILLER4 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
*INFO:   Added 444 filler insts (cell FILLER2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
*INFO:   Added 533 filler insts (cell FILLER1 / prefix FILLER).
*INFO: Total 4116 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 4116 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign Layout/corefiller_131
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/17 16:23:36, mem=1258.6M)
% Begin Save ccopt configuration ... (date=09/17 16:23:36, mem=1258.6M)
% End Save ccopt configuration ... (date=09/17 16:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.6M, current mem=1258.6M)
% Begin Save netlist data ... (date=09/17 16:23:36, mem=1258.6M)
Writing Binary DB to Layout/corefiller_131.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.6M, current mem=1258.6M)
Saving congestion map file Layout/corefiller_131.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:23:36, mem=1258.6M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.6M, current mem=1258.6M)
% Begin Save clock tree data ... (date=09/17 16:23:36, mem=1262.5M)
% End Save clock tree data ... (date=09/17 16:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.5M, current mem=1262.5M)
Saving preference file Layout/corefiller_131.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:23:37, mem=1262.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:23:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1262.6M, current mem=1262.6M)
Saving Drc markers ...
... 816 markers are saved ...
... 712 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/17 16:23:37, mem=1262.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:23:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.6M, current mem=1262.6M)
% Begin Save routing data ... (date=09/17 16:23:37, mem=1262.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1460.6M) ***
% End Save routing data ... (date=09/17 16:23:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=1262.6M, current mem=1262.5M)
Saving property file Layout/corefiller_131.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1460.6M) ***
#Saving pin access data to file Layout/corefiller_131.dat/CHIP.apa ...
#
% Begin Save power constraints data ... (date=09/17 16:23:38, mem=1262.5M)
% End Save power constraints data ... (date=09/17 16:23:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.5M, current mem=1262.5M)
RC_corner
RC_corner
RC_corner
Generated self-contained design corefiller_131.dat
#% End save design ... (date=09/17 16:23:38, total cpu=0:00:01.0, real=0:00:02.0, peak res=1262.6M, current mem=1180.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1399.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 261.120 261.120} 1 of 25
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 0.000 522.240 261.120} 2 of 25
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 0.000 783.360 261.120} 3 of 25
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 0.000 1044.480 261.120} 4 of 25
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 0.000 1300.140 261.120} 5 of 25
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 261.120 261.120 522.240} 6 of 25
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 261.120 522.240 522.240} 7 of 25
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 261.120 783.360 522.240} 8 of 25
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 261.120 1044.480 522.240} 9 of 25
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 261.120 1300.140 522.240} 10 of 25
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 522.240 261.120 783.360} 11 of 25
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 522.240 522.240 783.360} 12 of 25
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 522.240 783.360 783.360} 13 of 25
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 522.240 1044.480 783.360} 14 of 25
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 522.240 1300.140 783.360} 15 of 25
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 783.360 261.120 1044.480} 16 of 25
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 783.360 522.240 1044.480} 17 of 25
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 783.360 783.360 1044.480} 18 of 25
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 783.360 1044.480 1044.480} 19 of 25
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 783.360 1300.140 1044.480} 20 of 25
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1044.480 261.120 1299.760} 21 of 25
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {261.120 1044.480 522.240 1299.760} 22 of 25
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {522.240 1044.480 783.360 1299.760} 23 of 25
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {783.360 1044.480 1044.480 1299.760} 24 of 25
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1044.480 1044.480 1300.140 1299.760} 25 of 25
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> verifyConnectivity -nets {VCC GND} -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Sep 17 16:24:26 2023

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1300.1400, 1299.7600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Sep 17 16:24:26 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> reportGateCount -level 5 -limit 100 -outfile CHIP.gateCount
Gate area 9.3744 um^2
[0] CHIP Gates=1855 Cells=888 Area=17389.5 um^2
[1] NFC_CHIP Gates=1851 Cells=884 Area=17352.0 um^2
[2] NFC_CHIP/OriNFC_A Gates=579 Cells=274 Area=5427.8 um^2
[2] NFC_CHIP/OriNFC_B Gates=579 Cells=274 Area=5427.8 um^2
[2] NFC_CHIP/OriNFC_C Gates=579 Cells=274 Area=5427.8 um^2
<CMD> saveNetlist CHIP_netlist.v
Writing Netlist "CHIP_netlist.v" ...
<CMD> saveNetlist -includePowerGround CHIP_pg_netlist.v
Writing Netlist "CHIP_pg_netlist.v" ...
Pwr name (VCC).
Gnd name (GND).
1 Pwr names and 1 Gnd names.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'TMR_1bit_1' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'TMR_1bit_4' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -scanChain -routing CHIP.def
Writing DEF file 'CHIP.def', current time is Sun Sep 17 16:27:01 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'CHIP.def' is written, current time is Sun Sep 17 16:27:01 2023 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
RC_corner
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'CHIP' of instances=5264 and nets=1005 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_154862_soc07_UIS112a03_ZcPzyt/CHIP_154862_ldqJtM.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1405.3M)
Extracted 10.0199% (CPU Time= 0:00:00.1  MEM= 1475.1M)
Extracted 20.0164% (CPU Time= 0:00:00.1  MEM= 1475.1M)
Extracted 30.0129% (CPU Time= 0:00:00.1  MEM= 1475.1M)
Extracted 40.0211% (CPU Time= 0:00:00.1  MEM= 1475.1M)
Extracted 50.0176% (CPU Time= 0:00:00.1  MEM= 1475.1M)
Extracted 60.0141% (CPU Time= 0:00:00.1  MEM= 1475.1M)
Extracted 70.0223% (CPU Time= 0:00:00.1  MEM= 1475.1M)
Extracted 80.0188% (CPU Time= 0:00:00.2  MEM= 1475.1M)
Extracted 90.0152% (CPU Time= 0:00:00.2  MEM= 1475.1M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1475.1M)
Number of Extracted Resistors     : 14683
Number of Extracted Ground Cap.   : 15157
Number of Extracted Coupling Cap. : 25636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1459.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1463.113M)
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf CHIP.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1461.11)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  97.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1525.28 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1525.28 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1525.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1525.3M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1486.8)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  1.8 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 983
AAE_INFO-618: Total number of nets in the design is 1005,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1492.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1492.96 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> saveDesign Layout/corefiller_144
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/17 16:28:18, mem=1191.6M)
% Begin Save ccopt configuration ... (date=09/17 16:28:18, mem=1191.6M)
% End Save ccopt configuration ... (date=09/17 16:28:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1191.9M, current mem=1191.9M)
% Begin Save netlist data ... (date=09/17 16:28:18, mem=1191.9M)
Writing Binary DB to Layout/corefiller_144.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:28:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.9M, current mem=1191.9M)
Saving congestion map file Layout/corefiller_144.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:28:19, mem=1192.1M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.1M, current mem=1192.1M)
% Begin Save clock tree data ... (date=09/17 16:28:19, mem=1195.9M)
% End Save clock tree data ... (date=09/17 16:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.9M, current mem=1195.9M)
Saving preference file Layout/corefiller_144.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:28:19, mem=1195.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:28:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1195.9M, current mem=1195.9M)
Saving Drc markers ...
... 104 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/17 16:28:20, mem=1195.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.9M, current mem=1195.9M)
% Begin Save routing data ... (date=09/17 16:28:20, mem=1195.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1470.3M) ***
% End Save routing data ... (date=09/17 16:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.9M, current mem=1196.9M)
Saving property file Layout/corefiller_144.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1470.3M) ***
#Saving pin access data to file Layout/corefiller_144.dat/CHIP.apa ...
#
% Begin Save power constraints data ... (date=09/17 16:28:20, mem=1196.9M)
% End Save power constraints data ... (date=09/17 16:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.9M, current mem=1196.9M)
RC_corner
RC_corner
RC_corner
Generated self-contained design corefiller_144.dat
#% End save design ... (date=09/17 16:28:21, total cpu=0:00:00.9, real=0:00:03.0, peak res=1196.9M, current mem=1165.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_IOVDD2 -loc 160.78 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_IOVDD2' is placed at (160780, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B0 -loc 244.05 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B0' is placed at (244050, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B1 -loc 327.32 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B1' is placed at (327320, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B2 -loc 410.59 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B2' is placed at (410590, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B3 -loc 493.86 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B3' is placed at (493860, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVDD2 -loc 577.13 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVDD2' is placed at (577130, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVSS2 -loc 660.4 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVSS2' is placed at (660400, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B4 -loc 743.67 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B4' is placed at (743670, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B5 -loc 826.94 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B5' is placed at (826940, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B6 -loc 910.21 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B6' is placed at (910210, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_B7 -loc 993.48 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_B7' is placed at (993480, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_IOVSS2 -loc 1076.75 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_IOVSS2' is placed at (1076750, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_done -loc 1300.14 160.75 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_done' is placed at (1300140, 160750) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_CLE_A -loc 1300.14 243.99 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_CLE_A' is placed at (1300140, 243990) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_ALE_A -loc 1300.14 327.23 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_ALE_A' is placed at (1300140, 327230) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_REN_A -loc 1300.14 410.47 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_REN_A' is placed at (1300140, 410470) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_WEN_A -loc 1300.14 493.71 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_WEN_A' is placed at (1300140, 493710) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVDD3 -loc 1300.14 576.95 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVDD3' is placed at (1300140, 576950) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVSS3 -loc 1300.14 660.19 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVSS3' is placed at (1300140, 660190) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_CLE_B -loc 1300.14 743.43 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_CLE_B' is placed at (1300140, 743430) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_ALE_B -loc 1300.14 826.67 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_ALE_B' is placed at (1300140, 826670) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_REN_B -loc 1300.14 909.91 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_REN_B' is placed at (1300140, 909910) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_O_F_WEN_B -loc 1300.14 993.15 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_O_F_WEN_B' is placed at (1300140, 993150) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_IOVSS3 -loc 1300.14 1076.39 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_IOVSS3' is placed at (1300140, 1076390) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_IOVSS0 -loc 1076.75 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_IOVSS0' is placed at (1076750, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A7 -loc 993.48 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A7' is placed at (993480, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A6 -loc 910.21 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A6' is placed at (910210, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A5 -loc 826.94 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A5' is placed at (826940, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A4 -loc 743.67 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A4' is placed at (743670, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVSS0 -loc 660.4 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVSS0' is placed at (660400, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVDD0 -loc 577.13 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVDD0' is placed at (577130, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A3 -loc 493.86 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A3' is placed at (493860, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A2 -loc 410.59 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A2' is placed at (410590, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A1 -loc 327.32 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A1' is placed at (327320, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_IO_A0 -loc 244.05 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_IO_A0' is placed at (244050, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_IOVDD0 -loc 160.78 1299.76 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_IOVDD0' is placed at (160780, 1299760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_IOVSS1 -loc -56.92 1076.39 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_IOVSS1' is placed at (-56920, 1076390) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_RB_B -loc -56.92 993.15 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_RB_B' is placed at (-56920, 993150) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_F_RB_A -loc -56.92 909.91 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_F_RB_A' is placed at (-56920, 909910) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_rst -loc -56.92 826.67 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_rst' is placed at (-56920, 826670) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_clk -loc -56.92 743.43 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_clk' is placed at (-56920, 743430) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVSS1 -loc -56.92 660.19 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVSS1' is placed at (-56920, 660190) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_CoreVDD1 -loc -56.92 576.95 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_CoreVDD1' is placed at (-56920, 576950) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_KEY3 -loc -56.92 493.71 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_KEY3' is placed at (-56920, 493710) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_KEY2 -loc -56.92 410.47 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_KEY2' is placed at (-56920, 410470) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_KEY1 -loc -56.92 327.23 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_KEY1' is placed at (-56920, 327230) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_I_KEY0 -loc -56.92 243.99 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_I_KEY0' is placed at (-56920, 243990) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_PAD_IOVDD1 -loc -56.92 160.75 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_PAD_IOVDD1' is placed at (-56920, 160750) which is outside of core box.
<CMD> setDrawView place
<CMD> redraw
<CMD> saveDesign Layout/bonding_147
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/17 16:29:36, mem=1166.1M)
% Begin Save ccopt configuration ... (date=09/17 16:29:36, mem=1166.1M)
% End Save ccopt configuration ... (date=09/17 16:29:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1166.1M, current mem=1166.1M)
% Begin Save netlist data ... (date=09/17 16:29:36, mem=1166.1M)
Writing Binary DB to Layout/bonding_147.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:29:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.2M, current mem=1166.2M)
Saving congestion map file Layout/bonding_147.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:29:36, mem=1166.2M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:29:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.2M, current mem=1166.2M)
% Begin Save clock tree data ... (date=09/17 16:29:36, mem=1166.2M)
% End Save clock tree data ... (date=09/17 16:29:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.2M, current mem=1166.2M)
Saving preference file Layout/bonding_147.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:29:37, mem=1166.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:29:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1166.2M, current mem=1166.2M)
Saving Drc markers ...
... 104 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/17 16:29:37, mem=1166.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:29:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.3M, current mem=1166.3M)
% Begin Save routing data ... (date=09/17 16:29:37, mem=1166.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1414.3M) ***
% End Save routing data ... (date=09/17 16:29:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=1167.3M, current mem=1167.3M)
Saving property file Layout/bonding_147.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1414.3M) ***
#Saving pin access data to file Layout/bonding_147.dat/CHIP.apa ...
#
% Begin Save power constraints data ... (date=09/17 16:29:38, mem=1167.3M)
% End Save power constraints data ... (date=09/17 16:29:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.3M, current mem=1167.3M)
RC_corner
RC_corner
RC_corner
Generated self-contained design bonding_147.dat
#% End save design ... (date=09/17 16:29:38, total cpu=0:00:00.9, real=0:00:02.0, peak res=1167.3M, current mem=1166.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> deselectAll
<CMD> selectInst BPad_PAD_IOVDD0
<CMD> add_text -height 10 -pt 195 1326 -label IOVCC -layer METAL5
<CMD> deselectAll
<CMD> add_text -height 10 -pt 1095 1326 -label IOGND -layer METAL5
<CMD> saveDesign Layout/addbond_149
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/17 16:34:28, mem=1166.9M)
% Begin Save ccopt configuration ... (date=09/17 16:34:28, mem=1166.9M)
% End Save ccopt configuration ... (date=09/17 16:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.9M, current mem=1166.9M)
% Begin Save netlist data ... (date=09/17 16:34:28, mem=1166.9M)
Writing Binary DB to Layout/addbond_149.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.0M, current mem=1167.0M)
Saving congestion map file Layout/addbond_149.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:34:29, mem=1167.0M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.0M, current mem=1167.0M)
% Begin Save clock tree data ... (date=09/17 16:34:29, mem=1167.0M)
% End Save clock tree data ... (date=09/17 16:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.0M, current mem=1167.0M)
Saving preference file Layout/addbond_149.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:34:29, mem=1167.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:34:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1167.0M, current mem=1167.0M)
Saving Drc markers ...
... 104 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/17 16:34:29, mem=1167.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:34:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1167.1M, current mem=1167.1M)
% Begin Save routing data ... (date=09/17 16:34:30, mem=1167.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1414.3M) ***
% End Save routing data ... (date=09/17 16:34:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.1M, current mem=1168.1M)
Saving property file Layout/addbond_149.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1414.3M) ***
#Saving pin access data to file Layout/addbond_149.dat/CHIP.apa ...
#
% Begin Save power constraints data ... (date=09/17 16:34:30, mem=1168.2M)
% End Save power constraints data ... (date=09/17 16:34:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.2M, current mem=1168.2M)
RC_corner
RC_corner
RC_corner
Generated self-contained design addbond_149.dat
#% End save design ... (date=09/17 16:34:31, total cpu=0:00:00.9, real=0:00:03.0, peak res=1168.2M, current mem=1166.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtialConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3

Usage: setStreamOutMode [-help] [-reset] [-cellNameUserPrefix {prefix}] [-cellNameUserSuffix {suffix}]
                        [-check_map_file {true|false}] [-ignoreFixedMask {true|false}] [-labelAllPinShape {true|false}]
                        [-oasisCblockCompression {true|false}] [-oasisLayerName {true|false}]
                        [-pinTextOrientation {default|automatic}] [-removeNets {list of net names}]
                        [-SEcompatible {true|false}] [-SEvianames {true|false}] [-snapToMGrid {true|false}]
                        [-specifyViaName {default | %t_%v_%l(lcu)_%n_%r_%c_%u}] [-streamConvertRectToPath {true|false}]
                        [-streamVersion <number>] [-supportPathType4 {true|false}] [-textSize <realNumber>]
                        [-uniquifyCellNamesPrefix {true|false}] [-virtualConnection {true|false}] [-mergeAppend {true|false} ]

**ERROR: (IMPTCM-48):	"-virtialConnection" is not a legal option for command "setStreamOutMode". Either the current option or an option prior to it is not specified correctly.

<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut Design_CHIP.gds -mapFile /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/streamOut.map -merge { /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds  /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_t33_generic_io__cic.gds  /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds }
**ERROR: (IMPOGDS-55):	The merge file '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_t33_generic_io__cic.gds' does not exist.
Finding the highest version number among the merge files
Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-392):	Unknown layer contact 
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    46                            metal1
    47                               via
    48                            metal2
    49                              via2
    50                            metal3
    51                              via3
    52                            metal4
    53                              via4
    54                            metal5
    55                              via5
    56                            metal6
    46                            metal1
    101                           metal1
    48                            metal2
    102                           metal2
    50                            metal3
    103                           metal3
    52                            metal4
    104                           metal4
    54                            metal5
    105                           metal5
    56                            metal6
    106                           metal6


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           5312

Ports/Pins                             0

Nets                                8954
    metal layer metal1              1400
    metal layer metal2              4674
    metal layer metal3              2091
    metal layer metal4               731
    metal layer metal5                57
    metal layer metal6                 1

    Via Instances                   5557

Special Nets                         561
    metal layer metal1               429
    metal layer metal3                14
    metal layer metal4                54
    metal layer metal5                62
    metal layer metal6                 2

    Via Instances                   9791

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 985
    metal layer metal1               253
    metal layer metal2               522
    metal layer metal3               164
    metal layer metal4                42
    metal layer metal5                 4


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
Scanning GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds to register cell name ......
Merging GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds ......
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds ......
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds has version number: 5.
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: CORNERD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: EMPTY1D not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: YA2GSD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: VCC3IOD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XMD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: GNDIOD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: EMPTY16D not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: VCCKD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: GNDKD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 9

######Streamout is finished!
invalid command name "-stripes"
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut Design_CHIP.gds -mapFile /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/SOCE/streamOut.map -merge { /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds  /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_t33_generic_io__cic.gds  /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds } -stripes 1 -units 1000 -mode ALL
**ERROR: (IMPOGDS-55):	The merge file '/mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_t33_generic_io__cic.gds' does not exist.
Finding the highest version number among the merge files
Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-392):	Unknown layer contact 
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    46                            metal1
    47                               via
    48                            metal2
    49                              via2
    50                            metal3
    51                              via3
    52                            metal4
    53                              via4
    54                            metal5
    55                              via5
    56                            metal6
    46                            metal1
    101                           metal1
    48                            metal2
    102                           metal2
    50                            metal3
    103                           metal3
    52                            metal4
    104                           metal4
    54                            metal5
    105                           metal5
    56                            metal6
    106                           metal6


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           5312

Ports/Pins                             0

Nets                                8954
    metal layer metal1              1400
    metal layer metal2              4674
    metal layer metal3              2091
    metal layer metal4               731
    metal layer metal5                57
    metal layer metal6                 1

    Via Instances                   5557

Special Nets                         561
    metal layer metal1               429
    metal layer metal3                14
    metal layer metal4                54
    metal layer metal5                62
    metal layer metal6                 2

    Via Instances                   9791

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 985
    metal layer metal1               253
    metal layer metal2               522
    metal layer metal3               164
    metal layer metal4                42
    metal layer metal5                 4


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
Scanning GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds to register cell name ......
Merging GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds ......
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds ......
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds has version number: 5.
	****** Merge file: /mnt4/CBDK018_UMC_Faraday_v1.1_all/CBDK018_UMC_Faraday_v1.1/CIC/Phantom/BONDPAD.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: CORNERD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: EMPTY1D not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: YA2GSD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: VCC3IOD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XMD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: GNDIOD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: EMPTY16D not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: VCCKD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: GNDKD not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 9

######Streamout is finished!
<CMD> summaryReport -noHtml -outfile summaryReport.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell CHIP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport.rpt.
<CMD> saveDesign Layout/finish_156
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/17 16:45:49, mem=1167.6M)
% Begin Save ccopt configuration ... (date=09/17 16:45:49, mem=1167.6M)
% End Save ccopt configuration ... (date=09/17 16:45:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.6M, current mem=1167.6M)
% Begin Save netlist data ... (date=09/17 16:45:49, mem=1167.6M)
Writing Binary DB to Layout/finish_156.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/17 16:45:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.7M, current mem=1167.7M)
Saving congestion map file Layout/finish_156.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=09/17 16:45:50, mem=1167.7M)
Saving AAE Data ...
% End Save AAE data ... (date=09/17 16:45:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.7M, current mem=1167.7M)
% Begin Save clock tree data ... (date=09/17 16:45:50, mem=1167.7M)
% End Save clock tree data ... (date=09/17 16:45:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.7M, current mem=1167.7M)
Saving preference file Layout/finish_156.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/17 16:45:50, mem=1167.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/17 16:45:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=1167.7M, current mem=1167.7M)
Saving Drc markers ...
... 104 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/17 16:45:51, mem=1167.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=09/17 16:45:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.8M, current mem=1167.8M)
% Begin Save routing data ... (date=09/17 16:45:51, mem=1167.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1414.3M) ***
% End Save routing data ... (date=09/17 16:45:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.8M, current mem=1168.8M)
Saving property file Layout/finish_156.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1414.3M) ***
#Saving pin access data to file Layout/finish_156.dat/CHIP.apa ...
#
% Begin Save power constraints data ... (date=09/17 16:45:51, mem=1168.8M)
% End Save power constraints data ... (date=09/17 16:45:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=1168.8M, current mem=1168.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design finish_156.dat
#% End save design ... (date=09/17 16:45:52, total cpu=0:00:00.9, real=0:00:03.0, peak res=1168.8M, current mem=1167.6M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Sun Sep 17 16:45:55 2023
  Total CPU time:     0:10:59
  Total real time:    1:06:53
  Peak memory (main): 1262.55MB


*** Memory Usage v#1 (Current mem = 1408.293M, initial mem = 251.605M) ***
*** Message Summary: 1352 warning(s), 6 error(s)

--- Ending "Innovus" (totcpu=0:10:20, real=1:06:51, mem=1408.3M) ---
