ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"bluenrg1_hal_aci.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c"
  20              		.section	.text.aci_hal_get_fw_build_number,"ax",%progbits
  21              		.align	1
  22              		.global	aci_hal_get_fw_build_number
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	aci_hal_get_fw_build_number:
  28              	.LVL0:
  29              	.LFB137:
   1:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** /**
   2:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   ******************************************************************************
   3:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * @file    bluenrg1_hal_aci.c
   4:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * @author  AMG - RF Application team
   5:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * @brief   Source file for external uC - BlueNRG-x in network coprocessor mode
   6:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *          (hal_aci)
   7:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *          Autogenerated files, do not edit!!
   8:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   ******************************************************************************
   9:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * @attention
  10:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *
  11:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * Copyright (c) 2020 STMicroelectronics.
  12:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * All rights reserved.
  13:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *
  14:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * in the root directory of this software component.
  16:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *
  18:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   ******************************************************************************
  19:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   */
  20:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** #include "ble_types.h"
  21:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** #include "bluenrg1_hal_aci.h"
  22:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_get_fw_build_number(uint16_t *Build_Number)
  23:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
  30              		.loc 1 23 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 23 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 2


  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 88B0     		sub	sp, sp, #32
  40              		.cfi_def_cfa_offset 40
  41 0004 0446     		mov	r4, r0
  24:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
  42              		.loc 1 24 3 is_stmt 1 view .LVU2
  25:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_get_fw_build_number_rp0 resp;
  43              		.loc 1 25 3 view .LVU3
  26:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
  44              		.loc 1 26 3 view .LVU4
  45 0006 01AB     		add	r3, sp, #4
  46 0008 0021     		movs	r1, #0
  47 000a ADF80410 		strh	r1, [sp, #4]	@ movhi
  48 000e 8DF80610 		strb	r1, [sp, #6]
  27:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  49              		.loc 1 27 3 view .LVU5
  50 0012 0291     		str	r1, [sp, #8]
  51 0014 0391     		str	r1, [sp, #12]
  52 0016 0491     		str	r1, [sp, #16]
  53 0018 0591     		str	r1, [sp, #20]
  54 001a 0691     		str	r1, [sp, #24]
  55 001c 0791     		str	r1, [sp, #28]
  28:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
  56              		.loc 1 28 3 view .LVU6
  57              		.loc 1 28 10 is_stmt 0 view .LVU7
  58 001e 3F22     		movs	r2, #63
  59 0020 ADF80820 		strh	r2, [sp, #8]	@ movhi
  29:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x000;
  60              		.loc 1 29 3 is_stmt 1 view .LVU8
  30:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
  61              		.loc 1 30 3 view .LVU9
  62              		.loc 1 30 13 is_stmt 0 view .LVU10
  63 0024 0693     		str	r3, [sp, #24]
  31:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
  64              		.loc 1 31 3 is_stmt 1 view .LVU11
  65              		.loc 1 31 11 is_stmt 0 view .LVU12
  66 0026 0323     		movs	r3, #3
  67 0028 0793     		str	r3, [sp, #28]
  32:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
  68              		.loc 1 32 3 is_stmt 1 view .LVU13
  69              		.loc 1 32 7 is_stmt 0 view .LVU14
  70 002a 02A8     		add	r0, sp, #8
  71              	.LVL1:
  72              		.loc 1 32 7 view .LVU15
  73 002c FFF7FEFF 		bl	hci_send_req
  74              	.LVL2:
  75              		.loc 1 32 6 discriminator 1 view .LVU16
  76 0030 0028     		cmp	r0, #0
  77 0032 07DB     		blt	.L3
  33:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
  34:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
  78              		.loc 1 34 3 is_stmt 1 view .LVU17
  79              		.loc 1 34 11 is_stmt 0 view .LVU18
  80 0034 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
  81              		.loc 1 34 6 view .LVU19
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 3


  82 0038 10B9     		cbnz	r0, .L2
  35:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
  36:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
  37:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *Build_Number = btoh(resp.Build_Number, 2);
  83              		.loc 1 37 3 is_stmt 1 view .LVU20
  84              		.loc 1 37 19 is_stmt 0 view .LVU21
  85 003a BDF80530 		ldrh	r3, [sp, #5]	@ unaligned
  86              		.loc 1 37 17 view .LVU22
  87 003e 2380     		strh	r3, [r4]	@ movhi
  38:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
  88              		.loc 1 38 3 is_stmt 1 view .LVU23
  89              	.L2:
  39:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
  90              		.loc 1 39 1 is_stmt 0 view .LVU24
  91 0040 08B0     		add	sp, sp, #32
  92              		.cfi_remember_state
  93              		.cfi_def_cfa_offset 8
  94              		@ sp needed
  95 0042 10BD     		pop	{r4, pc}
  96              	.LVL3:
  97              	.L3:
  98              		.cfi_restore_state
  33:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
  99              		.loc 1 33 12 view .LVU25
 100 0044 FF20     		movs	r0, #255
 101 0046 FBE7     		b	.L2
 102              		.cfi_endproc
 103              	.LFE137:
 105              		.section	.text.aci_hal_get_firmware_details,"ax",%progbits
 106              		.align	1
 107              		.global	aci_hal_get_firmware_details
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	aci_hal_get_firmware_details:
 113              	.LVL4:
 114              	.LFB138:
  40:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_get_firmware_details(uint8_t *DTM_version_major,
  41:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint8_t *DTM_version_minor,
  42:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint8_t *DTM_version_patch,
  43:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint8_t *DTM_variant,
  44:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint16_t *DTM_Build_Number,
  45:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint8_t *BTLE_Stack_version_major,
  46:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint8_t *BTLE_Stack_version_minor,
  47:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint8_t *BTLE_Stack_version_patch,
  48:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint8_t *BTLE_Stack_development,
  49:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint16_t *BTLE_Stack_variant,
  50:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                         uint16_t *BTLE_Stack_Build_Number)
  51:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 115              		.loc 1 51 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 28, pretend = 0, frame = 40
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		.loc 1 51 1 is_stmt 0 view .LVU27
 120 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 121              		.cfi_def_cfa_offset 20
 122              		.cfi_offset 4, -20
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 4


 123              		.cfi_offset 5, -16
 124              		.cfi_offset 6, -12
 125              		.cfi_offset 7, -8
 126              		.cfi_offset 14, -4
 127 0002 8BB0     		sub	sp, sp, #44
 128              		.cfi_def_cfa_offset 64
 129 0004 0746     		mov	r7, r0
 130 0006 0E46     		mov	r6, r1
 131 0008 1546     		mov	r5, r2
 132 000a 1C46     		mov	r4, r3
  52:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 133              		.loc 1 52 3 is_stmt 1 view .LVU28
  53:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_get_firmware_details_rp0 resp;
 134              		.loc 1 53 3 view .LVU29
  54:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 135              		.loc 1 54 3 view .LVU30
 136 000c 0021     		movs	r1, #0
 137              	.LVL5:
 138              		.loc 1 54 3 is_stmt 0 view .LVU31
 139 000e 0091     		str	r1, [sp]
 140 0010 0191     		str	r1, [sp, #4]
 141 0012 0291     		str	r1, [sp, #8]
 142 0014 CDF80B10 		str	r1, [sp, #11]	@ unaligned
  55:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 143              		.loc 1 55 3 is_stmt 1 view .LVU32
 144 0018 0491     		str	r1, [sp, #16]
 145 001a 0591     		str	r1, [sp, #20]
 146 001c 0691     		str	r1, [sp, #24]
 147 001e 0791     		str	r1, [sp, #28]
 148 0020 0891     		str	r1, [sp, #32]
 149 0022 0991     		str	r1, [sp, #36]
  56:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 150              		.loc 1 56 3 view .LVU33
 151              		.loc 1 56 10 is_stmt 0 view .LVU34
 152 0024 3F23     		movs	r3, #63
 153              	.LVL6:
 154              		.loc 1 56 10 view .LVU35
 155 0026 ADF81030 		strh	r3, [sp, #16]	@ movhi
  57:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x001;
 156              		.loc 1 57 3 is_stmt 1 view .LVU36
 157              		.loc 1 57 10 is_stmt 0 view .LVU37
 158 002a 0123     		movs	r3, #1
 159 002c ADF81230 		strh	r3, [sp, #18]	@ movhi
  58:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 160              		.loc 1 58 3 is_stmt 1 view .LVU38
 161              		.loc 1 58 13 is_stmt 0 view .LVU39
 162 0030 CDF820D0 		str	sp, [sp, #32]
  59:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 163              		.loc 1 59 3 is_stmt 1 view .LVU40
 164              		.loc 1 59 11 is_stmt 0 view .LVU41
 165 0034 0F23     		movs	r3, #15
 166 0036 0993     		str	r3, [sp, #36]
  60:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 167              		.loc 1 60 3 is_stmt 1 view .LVU42
 168              		.loc 1 60 7 is_stmt 0 view .LVU43
 169 0038 04A8     		add	r0, sp, #16
 170              	.LVL7:
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 5


 171              		.loc 1 60 7 view .LVU44
 172 003a FFF7FEFF 		bl	hci_send_req
 173              	.LVL8:
 174              		.loc 1 60 6 discriminator 1 view .LVU45
 175 003e 0028     		cmp	r0, #0
 176 0040 2CDB     		blt	.L7
  61:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
  62:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 177              		.loc 1 62 3 is_stmt 1 view .LVU46
 178              		.loc 1 62 11 is_stmt 0 view .LVU47
 179 0042 9DF80000 		ldrb	r0, [sp]	@ zero_extendqisi2
 180              		.loc 1 62 6 view .LVU48
 181 0046 38BB     		cbnz	r0, .L6
  63:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
  64:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
  65:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *DTM_version_major = btoh(resp.DTM_version_major, 1);
 182              		.loc 1 65 3 is_stmt 1 view .LVU49
 183              		.loc 1 65 24 is_stmt 0 view .LVU50
 184 0048 9DF80130 		ldrb	r3, [sp, #1]	@ zero_extendqisi2
 185              		.loc 1 65 22 view .LVU51
 186 004c 3B70     		strb	r3, [r7]
  66:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *DTM_version_minor = btoh(resp.DTM_version_minor, 1);
 187              		.loc 1 66 3 is_stmt 1 view .LVU52
 188              		.loc 1 66 24 is_stmt 0 view .LVU53
 189 004e 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 190              		.loc 1 66 22 view .LVU54
 191 0052 3370     		strb	r3, [r6]
  67:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *DTM_version_patch = btoh(resp.DTM_version_patch, 1);
 192              		.loc 1 67 3 is_stmt 1 view .LVU55
 193              		.loc 1 67 24 is_stmt 0 view .LVU56
 194 0054 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 195              		.loc 1 67 22 view .LVU57
 196 0058 2B70     		strb	r3, [r5]
  68:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *DTM_variant = btoh(resp.DTM_variant, 1);
 197              		.loc 1 68 3 is_stmt 1 view .LVU58
 198              		.loc 1 68 18 is_stmt 0 view .LVU59
 199 005a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 200              		.loc 1 68 16 view .LVU60
 201 005e 2370     		strb	r3, [r4]
  69:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *DTM_Build_Number = btoh(resp.DTM_Build_Number, 2);
 202              		.loc 1 69 3 is_stmt 1 view .LVU61
 203              		.loc 1 69 23 is_stmt 0 view .LVU62
 204 0060 BDF80520 		ldrh	r2, [sp, #5]	@ unaligned
 205              		.loc 1 69 21 view .LVU63
 206 0064 109B     		ldr	r3, [sp, #64]
 207 0066 1A80     		strh	r2, [r3]	@ movhi
  70:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *BTLE_Stack_version_major = btoh(resp.BTLE_Stack_version_major, 1);
 208              		.loc 1 70 3 is_stmt 1 view .LVU64
 209              		.loc 1 70 31 is_stmt 0 view .LVU65
 210 0068 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 211              		.loc 1 70 29 view .LVU66
 212 006c 119B     		ldr	r3, [sp, #68]
 213 006e 1A70     		strb	r2, [r3]
  71:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *BTLE_Stack_version_minor = btoh(resp.BTLE_Stack_version_minor, 1);
 214              		.loc 1 71 3 is_stmt 1 view .LVU67
 215              		.loc 1 71 31 is_stmt 0 view .LVU68
 216 0070 9DF80820 		ldrb	r2, [sp, #8]	@ zero_extendqisi2
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 6


 217              		.loc 1 71 29 view .LVU69
 218 0074 129B     		ldr	r3, [sp, #72]
 219 0076 1A70     		strb	r2, [r3]
  72:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *BTLE_Stack_version_patch = btoh(resp.BTLE_Stack_version_patch, 1);
 220              		.loc 1 72 3 is_stmt 1 view .LVU70
 221              		.loc 1 72 31 is_stmt 0 view .LVU71
 222 0078 9DF80920 		ldrb	r2, [sp, #9]	@ zero_extendqisi2
 223              		.loc 1 72 29 view .LVU72
 224 007c 139B     		ldr	r3, [sp, #76]
 225 007e 1A70     		strb	r2, [r3]
  73:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *BTLE_Stack_development = btoh(resp.BTLE_Stack_development, 1);
 226              		.loc 1 73 3 is_stmt 1 view .LVU73
 227              		.loc 1 73 29 is_stmt 0 view .LVU74
 228 0080 9DF80A20 		ldrb	r2, [sp, #10]	@ zero_extendqisi2
 229              		.loc 1 73 27 view .LVU75
 230 0084 149B     		ldr	r3, [sp, #80]
 231 0086 1A70     		strb	r2, [r3]
  74:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *BTLE_Stack_variant = btoh(resp.BTLE_Stack_variant, 2);
 232              		.loc 1 74 3 is_stmt 1 view .LVU76
 233              		.loc 1 74 25 is_stmt 0 view .LVU77
 234 0088 BDF80B20 		ldrh	r2, [sp, #11]	@ unaligned
 235              		.loc 1 74 23 view .LVU78
 236 008c 159B     		ldr	r3, [sp, #84]
 237 008e 1A80     		strh	r2, [r3]	@ movhi
  75:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *BTLE_Stack_Build_Number = btoh(resp.BTLE_Stack_Build_Number, 2);
 238              		.loc 1 75 3 is_stmt 1 view .LVU79
 239              		.loc 1 75 30 is_stmt 0 view .LVU80
 240 0090 BDF80D20 		ldrh	r2, [sp, #13]	@ unaligned
 241              		.loc 1 75 28 view .LVU81
 242 0094 169B     		ldr	r3, [sp, #88]
 243 0096 1A80     		strh	r2, [r3]	@ movhi
  76:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 244              		.loc 1 76 3 is_stmt 1 view .LVU82
 245              	.L6:
  77:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 246              		.loc 1 77 1 is_stmt 0 view .LVU83
 247 0098 0BB0     		add	sp, sp, #44
 248              		.cfi_remember_state
 249              		.cfi_def_cfa_offset 20
 250              		@ sp needed
 251 009a F0BD     		pop	{r4, r5, r6, r7, pc}
 252              	.LVL9:
 253              	.L7:
 254              		.cfi_restore_state
  61:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 255              		.loc 1 61 12 view .LVU84
 256 009c FF20     		movs	r0, #255
 257 009e FBE7     		b	.L6
 258              		.cfi_endproc
 259              	.LFE138:
 261              		.section	.text.aci_hal_write_config_data,"ax",%progbits
 262              		.align	1
 263              		.global	aci_hal_write_config_data
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	aci_hal_write_config_data:
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 7


 269              	.LVL10:
 270              	.LFB139:
  78:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_write_config_data(uint8_t Offset,
  79:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                      uint8_t Length,
  80:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                      uint8_t Value[])
  81:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 271              		.loc 1 81 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 288
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		.loc 1 81 1 is_stmt 0 view .LVU86
 276 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 277              		.cfi_def_cfa_offset 20
 278              		.cfi_offset 4, -20
 279              		.cfi_offset 5, -16
 280              		.cfi_offset 6, -12
 281              		.cfi_offset 7, -8
 282              		.cfi_offset 14, -4
 283 0002 C9B0     		sub	sp, sp, #292
 284              		.cfi_def_cfa_offset 312
 285 0004 0C46     		mov	r4, r1
 286 0006 1146     		mov	r1, r2
 287              	.LVL11:
  82:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 288              		.loc 1 82 3 is_stmt 1 view .LVU87
  83:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 289              		.loc 1 83 3 view .LVU88
  84:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 290              		.loc 1 84 3 view .LVU89
  85:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 291              		.loc 1 85 3 view .LVU90
 292              		.loc 1 85 14 is_stmt 0 view .LVU91
 293 0008 0DF10307 		add	r7, sp, #3
 294 000c 0025     		movs	r5, #0
 295 000e 8DF80350 		strb	r5, [sp, #3]
  86:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 296              		.loc 1 86 3 is_stmt 1 view .LVU92
 297              	.LVL12:
  87:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Offset = htob(Offset, 1);
 298              		.loc 1 87 3 view .LVU93
 299              		.loc 1 87 15 is_stmt 0 view .LVU94
 300 0012 01AE     		add	r6, sp, #4
 301              	.LVL13:
 302              		.loc 1 87 15 view .LVU95
 303 0014 8DF80400 		strb	r0, [sp, #4]
  88:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 304              		.loc 1 88 3 is_stmt 1 view .LVU96
 305              	.LVL14:
  89:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Length = htob(Length, 1);
 306              		.loc 1 89 3 view .LVU97
 307              		.loc 1 89 15 is_stmt 0 view .LVU98
 308 0018 8DF80540 		strb	r4, [sp, #5]
  90:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 309              		.loc 1 90 3 is_stmt 1 view .LVU99
 310              	.LVL15:
  91:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   /* var_len_data input */
  92:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   {
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 8


  93:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 311              		.loc 1 93 5 view .LVU100
 312 001c 2246     		mov	r2, r4
 313              	.LVL16:
 314              		.loc 1 93 5 is_stmt 0 view .LVU101
 315 001e 0DF10600 		add	r0, sp, #6
 316              	.LVL17:
 317              		.loc 1 93 5 view .LVU102
 318 0022 FFF7FEFF 		bl	memcpy
 319              	.LVL18:
  94:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     index_input += Length*sizeof(uint8_t);
 320              		.loc 1 94 5 is_stmt 1 view .LVU103
 321              		.loc 1 94 17 is_stmt 0 view .LVU104
 322 0026 0234     		adds	r4, r4, #2
 323              	.LVL19:
 324              		.loc 1 94 17 view .LVU105
 325 0028 E4B2     		uxtb	r4, r4
 326              	.LVL20:
  95:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
  96:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 327              		.loc 1 96 3 is_stmt 1 view .LVU106
 328 002a 4295     		str	r5, [sp, #264]
 329 002c 4395     		str	r5, [sp, #268]
 330 002e 4495     		str	r5, [sp, #272]
 331 0030 4595     		str	r5, [sp, #276]
 332 0032 4695     		str	r5, [sp, #280]
 333 0034 4795     		str	r5, [sp, #284]
  97:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 334              		.loc 1 97 3 view .LVU107
 335              		.loc 1 97 10 is_stmt 0 view .LVU108
 336 0036 3F23     		movs	r3, #63
 337 0038 ADF80831 		strh	r3, [sp, #264]	@ movhi
  98:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x00c;
 338              		.loc 1 98 3 is_stmt 1 view .LVU109
 339              		.loc 1 98 10 is_stmt 0 view .LVU110
 340 003c 0C23     		movs	r3, #12
 341 003e ADF80A31 		strh	r3, [sp, #266]	@ movhi
  99:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 342              		.loc 1 99 3 is_stmt 1 view .LVU111
 343              		.loc 1 99 13 is_stmt 0 view .LVU112
 344 0042 4496     		str	r6, [sp, #272]
 100:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 345              		.loc 1 100 3 is_stmt 1 view .LVU113
 346              		.loc 1 100 11 is_stmt 0 view .LVU114
 347 0044 4594     		str	r4, [sp, #276]
 101:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 348              		.loc 1 101 3 is_stmt 1 view .LVU115
 349              		.loc 1 101 13 is_stmt 0 view .LVU116
 350 0046 4697     		str	r7, [sp, #280]
 102:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 351              		.loc 1 102 3 is_stmt 1 view .LVU117
 352              		.loc 1 102 11 is_stmt 0 view .LVU118
 353 0048 0123     		movs	r3, #1
 354 004a 4793     		str	r3, [sp, #284]
 103:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 355              		.loc 1 103 3 is_stmt 1 view .LVU119
 356              		.loc 1 103 7 is_stmt 0 view .LVU120
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 9


 357 004c 2946     		mov	r1, r5
 358 004e 42A8     		add	r0, sp, #264
 359 0050 FFF7FEFF 		bl	hci_send_req
 360              	.LVL21:
 361              		.loc 1 103 6 discriminator 1 view .LVU121
 362 0054 A842     		cmp	r0, r5
 363 0056 03DB     		blt	.L11
 104:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 105:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 364              		.loc 1 105 3 is_stmt 1 view .LVU122
 365              		.loc 1 105 7 is_stmt 0 view .LVU123
 366 0058 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 367              	.L10:
 106:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 107:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 108:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 109:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 368              		.loc 1 109 1 view .LVU124
 369 005c 49B0     		add	sp, sp, #292
 370              		.cfi_remember_state
 371              		.cfi_def_cfa_offset 20
 372              		@ sp needed
 373 005e F0BD     		pop	{r4, r5, r6, r7, pc}
 374              	.LVL22:
 375              	.L11:
 376              		.cfi_restore_state
 104:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 377              		.loc 1 104 12 view .LVU125
 378 0060 FF20     		movs	r0, #255
 379 0062 FBE7     		b	.L10
 380              		.cfi_endproc
 381              	.LFE139:
 383              		.section	.text.aci_hal_read_config_data,"ax",%progbits
 384              		.align	1
 385              		.global	aci_hal_read_config_data
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	aci_hal_read_config_data:
 391              	.LVL23:
 392              	.LFB140:
 110:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_read_config_data(uint8_t Offset,
 111:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                     uint8_t *Data_Length,
 112:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                     uint8_t Data[])
 113:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 393              		.loc 1 113 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 416
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		.loc 1 113 1 is_stmt 0 view .LVU127
 398 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 399              		.cfi_def_cfa_offset 24
 400              		.cfi_offset 4, -24
 401              		.cfi_offset 5, -20
 402              		.cfi_offset 6, -16
 403              		.cfi_offset 7, -12
 404              		.cfi_offset 8, -8
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 10


 405              		.cfi_offset 14, -4
 406 0004 E8B0     		sub	sp, sp, #416
 407              		.cfi_def_cfa_offset 440
 408 0006 0446     		mov	r4, r0
 409 0008 0E46     		mov	r6, r1
 410 000a 1546     		mov	r5, r2
 114:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 411              		.loc 1 114 3 is_stmt 1 view .LVU128
 115:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 412              		.loc 1 115 3 view .LVU129
 116:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer);
 413              		.loc 1 116 3 view .LVU130
 414              	.LVL24:
 117:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_read_config_data_rp0 resp;
 415              		.loc 1 117 3 view .LVU131
 118:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 416              		.loc 1 118 3 view .LVU132
 417 000c 0DF10408 		add	r8, sp, #4
 418 0010 8027     		movs	r7, #128
 419 0012 3A46     		mov	r2, r7
 420              	.LVL25:
 421              		.loc 1 118 3 is_stmt 0 view .LVU133
 422 0014 0021     		movs	r1, #0
 423              	.LVL26:
 424              		.loc 1 118 3 view .LVU134
 425 0016 4046     		mov	r0, r8
 426              	.LVL27:
 427              		.loc 1 118 3 view .LVU135
 428 0018 FFF7FEFF 		bl	memset
 429              	.LVL28:
 119:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 430              		.loc 1 119 3 is_stmt 1 view .LVU136
 120:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Offset = htob(Offset, 1);
 431              		.loc 1 120 3 view .LVU137
 432              		.loc 1 120 15 is_stmt 0 view .LVU138
 433 001c 21AB     		add	r3, sp, #132
 434              	.LVL29:
 435              		.loc 1 120 15 view .LVU139
 436 001e 8DF88440 		strb	r4, [sp, #132]
 121:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 437              		.loc 1 121 3 is_stmt 1 view .LVU140
 438              	.LVL30:
 122:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 439              		.loc 1 122 3 view .LVU141
 440 0022 0021     		movs	r1, #0
 441 0024 6291     		str	r1, [sp, #392]
 442 0026 6391     		str	r1, [sp, #396]
 443 0028 6491     		str	r1, [sp, #400]
 444 002a 6591     		str	r1, [sp, #404]
 445 002c 6691     		str	r1, [sp, #408]
 446 002e 6791     		str	r1, [sp, #412]
 123:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 447              		.loc 1 123 3 view .LVU142
 448              		.loc 1 123 10 is_stmt 0 view .LVU143
 449 0030 3F22     		movs	r2, #63
 450 0032 ADF88821 		strh	r2, [sp, #392]	@ movhi
 124:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x00d;
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 11


 451              		.loc 1 124 3 is_stmt 1 view .LVU144
 452              		.loc 1 124 10 is_stmt 0 view .LVU145
 453 0036 0D22     		movs	r2, #13
 454 0038 ADF88A21 		strh	r2, [sp, #394]	@ movhi
 125:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 455              		.loc 1 125 3 is_stmt 1 view .LVU146
 456              		.loc 1 125 13 is_stmt 0 view .LVU147
 457 003c 6493     		str	r3, [sp, #400]
 126:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 458              		.loc 1 126 3 is_stmt 1 view .LVU148
 459              		.loc 1 126 11 is_stmt 0 view .LVU149
 460 003e 0123     		movs	r3, #1
 461              	.LVL31:
 462              		.loc 1 126 11 view .LVU150
 463 0040 6593     		str	r3, [sp, #404]
 127:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 464              		.loc 1 127 3 is_stmt 1 view .LVU151
 465              		.loc 1 127 13 is_stmt 0 view .LVU152
 466 0042 CDF89881 		str	r8, [sp, #408]
 128:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 467              		.loc 1 128 3 is_stmt 1 view .LVU153
 468              		.loc 1 128 11 is_stmt 0 view .LVU154
 469 0046 6797     		str	r7, [sp, #412]
 129:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 470              		.loc 1 129 3 is_stmt 1 view .LVU155
 471              		.loc 1 129 7 is_stmt 0 view .LVU156
 472 0048 62A8     		add	r0, sp, #392
 473 004a FFF7FEFF 		bl	hci_send_req
 474              	.LVL32:
 475              		.loc 1 129 6 discriminator 1 view .LVU157
 476 004e 0028     		cmp	r0, #0
 477 0050 0FDB     		blt	.L15
 130:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 131:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 478              		.loc 1 131 3 is_stmt 1 view .LVU158
 479              		.loc 1 131 11 is_stmt 0 view .LVU159
 480 0052 9DF80440 		ldrb	r4, [sp, #4]	@ zero_extendqisi2
 481              	.LVL33:
 482              		.loc 1 131 6 view .LVU160
 483 0056 1CB1     		cbz	r4, .L17
 484              	.L14:
 132:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 133:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 134:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *Data_Length = btoh(resp.Data_Length, 1);
 135:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 136:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 137:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 485              		.loc 1 137 1 view .LVU161
 486 0058 2046     		mov	r0, r4
 487 005a 68B0     		add	sp, sp, #416
 488              		.cfi_remember_state
 489              		.cfi_def_cfa_offset 24
 490              		@ sp needed
 491 005c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 492              	.LVL34:
 493              	.L17:
 494              		.cfi_restore_state
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 12


 134:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 495              		.loc 1 134 3 is_stmt 1 view .LVU162
 134:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 496              		.loc 1 134 18 is_stmt 0 view .LVU163
 497 0060 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 134:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 498              		.loc 1 134 16 view .LVU164
 499 0064 3270     		strb	r2, [r6]
 135:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 500              		.loc 1 135 3 is_stmt 1 view .LVU165
 501 0066 0DF10601 		add	r1, sp, #6
 502 006a 2846     		mov	r0, r5
 503 006c FFF7FEFF 		bl	memcpy
 504              	.LVL35:
 136:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 505              		.loc 1 136 3 view .LVU166
 136:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 506              		.loc 1 136 10 is_stmt 0 view .LVU167
 507 0070 F2E7     		b	.L14
 508              	.L15:
 130:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 509              		.loc 1 130 12 view .LVU168
 510 0072 FF24     		movs	r4, #255
 511 0074 F0E7     		b	.L14
 512              		.cfi_endproc
 513              	.LFE140:
 515              		.section	.text.aci_hal_set_tx_power_level,"ax",%progbits
 516              		.align	1
 517              		.global	aci_hal_set_tx_power_level
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	aci_hal_set_tx_power_level:
 523              	.LVL36:
 524              	.LFB141:
 138:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
 139:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                       uint8_t PA_Level)
 140:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 525              		.loc 1 140 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 288
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              		.loc 1 140 1 is_stmt 0 view .LVU170
 530 0000 10B5     		push	{r4, lr}
 531              		.cfi_def_cfa_offset 8
 532              		.cfi_offset 4, -8
 533              		.cfi_offset 14, -4
 534 0002 C8B0     		sub	sp, sp, #288
 535              		.cfi_def_cfa_offset 296
 141:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 536              		.loc 1 141 3 is_stmt 1 view .LVU171
 142:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 537              		.loc 1 142 3 view .LVU172
 143:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 538              		.loc 1 143 3 view .LVU173
 539              	.LVL37:
 144:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 13


 540              		.loc 1 144 3 view .LVU174
 541              		.loc 1 144 14 is_stmt 0 view .LVU175
 542 0004 0DF10304 		add	r4, sp, #3
 543 0008 0023     		movs	r3, #0
 544 000a 8DF80330 		strb	r3, [sp, #3]
 145:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 545              		.loc 1 145 3 is_stmt 1 view .LVU176
 546              	.LVL38:
 146:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->En_High_Power = htob(En_High_Power, 1);
 547              		.loc 1 146 3 view .LVU177
 548              		.loc 1 146 22 is_stmt 0 view .LVU178
 549 000e 01AA     		add	r2, sp, #4
 550              	.LVL39:
 551              		.loc 1 146 22 view .LVU179
 552 0010 8DF80400 		strb	r0, [sp, #4]
 147:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 553              		.loc 1 147 3 is_stmt 1 view .LVU180
 554              	.LVL40:
 148:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->PA_Level = htob(PA_Level, 1);
 555              		.loc 1 148 3 view .LVU181
 556              		.loc 1 148 17 is_stmt 0 view .LVU182
 557 0014 8DF80510 		strb	r1, [sp, #5]
 149:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 558              		.loc 1 149 3 is_stmt 1 view .LVU183
 559              	.LVL41:
 150:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 560              		.loc 1 150 3 view .LVU184
 561 0018 4293     		str	r3, [sp, #264]
 562 001a 4393     		str	r3, [sp, #268]
 563 001c 4493     		str	r3, [sp, #272]
 564 001e 4593     		str	r3, [sp, #276]
 565 0020 4693     		str	r3, [sp, #280]
 566 0022 4793     		str	r3, [sp, #284]
 151:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 567              		.loc 1 151 3 view .LVU185
 568              		.loc 1 151 10 is_stmt 0 view .LVU186
 569 0024 3F21     		movs	r1, #63
 570              	.LVL42:
 571              		.loc 1 151 10 view .LVU187
 572 0026 ADF80811 		strh	r1, [sp, #264]	@ movhi
 152:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x00f;
 573              		.loc 1 152 3 is_stmt 1 view .LVU188
 574              		.loc 1 152 10 is_stmt 0 view .LVU189
 575 002a 0F21     		movs	r1, #15
 576 002c ADF80A11 		strh	r1, [sp, #266]	@ movhi
 153:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 577              		.loc 1 153 3 is_stmt 1 view .LVU190
 578              		.loc 1 153 13 is_stmt 0 view .LVU191
 579 0030 4492     		str	r2, [sp, #272]
 154:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 580              		.loc 1 154 3 is_stmt 1 view .LVU192
 581              		.loc 1 154 11 is_stmt 0 view .LVU193
 582 0032 0222     		movs	r2, #2
 583              	.LVL43:
 584              		.loc 1 154 11 view .LVU194
 585 0034 4592     		str	r2, [sp, #276]
 155:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 14


 586              		.loc 1 155 3 is_stmt 1 view .LVU195
 587              		.loc 1 155 13 is_stmt 0 view .LVU196
 588 0036 4694     		str	r4, [sp, #280]
 156:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 589              		.loc 1 156 3 is_stmt 1 view .LVU197
 590              		.loc 1 156 11 is_stmt 0 view .LVU198
 591 0038 0122     		movs	r2, #1
 592 003a 4792     		str	r2, [sp, #284]
 157:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 593              		.loc 1 157 3 is_stmt 1 view .LVU199
 594              		.loc 1 157 7 is_stmt 0 view .LVU200
 595 003c 1946     		mov	r1, r3
 596 003e 42A8     		add	r0, sp, #264
 597              	.LVL44:
 598              		.loc 1 157 7 view .LVU201
 599 0040 FFF7FEFF 		bl	hci_send_req
 600              	.LVL45:
 601              		.loc 1 157 6 discriminator 1 view .LVU202
 602 0044 0028     		cmp	r0, #0
 603 0046 03DB     		blt	.L20
 158:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 159:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 604              		.loc 1 159 3 is_stmt 1 view .LVU203
 605              		.loc 1 159 7 is_stmt 0 view .LVU204
 606 0048 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 607              	.L19:
 160:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 161:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 162:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 163:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 608              		.loc 1 163 1 view .LVU205
 609 004c 48B0     		add	sp, sp, #288
 610              		.cfi_remember_state
 611              		.cfi_def_cfa_offset 8
 612              		@ sp needed
 613 004e 10BD     		pop	{r4, pc}
 614              	.LVL46:
 615              	.L20:
 616              		.cfi_restore_state
 158:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 617              		.loc 1 158 12 view .LVU206
 618 0050 FF20     		movs	r0, #255
 619 0052 FBE7     		b	.L19
 620              		.cfi_endproc
 621              	.LFE141:
 623              		.section	.text.aci_hal_le_tx_test_packet_number,"ax",%progbits
 624              		.align	1
 625              		.global	aci_hal_le_tx_test_packet_number
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 630              	aci_hal_le_tx_test_packet_number:
 631              	.LVL47:
 632              	.LFB142:
 164:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_le_tx_test_packet_number(uint32_t *Number_Of_Packets)
 165:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 633              		.loc 1 165 1 is_stmt 1 view -0
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 15


 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 32
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		.loc 1 165 1 is_stmt 0 view .LVU208
 638 0000 10B5     		push	{r4, lr}
 639              		.cfi_def_cfa_offset 8
 640              		.cfi_offset 4, -8
 641              		.cfi_offset 14, -4
 642 0002 88B0     		sub	sp, sp, #32
 643              		.cfi_def_cfa_offset 40
 644 0004 0446     		mov	r4, r0
 166:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 645              		.loc 1 166 3 is_stmt 1 view .LVU209
 167:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_le_tx_test_packet_number_rp0 resp;
 646              		.loc 1 167 3 view .LVU210
 168:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 647              		.loc 1 168 3 view .LVU211
 648 0006 0021     		movs	r1, #0
 649 0008 0091     		str	r1, [sp]
 650 000a 8DF80410 		strb	r1, [sp, #4]
 169:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 651              		.loc 1 169 3 view .LVU212
 652 000e 0291     		str	r1, [sp, #8]
 653 0010 0391     		str	r1, [sp, #12]
 654 0012 0491     		str	r1, [sp, #16]
 655 0014 0591     		str	r1, [sp, #20]
 656 0016 0691     		str	r1, [sp, #24]
 657 0018 0791     		str	r1, [sp, #28]
 170:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 658              		.loc 1 170 3 view .LVU213
 659              		.loc 1 170 10 is_stmt 0 view .LVU214
 660 001a 3F23     		movs	r3, #63
 661 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
 171:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x014;
 662              		.loc 1 171 3 is_stmt 1 view .LVU215
 663              		.loc 1 171 10 is_stmt 0 view .LVU216
 664 0020 1423     		movs	r3, #20
 665 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 172:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 666              		.loc 1 172 3 is_stmt 1 view .LVU217
 667              		.loc 1 172 13 is_stmt 0 view .LVU218
 668 0026 CDF818D0 		str	sp, [sp, #24]
 173:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 669              		.loc 1 173 3 is_stmt 1 view .LVU219
 670              		.loc 1 173 11 is_stmt 0 view .LVU220
 671 002a 0523     		movs	r3, #5
 672 002c 0793     		str	r3, [sp, #28]
 174:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 673              		.loc 1 174 3 is_stmt 1 view .LVU221
 674              		.loc 1 174 7 is_stmt 0 view .LVU222
 675 002e 02A8     		add	r0, sp, #8
 676              	.LVL48:
 677              		.loc 1 174 7 view .LVU223
 678 0030 FFF7FEFF 		bl	hci_send_req
 679              	.LVL49:
 680              		.loc 1 174 6 discriminator 1 view .LVU224
 681 0034 0028     		cmp	r0, #0
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 16


 682 0036 07DB     		blt	.L24
 175:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 176:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 683              		.loc 1 176 3 is_stmt 1 view .LVU225
 684              		.loc 1 176 11 is_stmt 0 view .LVU226
 685 0038 9DF80000 		ldrb	r0, [sp]	@ zero_extendqisi2
 686              		.loc 1 176 6 view .LVU227
 687 003c 10B9     		cbnz	r0, .L23
 177:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 178:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 179:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *Number_Of_Packets = btoh(resp.Number_Of_Packets, 4);
 688              		.loc 1 179 3 is_stmt 1 view .LVU228
 689              		.loc 1 179 24 is_stmt 0 view .LVU229
 690 003e DDF80130 		ldr	r3, [sp, #1]	@ unaligned
 691              		.loc 1 179 22 view .LVU230
 692 0042 2360     		str	r3, [r4]
 180:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 693              		.loc 1 180 3 is_stmt 1 view .LVU231
 694              	.L23:
 181:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 695              		.loc 1 181 1 is_stmt 0 view .LVU232
 696 0044 08B0     		add	sp, sp, #32
 697              		.cfi_remember_state
 698              		.cfi_def_cfa_offset 8
 699              		@ sp needed
 700 0046 10BD     		pop	{r4, pc}
 701              	.LVL50:
 702              	.L24:
 703              		.cfi_restore_state
 175:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 704              		.loc 1 175 12 view .LVU233
 705 0048 FF20     		movs	r0, #255
 706 004a FBE7     		b	.L23
 707              		.cfi_endproc
 708              	.LFE142:
 710              		.section	.text.aci_hal_tone_start,"ax",%progbits
 711              		.align	1
 712              		.global	aci_hal_tone_start
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	aci_hal_tone_start:
 718              	.LVL51:
 719              	.LFB143:
 182:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_tone_start(uint8_t RF_Channel,
 183:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                               uint8_t Offset)
 184:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 720              		.loc 1 184 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 288
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724              		.loc 1 184 1 is_stmt 0 view .LVU235
 725 0000 10B5     		push	{r4, lr}
 726              		.cfi_def_cfa_offset 8
 727              		.cfi_offset 4, -8
 728              		.cfi_offset 14, -4
 729 0002 C8B0     		sub	sp, sp, #288
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 17


 730              		.cfi_def_cfa_offset 296
 185:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 731              		.loc 1 185 3 is_stmt 1 view .LVU236
 186:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 732              		.loc 1 186 3 view .LVU237
 187:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_tone_start_cp0 *cp0 = (aci_hal_tone_start_cp0*)(cmd_buffer);
 733              		.loc 1 187 3 view .LVU238
 734              	.LVL52:
 188:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 735              		.loc 1 188 3 view .LVU239
 736              		.loc 1 188 14 is_stmt 0 view .LVU240
 737 0004 0DF10304 		add	r4, sp, #3
 738 0008 0023     		movs	r3, #0
 739 000a 8DF80330 		strb	r3, [sp, #3]
 189:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 740              		.loc 1 189 3 is_stmt 1 view .LVU241
 741              	.LVL53:
 190:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->RF_Channel = htob(RF_Channel, 1);
 742              		.loc 1 190 3 view .LVU242
 743              		.loc 1 190 19 is_stmt 0 view .LVU243
 744 000e 01AA     		add	r2, sp, #4
 745              	.LVL54:
 746              		.loc 1 190 19 view .LVU244
 747 0010 8DF80400 		strb	r0, [sp, #4]
 191:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 748              		.loc 1 191 3 is_stmt 1 view .LVU245
 749              	.LVL55:
 192:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Offset = htob(Offset, 1);
 750              		.loc 1 192 3 view .LVU246
 751              		.loc 1 192 15 is_stmt 0 view .LVU247
 752 0014 8DF80510 		strb	r1, [sp, #5]
 193:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 753              		.loc 1 193 3 is_stmt 1 view .LVU248
 754              	.LVL56:
 194:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 755              		.loc 1 194 3 view .LVU249
 756 0018 4293     		str	r3, [sp, #264]
 757 001a 4393     		str	r3, [sp, #268]
 758 001c 4493     		str	r3, [sp, #272]
 759 001e 4593     		str	r3, [sp, #276]
 760 0020 4693     		str	r3, [sp, #280]
 761 0022 4793     		str	r3, [sp, #284]
 195:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 762              		.loc 1 195 3 view .LVU250
 763              		.loc 1 195 10 is_stmt 0 view .LVU251
 764 0024 3F21     		movs	r1, #63
 765              	.LVL57:
 766              		.loc 1 195 10 view .LVU252
 767 0026 ADF80811 		strh	r1, [sp, #264]	@ movhi
 196:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x015;
 768              		.loc 1 196 3 is_stmt 1 view .LVU253
 769              		.loc 1 196 10 is_stmt 0 view .LVU254
 770 002a 1521     		movs	r1, #21
 771 002c ADF80A11 		strh	r1, [sp, #266]	@ movhi
 197:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 772              		.loc 1 197 3 is_stmt 1 view .LVU255
 773              		.loc 1 197 13 is_stmt 0 view .LVU256
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 18


 774 0030 4492     		str	r2, [sp, #272]
 198:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 775              		.loc 1 198 3 is_stmt 1 view .LVU257
 776              		.loc 1 198 11 is_stmt 0 view .LVU258
 777 0032 0222     		movs	r2, #2
 778              	.LVL58:
 779              		.loc 1 198 11 view .LVU259
 780 0034 4592     		str	r2, [sp, #276]
 199:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 781              		.loc 1 199 3 is_stmt 1 view .LVU260
 782              		.loc 1 199 13 is_stmt 0 view .LVU261
 783 0036 4694     		str	r4, [sp, #280]
 200:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 784              		.loc 1 200 3 is_stmt 1 view .LVU262
 785              		.loc 1 200 11 is_stmt 0 view .LVU263
 786 0038 0122     		movs	r2, #1
 787 003a 4792     		str	r2, [sp, #284]
 201:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 788              		.loc 1 201 3 is_stmt 1 view .LVU264
 789              		.loc 1 201 7 is_stmt 0 view .LVU265
 790 003c 1946     		mov	r1, r3
 791 003e 42A8     		add	r0, sp, #264
 792              	.LVL59:
 793              		.loc 1 201 7 view .LVU266
 794 0040 FFF7FEFF 		bl	hci_send_req
 795              	.LVL60:
 796              		.loc 1 201 6 discriminator 1 view .LVU267
 797 0044 0028     		cmp	r0, #0
 798 0046 03DB     		blt	.L28
 202:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 203:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 799              		.loc 1 203 3 is_stmt 1 view .LVU268
 800              		.loc 1 203 7 is_stmt 0 view .LVU269
 801 0048 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 802              	.L27:
 204:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 205:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 206:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 207:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 803              		.loc 1 207 1 view .LVU270
 804 004c 48B0     		add	sp, sp, #288
 805              		.cfi_remember_state
 806              		.cfi_def_cfa_offset 8
 807              		@ sp needed
 808 004e 10BD     		pop	{r4, pc}
 809              	.LVL61:
 810              	.L28:
 811              		.cfi_restore_state
 202:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 812              		.loc 1 202 12 view .LVU271
 813 0050 FF20     		movs	r0, #255
 814 0052 FBE7     		b	.L27
 815              		.cfi_endproc
 816              	.LFE143:
 818              		.section	.text.aci_hal_tone_stop,"ax",%progbits
 819              		.align	1
 820              		.global	aci_hal_tone_stop
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 19


 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 825              	aci_hal_tone_stop:
 826              	.LFB144:
 208:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_tone_stop(void)
 209:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 827              		.loc 1 209 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 32
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831 0000 00B5     		push	{lr}
 832              		.cfi_def_cfa_offset 4
 833              		.cfi_offset 14, -4
 834 0002 89B0     		sub	sp, sp, #36
 835              		.cfi_def_cfa_offset 40
 210:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 836              		.loc 1 210 3 view .LVU273
 211:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 837              		.loc 1 211 3 view .LVU274
 838              		.loc 1 211 14 is_stmt 0 view .LVU275
 839 0004 0021     		movs	r1, #0
 840 0006 8DF80710 		strb	r1, [sp, #7]
 212:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 841              		.loc 1 212 3 is_stmt 1 view .LVU276
 842 000a 0291     		str	r1, [sp, #8]
 843 000c 0391     		str	r1, [sp, #12]
 844 000e 0491     		str	r1, [sp, #16]
 845 0010 0591     		str	r1, [sp, #20]
 846 0012 0691     		str	r1, [sp, #24]
 847 0014 0791     		str	r1, [sp, #28]
 213:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 848              		.loc 1 213 3 view .LVU277
 849              		.loc 1 213 10 is_stmt 0 view .LVU278
 850 0016 3F23     		movs	r3, #63
 851 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 214:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x016;
 852              		.loc 1 214 3 is_stmt 1 view .LVU279
 853              		.loc 1 214 10 is_stmt 0 view .LVU280
 854 001c 1623     		movs	r3, #22
 855 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 215:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 856              		.loc 1 215 3 is_stmt 1 view .LVU281
 857              		.loc 1 215 13 is_stmt 0 view .LVU282
 858 0022 0DF10703 		add	r3, sp, #7
 859 0026 0693     		str	r3, [sp, #24]
 216:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 860              		.loc 1 216 3 is_stmt 1 view .LVU283
 861              		.loc 1 216 11 is_stmt 0 view .LVU284
 862 0028 0123     		movs	r3, #1
 863 002a 0793     		str	r3, [sp, #28]
 217:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 864              		.loc 1 217 3 is_stmt 1 view .LVU285
 865              		.loc 1 217 7 is_stmt 0 view .LVU286
 866 002c 02A8     		add	r0, sp, #8
 867 002e FFF7FEFF 		bl	hci_send_req
 868              	.LVL62:
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 20


 869              		.loc 1 217 6 discriminator 1 view .LVU287
 870 0032 0028     		cmp	r0, #0
 871 0034 04DB     		blt	.L32
 218:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 219:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 872              		.loc 1 219 3 is_stmt 1 view .LVU288
 873              		.loc 1 219 7 is_stmt 0 view .LVU289
 874 0036 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 875              	.L31:
 220:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 221:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 222:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 223:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 876              		.loc 1 223 1 view .LVU290
 877 003a 09B0     		add	sp, sp, #36
 878              		.cfi_remember_state
 879              		.cfi_def_cfa_offset 4
 880              		@ sp needed
 881 003c 5DF804FB 		ldr	pc, [sp], #4
 882              	.L32:
 883              		.cfi_restore_state
 218:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 884              		.loc 1 218 12 view .LVU291
 885 0040 FF20     		movs	r0, #255
 886 0042 FAE7     		b	.L31
 887              		.cfi_endproc
 888              	.LFE144:
 890              		.section	.text.aci_hal_get_link_status,"ax",%progbits
 891              		.align	1
 892              		.global	aci_hal_get_link_status
 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
 897              	aci_hal_get_link_status:
 898              	.LVL63:
 899              	.LFB145:
 224:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_get_link_status(uint8_t Link_Status[8],
 225:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                    uint16_t Link_Connection_Handle[16 / 2])
 226:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 900              		.loc 1 226 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 56
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		.loc 1 226 1 is_stmt 0 view .LVU293
 905 0000 30B5     		push	{r4, r5, lr}
 906              		.cfi_def_cfa_offset 12
 907              		.cfi_offset 4, -12
 908              		.cfi_offset 5, -8
 909              		.cfi_offset 14, -4
 910 0002 8FB0     		sub	sp, sp, #60
 911              		.cfi_def_cfa_offset 72
 912 0004 0546     		mov	r5, r0
 913 0006 0C46     		mov	r4, r1
 227:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 914              		.loc 1 227 3 is_stmt 1 view .LVU294
 228:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_get_link_status_rp0 resp;
 915              		.loc 1 228 3 view .LVU295
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 21


 229:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 916              		.loc 1 229 3 view .LVU296
 917 0008 01AB     		add	r3, sp, #4
 918 000a 0021     		movs	r1, #0
 919              	.LVL64:
 920              		.loc 1 229 3 is_stmt 0 view .LVU297
 921 000c 0191     		str	r1, [sp, #4]
 922 000e 0291     		str	r1, [sp, #8]
 923 0010 0391     		str	r1, [sp, #12]
 924 0012 0491     		str	r1, [sp, #16]
 925 0014 0591     		str	r1, [sp, #20]
 926 0016 0691     		str	r1, [sp, #24]
 927 0018 8DF81C10 		strb	r1, [sp, #28]
 230:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 928              		.loc 1 230 3 is_stmt 1 view .LVU298
 929 001c 0891     		str	r1, [sp, #32]
 930 001e 0991     		str	r1, [sp, #36]
 931 0020 0A91     		str	r1, [sp, #40]
 932 0022 0B91     		str	r1, [sp, #44]
 933 0024 0C91     		str	r1, [sp, #48]
 934 0026 0D91     		str	r1, [sp, #52]
 231:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 935              		.loc 1 231 3 view .LVU299
 936              		.loc 1 231 10 is_stmt 0 view .LVU300
 937 0028 3F22     		movs	r2, #63
 938 002a ADF82020 		strh	r2, [sp, #32]	@ movhi
 232:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x017;
 939              		.loc 1 232 3 is_stmt 1 view .LVU301
 940              		.loc 1 232 10 is_stmt 0 view .LVU302
 941 002e 1722     		movs	r2, #23
 942 0030 ADF82220 		strh	r2, [sp, #34]	@ movhi
 233:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 943              		.loc 1 233 3 is_stmt 1 view .LVU303
 944              		.loc 1 233 13 is_stmt 0 view .LVU304
 945 0034 0C93     		str	r3, [sp, #48]
 234:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 946              		.loc 1 234 3 is_stmt 1 view .LVU305
 947              		.loc 1 234 11 is_stmt 0 view .LVU306
 948 0036 1923     		movs	r3, #25
 949 0038 0D93     		str	r3, [sp, #52]
 235:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 950              		.loc 1 235 3 is_stmt 1 view .LVU307
 951              		.loc 1 235 7 is_stmt 0 view .LVU308
 952 003a 08A8     		add	r0, sp, #32
 953              	.LVL65:
 954              		.loc 1 235 7 view .LVU309
 955 003c FFF7FEFF 		bl	hci_send_req
 956              	.LVL66:
 957              		.loc 1 235 6 discriminator 1 view .LVU310
 958 0040 0028     		cmp	r0, #0
 959 0042 17DB     		blt	.L36
 236:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 237:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 960              		.loc 1 237 3 is_stmt 1 view .LVU311
 961              		.loc 1 237 11 is_stmt 0 view .LVU312
 962 0044 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 963              		.loc 1 237 6 view .LVU313
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 22


 964 0048 08B1     		cbz	r0, .L38
 965              	.LVL67:
 966              	.L35:
 238:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 239:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 240:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Link_Status, (const void *) resp.Link_Status, 8);
 241:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Link_Connection_Handle, (const void *) resp.Link_Connection_Handle, 16);
 242:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 243:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 967              		.loc 1 243 1 view .LVU314
 968 004a 0FB0     		add	sp, sp, #60
 969              		.cfi_remember_state
 970              		.cfi_def_cfa_offset 12
 971              		@ sp needed
 972 004c 30BD     		pop	{r4, r5, pc}
 973              	.LVL68:
 974              	.L38:
 975              		.cfi_restore_state
 240:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Link_Connection_Handle, (const void *) resp.Link_Connection_Handle, 16);
 976              		.loc 1 240 3 is_stmt 1 view .LVU315
 977 004e DDF80520 		ldr	r2, [sp, #5]	@ unaligned
 978 0052 DDF80930 		ldr	r3, [sp, #9]	@ unaligned
 979 0056 2A60     		str	r2, [r5]	@ unaligned
 980 0058 6B60     		str	r3, [r5, #4]	@ unaligned
 241:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 981              		.loc 1 241 3 view .LVU316
 982 005a DDF80D50 		ldr	r5, [sp, #13]	@ unaligned
 983              	.LVL69:
 241:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 984              		.loc 1 241 3 is_stmt 0 view .LVU317
 985 005e DDF81110 		ldr	r1, [sp, #17]	@ unaligned
 986 0062 DDF81520 		ldr	r2, [sp, #21]	@ unaligned
 987 0066 DDF81930 		ldr	r3, [sp, #25]	@ unaligned
 988 006a 2560     		str	r5, [r4]	@ unaligned
 989 006c 6160     		str	r1, [r4, #4]	@ unaligned
 990 006e A260     		str	r2, [r4, #8]	@ unaligned
 991 0070 E360     		str	r3, [r4, #12]	@ unaligned
 242:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 992              		.loc 1 242 3 is_stmt 1 view .LVU318
 242:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 993              		.loc 1 242 10 is_stmt 0 view .LVU319
 994 0072 EAE7     		b	.L35
 995              	.LVL70:
 996              	.L36:
 236:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 997              		.loc 1 236 12 view .LVU320
 998 0074 FF20     		movs	r0, #255
 999 0076 E8E7     		b	.L35
 1000              		.cfi_endproc
 1001              	.LFE145:
 1003              		.section	.text.aci_hal_set_radio_activity_mask,"ax",%progbits
 1004              		.align	1
 1005              		.global	aci_hal_set_radio_activity_mask
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1010              	aci_hal_set_radio_activity_mask:
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 23


 1011              	.LVL71:
 1012              	.LFB146:
 244:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_set_radio_activity_mask(uint16_t Radio_Activity_Mask)
 245:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1013              		.loc 1 245 1 is_stmt 1 view -0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 288
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017              		.loc 1 245 1 is_stmt 0 view .LVU322
 1018 0000 00B5     		push	{lr}
 1019              		.cfi_def_cfa_offset 4
 1020              		.cfi_offset 14, -4
 1021 0002 C9B0     		sub	sp, sp, #292
 1022              		.cfi_def_cfa_offset 296
 246:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1023              		.loc 1 246 3 is_stmt 1 view .LVU323
 247:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 1024              		.loc 1 247 3 view .LVU324
 248:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 1025              		.loc 1 248 3 view .LVU325
 1026              	.LVL72:
 249:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1027              		.loc 1 249 3 view .LVU326
 1028              		.loc 1 249 14 is_stmt 0 view .LVU327
 1029 0004 0DF10303 		add	r3, sp, #3
 1030 0008 0021     		movs	r1, #0
 1031 000a 8DF80310 		strb	r1, [sp, #3]
 250:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 1032              		.loc 1 250 3 is_stmt 1 view .LVU328
 1033              	.LVL73:
 251:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Radio_Activity_Mask = htob(Radio_Activity_Mask, 2);
 1034              		.loc 1 251 3 view .LVU329
 1035              		.loc 1 251 28 is_stmt 0 view .LVU330
 1036 000e 01AA     		add	r2, sp, #4
 1037              	.LVL74:
 1038              		.loc 1 251 28 view .LVU331
 1039 0010 ADF80400 		strh	r0, [sp, #4]	@ movhi
 252:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 2;
 1040              		.loc 1 252 3 is_stmt 1 view .LVU332
 1041              	.LVL75:
 253:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1042              		.loc 1 253 3 view .LVU333
 1043 0014 4291     		str	r1, [sp, #264]
 1044 0016 4391     		str	r1, [sp, #268]
 1045 0018 4491     		str	r1, [sp, #272]
 1046 001a 4591     		str	r1, [sp, #276]
 1047 001c 4691     		str	r1, [sp, #280]
 1048 001e 4791     		str	r1, [sp, #284]
 254:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1049              		.loc 1 254 3 view .LVU334
 1050              		.loc 1 254 10 is_stmt 0 view .LVU335
 1051 0020 3F20     		movs	r0, #63
 1052              	.LVL76:
 1053              		.loc 1 254 10 view .LVU336
 1054 0022 ADF80801 		strh	r0, [sp, #264]	@ movhi
 255:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x018;
 1055              		.loc 1 255 3 is_stmt 1 view .LVU337
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 24


 1056              		.loc 1 255 10 is_stmt 0 view .LVU338
 1057 0026 1820     		movs	r0, #24
 1058 0028 ADF80A01 		strh	r0, [sp, #266]	@ movhi
 256:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 1059              		.loc 1 256 3 is_stmt 1 view .LVU339
 1060              		.loc 1 256 13 is_stmt 0 view .LVU340
 1061 002c 4492     		str	r2, [sp, #272]
 257:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 1062              		.loc 1 257 3 is_stmt 1 view .LVU341
 1063              		.loc 1 257 11 is_stmt 0 view .LVU342
 1064 002e 0222     		movs	r2, #2
 1065              	.LVL77:
 1066              		.loc 1 257 11 view .LVU343
 1067 0030 4592     		str	r2, [sp, #276]
 258:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1068              		.loc 1 258 3 is_stmt 1 view .LVU344
 1069              		.loc 1 258 13 is_stmt 0 view .LVU345
 1070 0032 4693     		str	r3, [sp, #280]
 259:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1071              		.loc 1 259 3 is_stmt 1 view .LVU346
 1072              		.loc 1 259 11 is_stmt 0 view .LVU347
 1073 0034 0123     		movs	r3, #1
 1074 0036 4793     		str	r3, [sp, #284]
 260:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1075              		.loc 1 260 3 is_stmt 1 view .LVU348
 1076              		.loc 1 260 7 is_stmt 0 view .LVU349
 1077 0038 42A8     		add	r0, sp, #264
 1078 003a FFF7FEFF 		bl	hci_send_req
 1079              	.LVL78:
 1080              		.loc 1 260 6 discriminator 1 view .LVU350
 1081 003e 0028     		cmp	r0, #0
 1082 0040 04DB     		blt	.L41
 261:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 262:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1083              		.loc 1 262 3 is_stmt 1 view .LVU351
 1084              		.loc 1 262 7 is_stmt 0 view .LVU352
 1085 0042 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1086              	.L40:
 263:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 264:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 265:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 266:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1087              		.loc 1 266 1 view .LVU353
 1088 0046 49B0     		add	sp, sp, #292
 1089              		.cfi_remember_state
 1090              		.cfi_def_cfa_offset 4
 1091              		@ sp needed
 1092 0048 5DF804FB 		ldr	pc, [sp], #4
 1093              	.LVL79:
 1094              	.L41:
 1095              		.cfi_restore_state
 261:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1096              		.loc 1 261 12 view .LVU354
 1097 004c FF20     		movs	r0, #255
 1098 004e FAE7     		b	.L40
 1099              		.cfi_endproc
 1100              	.LFE146:
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 25


 1102              		.section	.text.aci_hal_get_anchor_period,"ax",%progbits
 1103              		.align	1
 1104              		.global	aci_hal_get_anchor_period
 1105              		.syntax unified
 1106              		.thumb
 1107              		.thumb_func
 1109              	aci_hal_get_anchor_period:
 1110              	.LVL80:
 1111              	.LFB147:
 267:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_get_anchor_period(uint32_t *Anchor_Period,
 268:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                      uint32_t *Max_Free_Slot)
 269:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1112              		.loc 1 269 1 is_stmt 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 40
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116              		.loc 1 269 1 is_stmt 0 view .LVU356
 1117 0000 30B5     		push	{r4, r5, lr}
 1118              		.cfi_def_cfa_offset 12
 1119              		.cfi_offset 4, -12
 1120              		.cfi_offset 5, -8
 1121              		.cfi_offset 14, -4
 1122 0002 8BB0     		sub	sp, sp, #44
 1123              		.cfi_def_cfa_offset 56
 1124 0004 0546     		mov	r5, r0
 1125 0006 0C46     		mov	r4, r1
 270:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1126              		.loc 1 270 3 is_stmt 1 view .LVU357
 271:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_get_anchor_period_rp0 resp;
 1127              		.loc 1 271 3 view .LVU358
 272:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 1128              		.loc 1 272 3 view .LVU359
 1129 0008 01AB     		add	r3, sp, #4
 1130 000a 0021     		movs	r1, #0
 1131              	.LVL81:
 1132              		.loc 1 272 3 is_stmt 0 view .LVU360
 1133 000c 0191     		str	r1, [sp, #4]
 1134 000e 0291     		str	r1, [sp, #8]
 1135 0010 8DF80C10 		strb	r1, [sp, #12]
 273:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1136              		.loc 1 273 3 is_stmt 1 view .LVU361
 1137 0014 0491     		str	r1, [sp, #16]
 1138 0016 0591     		str	r1, [sp, #20]
 1139 0018 0691     		str	r1, [sp, #24]
 1140 001a 0791     		str	r1, [sp, #28]
 1141 001c 0891     		str	r1, [sp, #32]
 1142 001e 0991     		str	r1, [sp, #36]
 274:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1143              		.loc 1 274 3 view .LVU362
 1144              		.loc 1 274 10 is_stmt 0 view .LVU363
 1145 0020 3F22     		movs	r2, #63
 1146 0022 ADF81020 		strh	r2, [sp, #16]	@ movhi
 275:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x019;
 1147              		.loc 1 275 3 is_stmt 1 view .LVU364
 1148              		.loc 1 275 10 is_stmt 0 view .LVU365
 1149 0026 1922     		movs	r2, #25
 1150 0028 ADF81220 		strh	r2, [sp, #18]	@ movhi
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 26


 276:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 1151              		.loc 1 276 3 is_stmt 1 view .LVU366
 1152              		.loc 1 276 13 is_stmt 0 view .LVU367
 1153 002c 0893     		str	r3, [sp, #32]
 277:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 1154              		.loc 1 277 3 is_stmt 1 view .LVU368
 1155              		.loc 1 277 11 is_stmt 0 view .LVU369
 1156 002e 0923     		movs	r3, #9
 1157 0030 0993     		str	r3, [sp, #36]
 278:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1158              		.loc 1 278 3 is_stmt 1 view .LVU370
 1159              		.loc 1 278 7 is_stmt 0 view .LVU371
 1160 0032 04A8     		add	r0, sp, #16
 1161              	.LVL82:
 1162              		.loc 1 278 7 view .LVU372
 1163 0034 FFF7FEFF 		bl	hci_send_req
 1164              	.LVL83:
 1165              		.loc 1 278 6 discriminator 1 view .LVU373
 1166 0038 0028     		cmp	r0, #0
 1167 003a 0ADB     		blt	.L45
 279:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 280:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 1168              		.loc 1 280 3 is_stmt 1 view .LVU374
 1169              		.loc 1 280 11 is_stmt 0 view .LVU375
 1170 003c 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 1171              		.loc 1 280 6 view .LVU376
 1172 0040 28B9     		cbnz	r0, .L44
 281:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 282:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 283:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *Anchor_Period = btoh(resp.Anchor_Period, 4);
 1173              		.loc 1 283 3 is_stmt 1 view .LVU377
 1174              		.loc 1 283 20 is_stmt 0 view .LVU378
 1175 0042 DDF80530 		ldr	r3, [sp, #5]	@ unaligned
 1176              		.loc 1 283 18 view .LVU379
 1177 0046 2B60     		str	r3, [r5]
 284:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *Max_Free_Slot = btoh(resp.Max_Free_Slot, 4);
 1178              		.loc 1 284 3 is_stmt 1 view .LVU380
 1179              		.loc 1 284 20 is_stmt 0 view .LVU381
 1180 0048 DDF80930 		ldr	r3, [sp, #9]	@ unaligned
 1181              		.loc 1 284 18 view .LVU382
 1182 004c 2360     		str	r3, [r4]
 285:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 1183              		.loc 1 285 3 is_stmt 1 view .LVU383
 1184              	.L44:
 286:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1185              		.loc 1 286 1 is_stmt 0 view .LVU384
 1186 004e 0BB0     		add	sp, sp, #44
 1187              		.cfi_remember_state
 1188              		.cfi_def_cfa_offset 12
 1189              		@ sp needed
 1190 0050 30BD     		pop	{r4, r5, pc}
 1191              	.LVL84:
 1192              	.L45:
 1193              		.cfi_restore_state
 279:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 1194              		.loc 1 279 12 view .LVU385
 1195 0052 FF20     		movs	r0, #255
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 27


 1196 0054 FBE7     		b	.L44
 1197              		.cfi_endproc
 1198              	.LFE147:
 1200              		.section	.text.aci_hal_set_event_mask,"ax",%progbits
 1201              		.align	1
 1202              		.global	aci_hal_set_event_mask
 1203              		.syntax unified
 1204              		.thumb
 1205              		.thumb_func
 1207              	aci_hal_set_event_mask:
 1208              	.LVL85:
 1209              	.LFB148:
 287:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_set_event_mask(uint32_t Event_Mask)
 288:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1210              		.loc 1 288 1 is_stmt 1 view -0
 1211              		.cfi_startproc
 1212              		@ args = 0, pretend = 0, frame = 288
 1213              		@ frame_needed = 0, uses_anonymous_args = 0
 1214              		.loc 1 288 1 is_stmt 0 view .LVU387
 1215 0000 00B5     		push	{lr}
 1216              		.cfi_def_cfa_offset 4
 1217              		.cfi_offset 14, -4
 1218 0002 C9B0     		sub	sp, sp, #292
 1219              		.cfi_def_cfa_offset 296
 289:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1220              		.loc 1 289 3 is_stmt 1 view .LVU388
 290:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 1221              		.loc 1 290 3 view .LVU389
 291:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_set_event_mask_cp0 *cp0 = (aci_hal_set_event_mask_cp0*)(cmd_buffer);
 1222              		.loc 1 291 3 view .LVU390
 1223              	.LVL86:
 292:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1224              		.loc 1 292 3 view .LVU391
 1225              		.loc 1 292 14 is_stmt 0 view .LVU392
 1226 0004 0DF10303 		add	r3, sp, #3
 1227 0008 0021     		movs	r1, #0
 1228 000a 8DF80310 		strb	r1, [sp, #3]
 293:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 1229              		.loc 1 293 3 is_stmt 1 view .LVU393
 1230              	.LVL87:
 294:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Event_Mask = htob(Event_Mask, 4);
 1231              		.loc 1 294 3 view .LVU394
 1232              		.loc 1 294 19 is_stmt 0 view .LVU395
 1233 000e 01AA     		add	r2, sp, #4
 1234              	.LVL88:
 1235              		.loc 1 294 19 view .LVU396
 1236 0010 0190     		str	r0, [sp, #4]
 295:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 4;
 1237              		.loc 1 295 3 is_stmt 1 view .LVU397
 1238              	.LVL89:
 296:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1239              		.loc 1 296 3 view .LVU398
 1240 0012 4291     		str	r1, [sp, #264]
 1241 0014 4391     		str	r1, [sp, #268]
 1242 0016 4491     		str	r1, [sp, #272]
 1243 0018 4591     		str	r1, [sp, #276]
 1244 001a 4691     		str	r1, [sp, #280]
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 28


 1245 001c 4791     		str	r1, [sp, #284]
 297:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1246              		.loc 1 297 3 view .LVU399
 1247              		.loc 1 297 10 is_stmt 0 view .LVU400
 1248 001e 3F20     		movs	r0, #63
 1249              	.LVL90:
 1250              		.loc 1 297 10 view .LVU401
 1251 0020 ADF80801 		strh	r0, [sp, #264]	@ movhi
 298:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x01a;
 1252              		.loc 1 298 3 is_stmt 1 view .LVU402
 1253              		.loc 1 298 10 is_stmt 0 view .LVU403
 1254 0024 1A20     		movs	r0, #26
 1255 0026 ADF80A01 		strh	r0, [sp, #266]	@ movhi
 299:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 1256              		.loc 1 299 3 is_stmt 1 view .LVU404
 1257              		.loc 1 299 13 is_stmt 0 view .LVU405
 1258 002a 4492     		str	r2, [sp, #272]
 300:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 1259              		.loc 1 300 3 is_stmt 1 view .LVU406
 1260              		.loc 1 300 11 is_stmt 0 view .LVU407
 1261 002c 0422     		movs	r2, #4
 1262              	.LVL91:
 1263              		.loc 1 300 11 view .LVU408
 1264 002e 4592     		str	r2, [sp, #276]
 301:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1265              		.loc 1 301 3 is_stmt 1 view .LVU409
 1266              		.loc 1 301 13 is_stmt 0 view .LVU410
 1267 0030 4693     		str	r3, [sp, #280]
 302:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1268              		.loc 1 302 3 is_stmt 1 view .LVU411
 1269              		.loc 1 302 11 is_stmt 0 view .LVU412
 1270 0032 0123     		movs	r3, #1
 1271 0034 4793     		str	r3, [sp, #284]
 303:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1272              		.loc 1 303 3 is_stmt 1 view .LVU413
 1273              		.loc 1 303 7 is_stmt 0 view .LVU414
 1274 0036 42A8     		add	r0, sp, #264
 1275 0038 FFF7FEFF 		bl	hci_send_req
 1276              	.LVL92:
 1277              		.loc 1 303 6 discriminator 1 view .LVU415
 1278 003c 0028     		cmp	r0, #0
 1279 003e 04DB     		blt	.L49
 304:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 305:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1280              		.loc 1 305 3 is_stmt 1 view .LVU416
 1281              		.loc 1 305 7 is_stmt 0 view .LVU417
 1282 0040 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1283              	.L48:
 306:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 307:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 308:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 309:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1284              		.loc 1 309 1 view .LVU418
 1285 0044 49B0     		add	sp, sp, #292
 1286              		.cfi_remember_state
 1287              		.cfi_def_cfa_offset 4
 1288              		@ sp needed
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 29


 1289 0046 5DF804FB 		ldr	pc, [sp], #4
 1290              	.LVL93:
 1291              	.L49:
 1292              		.cfi_restore_state
 304:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1293              		.loc 1 304 12 view .LVU419
 1294 004a FF20     		movs	r0, #255
 1295 004c FAE7     		b	.L48
 1296              		.cfi_endproc
 1297              	.LFE148:
 1299              		.section	.text.aci_hal_updater_start,"ax",%progbits
 1300              		.align	1
 1301              		.global	aci_hal_updater_start
 1302              		.syntax unified
 1303              		.thumb
 1304              		.thumb_func
 1306              	aci_hal_updater_start:
 1307              	.LFB149:
 310:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_start(void)
 311:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1308              		.loc 1 311 1 is_stmt 1 view -0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 32
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312 0000 00B5     		push	{lr}
 1313              		.cfi_def_cfa_offset 4
 1314              		.cfi_offset 14, -4
 1315 0002 89B0     		sub	sp, sp, #36
 1316              		.cfi_def_cfa_offset 40
 312:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1317              		.loc 1 312 3 view .LVU421
 313:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1318              		.loc 1 313 3 view .LVU422
 1319              		.loc 1 313 14 is_stmt 0 view .LVU423
 1320 0004 0021     		movs	r1, #0
 1321 0006 8DF80710 		strb	r1, [sp, #7]
 314:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1322              		.loc 1 314 3 is_stmt 1 view .LVU424
 1323 000a 0291     		str	r1, [sp, #8]
 1324 000c 0391     		str	r1, [sp, #12]
 1325 000e 0491     		str	r1, [sp, #16]
 1326 0010 0591     		str	r1, [sp, #20]
 1327 0012 0691     		str	r1, [sp, #24]
 1328 0014 0791     		str	r1, [sp, #28]
 315:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1329              		.loc 1 315 3 view .LVU425
 1330              		.loc 1 315 10 is_stmt 0 view .LVU426
 1331 0016 3F23     		movs	r3, #63
 1332 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 316:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x020;
 1333              		.loc 1 316 3 is_stmt 1 view .LVU427
 1334              		.loc 1 316 10 is_stmt 0 view .LVU428
 1335 001c 2023     		movs	r3, #32
 1336 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 317:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1337              		.loc 1 317 3 is_stmt 1 view .LVU429
 1338              		.loc 1 317 13 is_stmt 0 view .LVU430
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 30


 1339 0022 0DF10703 		add	r3, sp, #7
 1340 0026 0693     		str	r3, [sp, #24]
 318:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1341              		.loc 1 318 3 is_stmt 1 view .LVU431
 1342              		.loc 1 318 11 is_stmt 0 view .LVU432
 1343 0028 0123     		movs	r3, #1
 1344 002a 0793     		str	r3, [sp, #28]
 319:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1345              		.loc 1 319 3 is_stmt 1 view .LVU433
 1346              		.loc 1 319 7 is_stmt 0 view .LVU434
 1347 002c 02A8     		add	r0, sp, #8
 1348 002e FFF7FEFF 		bl	hci_send_req
 1349              	.LVL94:
 1350              		.loc 1 319 6 discriminator 1 view .LVU435
 1351 0032 0028     		cmp	r0, #0
 1352 0034 04DB     		blt	.L53
 320:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 321:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1353              		.loc 1 321 3 is_stmt 1 view .LVU436
 1354              		.loc 1 321 7 is_stmt 0 view .LVU437
 1355 0036 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1356              	.L52:
 322:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 323:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 324:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 325:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1357              		.loc 1 325 1 view .LVU438
 1358 003a 09B0     		add	sp, sp, #36
 1359              		.cfi_remember_state
 1360              		.cfi_def_cfa_offset 4
 1361              		@ sp needed
 1362 003c 5DF804FB 		ldr	pc, [sp], #4
 1363              	.L53:
 1364              		.cfi_restore_state
 320:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1365              		.loc 1 320 12 view .LVU439
 1366 0040 FF20     		movs	r0, #255
 1367 0042 FAE7     		b	.L52
 1368              		.cfi_endproc
 1369              	.LFE149:
 1371              		.section	.text.aci_hal_updater_reboot,"ax",%progbits
 1372              		.align	1
 1373              		.global	aci_hal_updater_reboot
 1374              		.syntax unified
 1375              		.thumb
 1376              		.thumb_func
 1378              	aci_hal_updater_reboot:
 1379              	.LFB150:
 326:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_reboot(void)
 327:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1380              		.loc 1 327 1 is_stmt 1 view -0
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 32
 1383              		@ frame_needed = 0, uses_anonymous_args = 0
 1384 0000 00B5     		push	{lr}
 1385              		.cfi_def_cfa_offset 4
 1386              		.cfi_offset 14, -4
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 31


 1387 0002 89B0     		sub	sp, sp, #36
 1388              		.cfi_def_cfa_offset 40
 328:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1389              		.loc 1 328 3 view .LVU441
 329:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1390              		.loc 1 329 3 view .LVU442
 1391              		.loc 1 329 14 is_stmt 0 view .LVU443
 1392 0004 0021     		movs	r1, #0
 1393 0006 8DF80710 		strb	r1, [sp, #7]
 330:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1394              		.loc 1 330 3 is_stmt 1 view .LVU444
 1395 000a 0291     		str	r1, [sp, #8]
 1396 000c 0391     		str	r1, [sp, #12]
 1397 000e 0491     		str	r1, [sp, #16]
 1398 0010 0591     		str	r1, [sp, #20]
 1399 0012 0691     		str	r1, [sp, #24]
 1400 0014 0791     		str	r1, [sp, #28]
 331:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1401              		.loc 1 331 3 view .LVU445
 1402              		.loc 1 331 10 is_stmt 0 view .LVU446
 1403 0016 3F23     		movs	r3, #63
 1404 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 332:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x021;
 1405              		.loc 1 332 3 is_stmt 1 view .LVU447
 1406              		.loc 1 332 10 is_stmt 0 view .LVU448
 1407 001c 2123     		movs	r3, #33
 1408 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 333:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1409              		.loc 1 333 3 is_stmt 1 view .LVU449
 1410              		.loc 1 333 13 is_stmt 0 view .LVU450
 1411 0022 0DF10703 		add	r3, sp, #7
 1412 0026 0693     		str	r3, [sp, #24]
 334:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1413              		.loc 1 334 3 is_stmt 1 view .LVU451
 1414              		.loc 1 334 11 is_stmt 0 view .LVU452
 1415 0028 0123     		movs	r3, #1
 1416 002a 0793     		str	r3, [sp, #28]
 335:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1417              		.loc 1 335 3 is_stmt 1 view .LVU453
 1418              		.loc 1 335 7 is_stmt 0 view .LVU454
 1419 002c 02A8     		add	r0, sp, #8
 1420 002e FFF7FEFF 		bl	hci_send_req
 1421              	.LVL95:
 1422              		.loc 1 335 6 discriminator 1 view .LVU455
 1423 0032 0028     		cmp	r0, #0
 1424 0034 04DB     		blt	.L57
 336:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 337:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1425              		.loc 1 337 3 is_stmt 1 view .LVU456
 1426              		.loc 1 337 7 is_stmt 0 view .LVU457
 1427 0036 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1428              	.L56:
 338:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 339:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 340:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 341:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1429              		.loc 1 341 1 view .LVU458
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 32


 1430 003a 09B0     		add	sp, sp, #36
 1431              		.cfi_remember_state
 1432              		.cfi_def_cfa_offset 4
 1433              		@ sp needed
 1434 003c 5DF804FB 		ldr	pc, [sp], #4
 1435              	.L57:
 1436              		.cfi_restore_state
 336:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1437              		.loc 1 336 12 view .LVU459
 1438 0040 FF20     		movs	r0, #255
 1439 0042 FAE7     		b	.L56
 1440              		.cfi_endproc
 1441              	.LFE150:
 1443              		.section	.text.aci_hal_get_updater_version,"ax",%progbits
 1444              		.align	1
 1445              		.global	aci_hal_get_updater_version
 1446              		.syntax unified
 1447              		.thumb
 1448              		.thumb_func
 1450              	aci_hal_get_updater_version:
 1451              	.LVL96:
 1452              	.LFB151:
 342:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_get_updater_version(uint8_t *Version)
 343:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1453              		.loc 1 343 1 is_stmt 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 32
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              		.loc 1 343 1 is_stmt 0 view .LVU461
 1458 0000 10B5     		push	{r4, lr}
 1459              		.cfi_def_cfa_offset 8
 1460              		.cfi_offset 4, -8
 1461              		.cfi_offset 14, -4
 1462 0002 88B0     		sub	sp, sp, #32
 1463              		.cfi_def_cfa_offset 40
 1464 0004 0446     		mov	r4, r0
 344:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1465              		.loc 1 344 3 is_stmt 1 view .LVU462
 345:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_get_updater_version_rp0 resp;
 1466              		.loc 1 345 3 view .LVU463
 346:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 1467              		.loc 1 346 3 view .LVU464
 1468 0006 0021     		movs	r1, #0
 1469 0008 ADF80410 		strh	r1, [sp, #4]	@ movhi
 347:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1470              		.loc 1 347 3 view .LVU465
 1471 000c 0291     		str	r1, [sp, #8]
 1472 000e 0391     		str	r1, [sp, #12]
 1473 0010 0491     		str	r1, [sp, #16]
 1474 0012 0591     		str	r1, [sp, #20]
 1475 0014 0691     		str	r1, [sp, #24]
 1476 0016 0791     		str	r1, [sp, #28]
 348:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1477              		.loc 1 348 3 view .LVU466
 1478              		.loc 1 348 10 is_stmt 0 view .LVU467
 1479 0018 3F23     		movs	r3, #63
 1480 001a ADF80830 		strh	r3, [sp, #8]	@ movhi
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 33


 349:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x022;
 1481              		.loc 1 349 3 is_stmt 1 view .LVU468
 1482              		.loc 1 349 10 is_stmt 0 view .LVU469
 1483 001e 2223     		movs	r3, #34
 1484 0020 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 350:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 1485              		.loc 1 350 3 is_stmt 1 view .LVU470
 1486              		.loc 1 350 13 is_stmt 0 view .LVU471
 1487 0024 01AB     		add	r3, sp, #4
 1488 0026 0693     		str	r3, [sp, #24]
 351:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 1489              		.loc 1 351 3 is_stmt 1 view .LVU472
 1490              		.loc 1 351 11 is_stmt 0 view .LVU473
 1491 0028 0223     		movs	r3, #2
 1492 002a 0793     		str	r3, [sp, #28]
 352:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1493              		.loc 1 352 3 is_stmt 1 view .LVU474
 1494              		.loc 1 352 7 is_stmt 0 view .LVU475
 1495 002c 02A8     		add	r0, sp, #8
 1496              	.LVL97:
 1497              		.loc 1 352 7 view .LVU476
 1498 002e FFF7FEFF 		bl	hci_send_req
 1499              	.LVL98:
 1500              		.loc 1 352 6 discriminator 1 view .LVU477
 1501 0032 0028     		cmp	r0, #0
 1502 0034 07DB     		blt	.L61
 353:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 354:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 1503              		.loc 1 354 3 is_stmt 1 view .LVU478
 1504              		.loc 1 354 11 is_stmt 0 view .LVU479
 1505 0036 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 1506              		.loc 1 354 6 view .LVU480
 1507 003a 10B9     		cbnz	r0, .L60
 355:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 356:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 357:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *Version = btoh(resp.Version, 1);
 1508              		.loc 1 357 3 is_stmt 1 view .LVU481
 1509              		.loc 1 357 14 is_stmt 0 view .LVU482
 1510 003c 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 1511              		.loc 1 357 12 view .LVU483
 1512 0040 2370     		strb	r3, [r4]
 358:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 1513              		.loc 1 358 3 is_stmt 1 view .LVU484
 1514              	.L60:
 359:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1515              		.loc 1 359 1 is_stmt 0 view .LVU485
 1516 0042 08B0     		add	sp, sp, #32
 1517              		.cfi_remember_state
 1518              		.cfi_def_cfa_offset 8
 1519              		@ sp needed
 1520 0044 10BD     		pop	{r4, pc}
 1521              	.LVL99:
 1522              	.L61:
 1523              		.cfi_restore_state
 353:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 1524              		.loc 1 353 12 view .LVU486
 1525 0046 FF20     		movs	r0, #255
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 34


 1526 0048 FBE7     		b	.L60
 1527              		.cfi_endproc
 1528              	.LFE151:
 1530              		.section	.text.aci_hal_get_updater_bufsize,"ax",%progbits
 1531              		.align	1
 1532              		.global	aci_hal_get_updater_bufsize
 1533              		.syntax unified
 1534              		.thumb
 1535              		.thumb_func
 1537              	aci_hal_get_updater_bufsize:
 1538              	.LVL100:
 1539              	.LFB152:
 360:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_get_updater_bufsize(uint8_t *Buffer_Size)
 361:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1540              		.loc 1 361 1 is_stmt 1 view -0
 1541              		.cfi_startproc
 1542              		@ args = 0, pretend = 0, frame = 32
 1543              		@ frame_needed = 0, uses_anonymous_args = 0
 1544              		.loc 1 361 1 is_stmt 0 view .LVU488
 1545 0000 10B5     		push	{r4, lr}
 1546              		.cfi_def_cfa_offset 8
 1547              		.cfi_offset 4, -8
 1548              		.cfi_offset 14, -4
 1549 0002 88B0     		sub	sp, sp, #32
 1550              		.cfi_def_cfa_offset 40
 1551 0004 0446     		mov	r4, r0
 362:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1552              		.loc 1 362 3 is_stmt 1 view .LVU489
 363:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_get_updater_bufsize_rp0 resp;
 1553              		.loc 1 363 3 view .LVU490
 364:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 1554              		.loc 1 364 3 view .LVU491
 1555 0006 0021     		movs	r1, #0
 1556 0008 ADF80410 		strh	r1, [sp, #4]	@ movhi
 365:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1557              		.loc 1 365 3 view .LVU492
 1558 000c 0291     		str	r1, [sp, #8]
 1559 000e 0391     		str	r1, [sp, #12]
 1560 0010 0491     		str	r1, [sp, #16]
 1561 0012 0591     		str	r1, [sp, #20]
 1562 0014 0691     		str	r1, [sp, #24]
 1563 0016 0791     		str	r1, [sp, #28]
 366:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1564              		.loc 1 366 3 view .LVU493
 1565              		.loc 1 366 10 is_stmt 0 view .LVU494
 1566 0018 3F23     		movs	r3, #63
 1567 001a ADF80830 		strh	r3, [sp, #8]	@ movhi
 367:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x023;
 1568              		.loc 1 367 3 is_stmt 1 view .LVU495
 1569              		.loc 1 367 10 is_stmt 0 view .LVU496
 1570 001e 2323     		movs	r3, #35
 1571 0020 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 368:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 1572              		.loc 1 368 3 is_stmt 1 view .LVU497
 1573              		.loc 1 368 13 is_stmt 0 view .LVU498
 1574 0024 01AB     		add	r3, sp, #4
 1575 0026 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 35


 369:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 1576              		.loc 1 369 3 is_stmt 1 view .LVU499
 1577              		.loc 1 369 11 is_stmt 0 view .LVU500
 1578 0028 0223     		movs	r3, #2
 1579 002a 0793     		str	r3, [sp, #28]
 370:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1580              		.loc 1 370 3 is_stmt 1 view .LVU501
 1581              		.loc 1 370 7 is_stmt 0 view .LVU502
 1582 002c 02A8     		add	r0, sp, #8
 1583              	.LVL101:
 1584              		.loc 1 370 7 view .LVU503
 1585 002e FFF7FEFF 		bl	hci_send_req
 1586              	.LVL102:
 1587              		.loc 1 370 6 discriminator 1 view .LVU504
 1588 0032 0028     		cmp	r0, #0
 1589 0034 07DB     		blt	.L65
 371:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 372:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 1590              		.loc 1 372 3 is_stmt 1 view .LVU505
 1591              		.loc 1 372 11 is_stmt 0 view .LVU506
 1592 0036 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 1593              		.loc 1 372 6 view .LVU507
 1594 003a 10B9     		cbnz	r0, .L64
 373:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 374:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 375:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *Buffer_Size = btoh(resp.Buffer_Size, 1);
 1595              		.loc 1 375 3 is_stmt 1 view .LVU508
 1596              		.loc 1 375 18 is_stmt 0 view .LVU509
 1597 003c 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 1598              		.loc 1 375 16 view .LVU510
 1599 0040 2370     		strb	r3, [r4]
 376:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 1600              		.loc 1 376 3 is_stmt 1 view .LVU511
 1601              	.L64:
 377:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1602              		.loc 1 377 1 is_stmt 0 view .LVU512
 1603 0042 08B0     		add	sp, sp, #32
 1604              		.cfi_remember_state
 1605              		.cfi_def_cfa_offset 8
 1606              		@ sp needed
 1607 0044 10BD     		pop	{r4, pc}
 1608              	.LVL103:
 1609              	.L65:
 1610              		.cfi_restore_state
 371:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 1611              		.loc 1 371 12 view .LVU513
 1612 0046 FF20     		movs	r0, #255
 1613 0048 FBE7     		b	.L64
 1614              		.cfi_endproc
 1615              	.LFE152:
 1617              		.section	.text.aci_hal_updater_erase_blue_flag,"ax",%progbits
 1618              		.align	1
 1619              		.global	aci_hal_updater_erase_blue_flag
 1620              		.syntax unified
 1621              		.thumb
 1622              		.thumb_func
 1624              	aci_hal_updater_erase_blue_flag:
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 36


 1625              	.LFB153:
 378:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_erase_blue_flag(void)
 379:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1626              		.loc 1 379 1 is_stmt 1 view -0
 1627              		.cfi_startproc
 1628              		@ args = 0, pretend = 0, frame = 32
 1629              		@ frame_needed = 0, uses_anonymous_args = 0
 1630 0000 00B5     		push	{lr}
 1631              		.cfi_def_cfa_offset 4
 1632              		.cfi_offset 14, -4
 1633 0002 89B0     		sub	sp, sp, #36
 1634              		.cfi_def_cfa_offset 40
 380:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1635              		.loc 1 380 3 view .LVU515
 381:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1636              		.loc 1 381 3 view .LVU516
 1637              		.loc 1 381 14 is_stmt 0 view .LVU517
 1638 0004 0021     		movs	r1, #0
 1639 0006 8DF80710 		strb	r1, [sp, #7]
 382:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1640              		.loc 1 382 3 is_stmt 1 view .LVU518
 1641 000a 0291     		str	r1, [sp, #8]
 1642 000c 0391     		str	r1, [sp, #12]
 1643 000e 0491     		str	r1, [sp, #16]
 1644 0010 0591     		str	r1, [sp, #20]
 1645 0012 0691     		str	r1, [sp, #24]
 1646 0014 0791     		str	r1, [sp, #28]
 383:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1647              		.loc 1 383 3 view .LVU519
 1648              		.loc 1 383 10 is_stmt 0 view .LVU520
 1649 0016 3F23     		movs	r3, #63
 1650 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 384:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x024;
 1651              		.loc 1 384 3 is_stmt 1 view .LVU521
 1652              		.loc 1 384 10 is_stmt 0 view .LVU522
 1653 001c 2423     		movs	r3, #36
 1654 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 385:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1655              		.loc 1 385 3 is_stmt 1 view .LVU523
 1656              		.loc 1 385 13 is_stmt 0 view .LVU524
 1657 0022 0DF10703 		add	r3, sp, #7
 1658 0026 0693     		str	r3, [sp, #24]
 386:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1659              		.loc 1 386 3 is_stmt 1 view .LVU525
 1660              		.loc 1 386 11 is_stmt 0 view .LVU526
 1661 0028 0123     		movs	r3, #1
 1662 002a 0793     		str	r3, [sp, #28]
 387:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1663              		.loc 1 387 3 is_stmt 1 view .LVU527
 1664              		.loc 1 387 7 is_stmt 0 view .LVU528
 1665 002c 02A8     		add	r0, sp, #8
 1666 002e FFF7FEFF 		bl	hci_send_req
 1667              	.LVL104:
 1668              		.loc 1 387 6 discriminator 1 view .LVU529
 1669 0032 0028     		cmp	r0, #0
 1670 0034 04DB     		blt	.L69
 388:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 37


 389:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1671              		.loc 1 389 3 is_stmt 1 view .LVU530
 1672              		.loc 1 389 7 is_stmt 0 view .LVU531
 1673 0036 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1674              	.L68:
 390:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 391:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 392:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 393:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1675              		.loc 1 393 1 view .LVU532
 1676 003a 09B0     		add	sp, sp, #36
 1677              		.cfi_remember_state
 1678              		.cfi_def_cfa_offset 4
 1679              		@ sp needed
 1680 003c 5DF804FB 		ldr	pc, [sp], #4
 1681              	.L69:
 1682              		.cfi_restore_state
 388:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1683              		.loc 1 388 12 view .LVU533
 1684 0040 FF20     		movs	r0, #255
 1685 0042 FAE7     		b	.L68
 1686              		.cfi_endproc
 1687              	.LFE153:
 1689              		.section	.text.aci_hal_updater_reset_blue_flag,"ax",%progbits
 1690              		.align	1
 1691              		.global	aci_hal_updater_reset_blue_flag
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1696              	aci_hal_updater_reset_blue_flag:
 1697              	.LFB154:
 394:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_reset_blue_flag(void)
 395:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1698              		.loc 1 395 1 is_stmt 1 view -0
 1699              		.cfi_startproc
 1700              		@ args = 0, pretend = 0, frame = 32
 1701              		@ frame_needed = 0, uses_anonymous_args = 0
 1702 0000 00B5     		push	{lr}
 1703              		.cfi_def_cfa_offset 4
 1704              		.cfi_offset 14, -4
 1705 0002 89B0     		sub	sp, sp, #36
 1706              		.cfi_def_cfa_offset 40
 396:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1707              		.loc 1 396 3 view .LVU535
 397:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1708              		.loc 1 397 3 view .LVU536
 1709              		.loc 1 397 14 is_stmt 0 view .LVU537
 1710 0004 0021     		movs	r1, #0
 1711 0006 8DF80710 		strb	r1, [sp, #7]
 398:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1712              		.loc 1 398 3 is_stmt 1 view .LVU538
 1713 000a 0291     		str	r1, [sp, #8]
 1714 000c 0391     		str	r1, [sp, #12]
 1715 000e 0491     		str	r1, [sp, #16]
 1716 0010 0591     		str	r1, [sp, #20]
 1717 0012 0691     		str	r1, [sp, #24]
 1718 0014 0791     		str	r1, [sp, #28]
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 38


 399:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1719              		.loc 1 399 3 view .LVU539
 1720              		.loc 1 399 10 is_stmt 0 view .LVU540
 1721 0016 3F23     		movs	r3, #63
 1722 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 400:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x025;
 1723              		.loc 1 400 3 is_stmt 1 view .LVU541
 1724              		.loc 1 400 10 is_stmt 0 view .LVU542
 1725 001c 2523     		movs	r3, #37
 1726 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 401:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1727              		.loc 1 401 3 is_stmt 1 view .LVU543
 1728              		.loc 1 401 13 is_stmt 0 view .LVU544
 1729 0022 0DF10703 		add	r3, sp, #7
 1730 0026 0693     		str	r3, [sp, #24]
 402:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1731              		.loc 1 402 3 is_stmt 1 view .LVU545
 1732              		.loc 1 402 11 is_stmt 0 view .LVU546
 1733 0028 0123     		movs	r3, #1
 1734 002a 0793     		str	r3, [sp, #28]
 403:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1735              		.loc 1 403 3 is_stmt 1 view .LVU547
 1736              		.loc 1 403 7 is_stmt 0 view .LVU548
 1737 002c 02A8     		add	r0, sp, #8
 1738 002e FFF7FEFF 		bl	hci_send_req
 1739              	.LVL105:
 1740              		.loc 1 403 6 discriminator 1 view .LVU549
 1741 0032 0028     		cmp	r0, #0
 1742 0034 04DB     		blt	.L73
 404:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 405:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1743              		.loc 1 405 3 is_stmt 1 view .LVU550
 1744              		.loc 1 405 7 is_stmt 0 view .LVU551
 1745 0036 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1746              	.L72:
 406:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 407:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 408:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 409:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1747              		.loc 1 409 1 view .LVU552
 1748 003a 09B0     		add	sp, sp, #36
 1749              		.cfi_remember_state
 1750              		.cfi_def_cfa_offset 4
 1751              		@ sp needed
 1752 003c 5DF804FB 		ldr	pc, [sp], #4
 1753              	.L73:
 1754              		.cfi_restore_state
 404:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1755              		.loc 1 404 12 view .LVU553
 1756 0040 FF20     		movs	r0, #255
 1757 0042 FAE7     		b	.L72
 1758              		.cfi_endproc
 1759              	.LFE154:
 1761              		.section	.text.aci_hal_updater_erase_sector,"ax",%progbits
 1762              		.align	1
 1763              		.global	aci_hal_updater_erase_sector
 1764              		.syntax unified
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 39


 1765              		.thumb
 1766              		.thumb_func
 1768              	aci_hal_updater_erase_sector:
 1769              	.LVL106:
 1770              	.LFB155:
 410:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_erase_sector(uint32_t Address)
 411:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1771              		.loc 1 411 1 is_stmt 1 view -0
 1772              		.cfi_startproc
 1773              		@ args = 0, pretend = 0, frame = 288
 1774              		@ frame_needed = 0, uses_anonymous_args = 0
 1775              		.loc 1 411 1 is_stmt 0 view .LVU555
 1776 0000 00B5     		push	{lr}
 1777              		.cfi_def_cfa_offset 4
 1778              		.cfi_offset 14, -4
 1779 0002 C9B0     		sub	sp, sp, #292
 1780              		.cfi_def_cfa_offset 296
 412:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1781              		.loc 1 412 3 is_stmt 1 view .LVU556
 413:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 1782              		.loc 1 413 3 view .LVU557
 414:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_updater_erase_sector_cp0 *cp0 = (aci_hal_updater_erase_sector_cp0*)(cmd_buffer);
 1783              		.loc 1 414 3 view .LVU558
 1784              	.LVL107:
 415:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1785              		.loc 1 415 3 view .LVU559
 1786              		.loc 1 415 14 is_stmt 0 view .LVU560
 1787 0004 0DF10303 		add	r3, sp, #3
 1788 0008 0021     		movs	r1, #0
 1789 000a 8DF80310 		strb	r1, [sp, #3]
 416:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 1790              		.loc 1 416 3 is_stmt 1 view .LVU561
 1791              	.LVL108:
 417:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Address = htob(Address, 4);
 1792              		.loc 1 417 3 view .LVU562
 1793              		.loc 1 417 16 is_stmt 0 view .LVU563
 1794 000e 01AA     		add	r2, sp, #4
 1795              	.LVL109:
 1796              		.loc 1 417 16 view .LVU564
 1797 0010 0190     		str	r0, [sp, #4]
 418:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 4;
 1798              		.loc 1 418 3 is_stmt 1 view .LVU565
 1799              	.LVL110:
 419:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1800              		.loc 1 419 3 view .LVU566
 1801 0012 4291     		str	r1, [sp, #264]
 1802 0014 4391     		str	r1, [sp, #268]
 1803 0016 4491     		str	r1, [sp, #272]
 1804 0018 4591     		str	r1, [sp, #276]
 1805 001a 4691     		str	r1, [sp, #280]
 1806 001c 4791     		str	r1, [sp, #284]
 420:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1807              		.loc 1 420 3 view .LVU567
 1808              		.loc 1 420 10 is_stmt 0 view .LVU568
 1809 001e 3F20     		movs	r0, #63
 1810              	.LVL111:
 1811              		.loc 1 420 10 view .LVU569
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 40


 1812 0020 ADF80801 		strh	r0, [sp, #264]	@ movhi
 421:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x026;
 1813              		.loc 1 421 3 is_stmt 1 view .LVU570
 1814              		.loc 1 421 10 is_stmt 0 view .LVU571
 1815 0024 2620     		movs	r0, #38
 1816 0026 ADF80A01 		strh	r0, [sp, #266]	@ movhi
 422:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 1817              		.loc 1 422 3 is_stmt 1 view .LVU572
 1818              		.loc 1 422 13 is_stmt 0 view .LVU573
 1819 002a 4492     		str	r2, [sp, #272]
 423:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 1820              		.loc 1 423 3 is_stmt 1 view .LVU574
 1821              		.loc 1 423 11 is_stmt 0 view .LVU575
 1822 002c 0422     		movs	r2, #4
 1823              	.LVL112:
 1824              		.loc 1 423 11 view .LVU576
 1825 002e 4592     		str	r2, [sp, #276]
 424:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1826              		.loc 1 424 3 is_stmt 1 view .LVU577
 1827              		.loc 1 424 13 is_stmt 0 view .LVU578
 1828 0030 4693     		str	r3, [sp, #280]
 425:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1829              		.loc 1 425 3 is_stmt 1 view .LVU579
 1830              		.loc 1 425 11 is_stmt 0 view .LVU580
 1831 0032 0123     		movs	r3, #1
 1832 0034 4793     		str	r3, [sp, #284]
 426:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1833              		.loc 1 426 3 is_stmt 1 view .LVU581
 1834              		.loc 1 426 7 is_stmt 0 view .LVU582
 1835 0036 42A8     		add	r0, sp, #264
 1836 0038 FFF7FEFF 		bl	hci_send_req
 1837              	.LVL113:
 1838              		.loc 1 426 6 discriminator 1 view .LVU583
 1839 003c 0028     		cmp	r0, #0
 1840 003e 04DB     		blt	.L77
 427:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 428:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1841              		.loc 1 428 3 is_stmt 1 view .LVU584
 1842              		.loc 1 428 7 is_stmt 0 view .LVU585
 1843 0040 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1844              	.L76:
 429:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 430:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 431:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 432:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1845              		.loc 1 432 1 view .LVU586
 1846 0044 49B0     		add	sp, sp, #292
 1847              		.cfi_remember_state
 1848              		.cfi_def_cfa_offset 4
 1849              		@ sp needed
 1850 0046 5DF804FB 		ldr	pc, [sp], #4
 1851              	.LVL114:
 1852              	.L77:
 1853              		.cfi_restore_state
 427:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1854              		.loc 1 427 12 view .LVU587
 1855 004a FF20     		movs	r0, #255
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 41


 1856 004c FAE7     		b	.L76
 1857              		.cfi_endproc
 1858              	.LFE155:
 1860              		.section	.text.aci_hal_updater_prog_data_blk,"ax",%progbits
 1861              		.align	1
 1862              		.global	aci_hal_updater_prog_data_blk
 1863              		.syntax unified
 1864              		.thumb
 1865              		.thumb_func
 1867              	aci_hal_updater_prog_data_blk:
 1868              	.LVL115:
 1869              	.LFB156:
 433:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_prog_data_blk(uint32_t Address,
 434:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                          uint16_t Data_Length,
 435:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                          uint8_t Data[])
 436:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1870              		.loc 1 436 1 is_stmt 1 view -0
 1871              		.cfi_startproc
 1872              		@ args = 0, pretend = 0, frame = 288
 1873              		@ frame_needed = 0, uses_anonymous_args = 0
 1874              		.loc 1 436 1 is_stmt 0 view .LVU589
 1875 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1876              		.cfi_def_cfa_offset 20
 1877              		.cfi_offset 4, -20
 1878              		.cfi_offset 5, -16
 1879              		.cfi_offset 6, -12
 1880              		.cfi_offset 7, -8
 1881              		.cfi_offset 14, -4
 1882 0002 C9B0     		sub	sp, sp, #292
 1883              		.cfi_def_cfa_offset 312
 1884 0004 0C46     		mov	r4, r1
 1885 0006 1146     		mov	r1, r2
 1886              	.LVL116:
 437:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 1887              		.loc 1 437 3 is_stmt 1 view .LVU590
 438:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 1888              		.loc 1 438 3 view .LVU591
 439:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_updater_prog_data_blk_cp0 *cp0 = (aci_hal_updater_prog_data_blk_cp0*)(cmd_buffer);
 1889              		.loc 1 439 3 view .LVU592
 440:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 1890              		.loc 1 440 3 view .LVU593
 1891              		.loc 1 440 14 is_stmt 0 view .LVU594
 1892 0008 0DF10307 		add	r7, sp, #3
 1893 000c 0025     		movs	r5, #0
 1894 000e 8DF80350 		strb	r5, [sp, #3]
 441:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 1895              		.loc 1 441 3 is_stmt 1 view .LVU595
 1896              	.LVL117:
 442:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Address = htob(Address, 4);
 1897              		.loc 1 442 3 view .LVU596
 1898              		.loc 1 442 16 is_stmt 0 view .LVU597
 1899 0012 01AE     		add	r6, sp, #4
 1900              	.LVL118:
 1901              		.loc 1 442 16 view .LVU598
 1902 0014 0190     		str	r0, [sp, #4]
 443:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 4;
 1903              		.loc 1 443 3 is_stmt 1 view .LVU599
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 42


 1904              	.LVL119:
 444:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Data_Length = htob(Data_Length, 2);
 1905              		.loc 1 444 3 view .LVU600
 1906              		.loc 1 444 20 is_stmt 0 view .LVU601
 1907 0016 ADF80840 		strh	r4, [sp, #8]	@ movhi
 445:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 2;
 1908              		.loc 1 445 3 is_stmt 1 view .LVU602
 1909              	.LVL120:
 446:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   /* var_len_data input */
 447:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   {
 448:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     BLUENRG_memcpy((void *) &cp0->Data, (const void *) Data, Data_Length*sizeof(uint8_t));
 1910              		.loc 1 448 5 view .LVU603
 1911 001a 2246     		mov	r2, r4
 1912              	.LVL121:
 1913              		.loc 1 448 5 is_stmt 0 view .LVU604
 1914 001c 0DF10A00 		add	r0, sp, #10
 1915              	.LVL122:
 1916              		.loc 1 448 5 view .LVU605
 1917 0020 FFF7FEFF 		bl	memcpy
 1918              	.LVL123:
 449:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     index_input += Data_Length*sizeof(uint8_t);
 1919              		.loc 1 449 5 is_stmt 1 view .LVU606
 1920              		.loc 1 449 17 is_stmt 0 view .LVU607
 1921 0024 0634     		adds	r4, r4, #6
 1922              	.LVL124:
 1923              		.loc 1 449 17 view .LVU608
 1924 0026 E4B2     		uxtb	r4, r4
 1925              	.LVL125:
 450:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 451:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1926              		.loc 1 451 3 is_stmt 1 view .LVU609
 1927 0028 4295     		str	r5, [sp, #264]
 1928 002a 4395     		str	r5, [sp, #268]
 1929 002c 4495     		str	r5, [sp, #272]
 1930 002e 4595     		str	r5, [sp, #276]
 1931 0030 4695     		str	r5, [sp, #280]
 1932 0032 4795     		str	r5, [sp, #284]
 452:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 1933              		.loc 1 452 3 view .LVU610
 1934              		.loc 1 452 10 is_stmt 0 view .LVU611
 1935 0034 3F23     		movs	r3, #63
 1936 0036 ADF80831 		strh	r3, [sp, #264]	@ movhi
 453:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x027;
 1937              		.loc 1 453 3 is_stmt 1 view .LVU612
 1938              		.loc 1 453 10 is_stmt 0 view .LVU613
 1939 003a 2723     		movs	r3, #39
 1940 003c ADF80A31 		strh	r3, [sp, #266]	@ movhi
 454:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 1941              		.loc 1 454 3 is_stmt 1 view .LVU614
 1942              		.loc 1 454 13 is_stmt 0 view .LVU615
 1943 0040 4496     		str	r6, [sp, #272]
 455:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 1944              		.loc 1 455 3 is_stmt 1 view .LVU616
 1945              		.loc 1 455 11 is_stmt 0 view .LVU617
 1946 0042 4594     		str	r4, [sp, #276]
 456:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 1947              		.loc 1 456 3 is_stmt 1 view .LVU618
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 43


 1948              		.loc 1 456 13 is_stmt 0 view .LVU619
 1949 0044 4697     		str	r7, [sp, #280]
 457:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 1950              		.loc 1 457 3 is_stmt 1 view .LVU620
 1951              		.loc 1 457 11 is_stmt 0 view .LVU621
 1952 0046 0123     		movs	r3, #1
 1953 0048 4793     		str	r3, [sp, #284]
 458:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1954              		.loc 1 458 3 is_stmt 1 view .LVU622
 1955              		.loc 1 458 7 is_stmt 0 view .LVU623
 1956 004a 2946     		mov	r1, r5
 1957 004c 42A8     		add	r0, sp, #264
 1958 004e FFF7FEFF 		bl	hci_send_req
 1959              	.LVL126:
 1960              		.loc 1 458 6 discriminator 1 view .LVU624
 1961 0052 A842     		cmp	r0, r5
 1962 0054 03DB     		blt	.L81
 459:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 460:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 1963              		.loc 1 460 3 is_stmt 1 view .LVU625
 1964              		.loc 1 460 7 is_stmt 0 view .LVU626
 1965 0056 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1966              	.L80:
 461:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 462:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 463:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 464:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 1967              		.loc 1 464 1 view .LVU627
 1968 005a 49B0     		add	sp, sp, #292
 1969              		.cfi_remember_state
 1970              		.cfi_def_cfa_offset 20
 1971              		@ sp needed
 1972 005c F0BD     		pop	{r4, r5, r6, r7, pc}
 1973              	.LVL127:
 1974              	.L81:
 1975              		.cfi_restore_state
 459:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 1976              		.loc 1 459 12 view .LVU628
 1977 005e FF20     		movs	r0, #255
 1978 0060 FBE7     		b	.L80
 1979              		.cfi_endproc
 1980              	.LFE156:
 1982              		.section	.text.aci_hal_updater_read_data_blk,"ax",%progbits
 1983              		.align	1
 1984              		.global	aci_hal_updater_read_data_blk
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1989              	aci_hal_updater_read_data_blk:
 1990              	.LVL128:
 1991              	.LFB157:
 465:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_read_data_blk(uint32_t Address,
 466:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                          uint16_t Data_Length,
 467:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                          uint8_t Data[])
 468:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 1992              		.loc 1 468 1 is_stmt 1 view -0
 1993              		.cfi_startproc
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 44


 1994              		@ args = 0, pretend = 0, frame = 416
 1995              		@ frame_needed = 0, uses_anonymous_args = 0
 1996              		.loc 1 468 1 is_stmt 0 view .LVU630
 1997 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1998              		.cfi_def_cfa_offset 24
 1999              		.cfi_offset 4, -24
 2000              		.cfi_offset 5, -20
 2001              		.cfi_offset 6, -16
 2002              		.cfi_offset 7, -12
 2003              		.cfi_offset 8, -8
 2004              		.cfi_offset 14, -4
 2005 0004 E8B0     		sub	sp, sp, #416
 2006              		.cfi_def_cfa_offset 440
 2007 0006 0546     		mov	r5, r0
 2008 0008 0C46     		mov	r4, r1
 2009 000a 1646     		mov	r6, r2
 469:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 2010              		.loc 1 469 3 is_stmt 1 view .LVU631
 470:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 2011              		.loc 1 470 3 view .LVU632
 471:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_updater_read_data_blk_cp0 *cp0 = (aci_hal_updater_read_data_blk_cp0*)(cmd_buffer);
 2012              		.loc 1 471 3 view .LVU633
 2013              	.LVL129:
 472:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_updater_read_data_blk_rp0 resp;
 2014              		.loc 1 472 3 view .LVU634
 473:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 2015              		.loc 1 473 3 view .LVU635
 2016 000c 0DF10408 		add	r8, sp, #4
 2017 0010 8027     		movs	r7, #128
 2018 0012 3A46     		mov	r2, r7
 2019              	.LVL130:
 2020              		.loc 1 473 3 is_stmt 0 view .LVU636
 2021 0014 0021     		movs	r1, #0
 2022              	.LVL131:
 2023              		.loc 1 473 3 view .LVU637
 2024 0016 4046     		mov	r0, r8
 2025              	.LVL132:
 2026              		.loc 1 473 3 view .LVU638
 2027 0018 FFF7FEFF 		bl	memset
 2028              	.LVL133:
 474:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 2029              		.loc 1 474 3 is_stmt 1 view .LVU639
 475:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Address = htob(Address, 4);
 2030              		.loc 1 475 3 view .LVU640
 2031              		.loc 1 475 16 is_stmt 0 view .LVU641
 2032 001c 21AB     		add	r3, sp, #132
 2033              	.LVL134:
 2034              		.loc 1 475 16 view .LVU642
 2035 001e 2195     		str	r5, [sp, #132]
 476:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 4;
 2036              		.loc 1 476 3 is_stmt 1 view .LVU643
 2037              	.LVL135:
 477:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Data_Length = htob(Data_Length, 2);
 2038              		.loc 1 477 3 view .LVU644
 2039              		.loc 1 477 20 is_stmt 0 view .LVU645
 2040 0020 ADF88840 		strh	r4, [sp, #136]	@ movhi
 478:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 2;
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 45


 2041              		.loc 1 478 3 is_stmt 1 view .LVU646
 2042              	.LVL136:
 479:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2043              		.loc 1 479 3 view .LVU647
 2044 0024 0021     		movs	r1, #0
 2045 0026 6291     		str	r1, [sp, #392]
 2046 0028 6391     		str	r1, [sp, #396]
 2047 002a 6491     		str	r1, [sp, #400]
 2048 002c 6591     		str	r1, [sp, #404]
 2049 002e 6691     		str	r1, [sp, #408]
 2050 0030 6791     		str	r1, [sp, #412]
 480:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 2051              		.loc 1 480 3 view .LVU648
 2052              		.loc 1 480 10 is_stmt 0 view .LVU649
 2053 0032 3F22     		movs	r2, #63
 2054 0034 ADF88821 		strh	r2, [sp, #392]	@ movhi
 481:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x028;
 2055              		.loc 1 481 3 is_stmt 1 view .LVU650
 2056              		.loc 1 481 10 is_stmt 0 view .LVU651
 2057 0038 2822     		movs	r2, #40
 2058 003a ADF88A21 		strh	r2, [sp, #394]	@ movhi
 482:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 2059              		.loc 1 482 3 is_stmt 1 view .LVU652
 2060              		.loc 1 482 13 is_stmt 0 view .LVU653
 2061 003e 6493     		str	r3, [sp, #400]
 483:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 2062              		.loc 1 483 3 is_stmt 1 view .LVU654
 2063              		.loc 1 483 11 is_stmt 0 view .LVU655
 2064 0040 0623     		movs	r3, #6
 2065              	.LVL137:
 2066              		.loc 1 483 11 view .LVU656
 2067 0042 6593     		str	r3, [sp, #404]
 484:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 2068              		.loc 1 484 3 is_stmt 1 view .LVU657
 2069              		.loc 1 484 13 is_stmt 0 view .LVU658
 2070 0044 CDF89881 		str	r8, [sp, #408]
 485:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 2071              		.loc 1 485 3 is_stmt 1 view .LVU659
 2072              		.loc 1 485 11 is_stmt 0 view .LVU660
 2073 0048 6797     		str	r7, [sp, #412]
 486:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2074              		.loc 1 486 3 is_stmt 1 view .LVU661
 2075              		.loc 1 486 7 is_stmt 0 view .LVU662
 2076 004a 62A8     		add	r0, sp, #392
 2077 004c FFF7FEFF 		bl	hci_send_req
 2078              	.LVL138:
 2079              		.loc 1 486 6 discriminator 1 view .LVU663
 2080 0050 0028     		cmp	r0, #0
 2081 0052 0EDB     		blt	.L85
 487:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 488:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 2082              		.loc 1 488 3 is_stmt 1 view .LVU664
 2083              		.loc 1 488 11 is_stmt 0 view .LVU665
 2084 0054 9DF80440 		ldrb	r4, [sp, #4]	@ zero_extendqisi2
 2085              	.LVL139:
 2086              		.loc 1 488 6 view .LVU666
 2087 0058 1CB1     		cbz	r4, .L87
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 46


 2088              	.L84:
 489:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 490:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 491:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memcpy((void *) Data, (const void *) resp.Data, (rq.rlen-1)*sizeof(uint8_t));
 492:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 493:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 2089              		.loc 1 493 1 view .LVU667
 2090 005a 2046     		mov	r0, r4
 2091 005c 68B0     		add	sp, sp, #416
 2092              		.cfi_remember_state
 2093              		.cfi_def_cfa_offset 24
 2094              		@ sp needed
 2095 005e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2096              	.LVL140:
 2097              	.L87:
 2098              		.cfi_restore_state
 491:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 2099              		.loc 1 491 3 is_stmt 1 view .LVU668
 2100 0062 679A     		ldr	r2, [sp, #412]
 2101 0064 013A     		subs	r2, r2, #1
 2102 0066 0DF10501 		add	r1, sp, #5
 2103 006a 3046     		mov	r0, r6
 2104 006c FFF7FEFF 		bl	memcpy
 2105              	.LVL141:
 492:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 2106              		.loc 1 492 3 view .LVU669
 492:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 2107              		.loc 1 492 10 is_stmt 0 view .LVU670
 2108 0070 F3E7     		b	.L84
 2109              	.L85:
 487:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 2110              		.loc 1 487 12 view .LVU671
 2111 0072 FF24     		movs	r4, #255
 2112 0074 F1E7     		b	.L84
 2113              		.cfi_endproc
 2114              	.LFE157:
 2116              		.section	.text.aci_hal_updater_calc_crc,"ax",%progbits
 2117              		.align	1
 2118              		.global	aci_hal_updater_calc_crc
 2119              		.syntax unified
 2120              		.thumb
 2121              		.thumb_func
 2123              	aci_hal_updater_calc_crc:
 2124              	.LVL142:
 2125              	.LFB158:
 494:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_calc_crc(uint32_t Address,
 495:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                     uint8_t Num_Of_Sectors,
 496:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                     uint32_t *crc)
 497:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 2126              		.loc 1 497 1 is_stmt 1 view -0
 2127              		.cfi_startproc
 2128              		@ args = 0, pretend = 0, frame = 296
 2129              		@ frame_needed = 0, uses_anonymous_args = 0
 2130              		.loc 1 497 1 is_stmt 0 view .LVU673
 2131 0000 70B5     		push	{r4, r5, r6, lr}
 2132              		.cfi_def_cfa_offset 16
 2133              		.cfi_offset 4, -16
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 47


 2134              		.cfi_offset 5, -12
 2135              		.cfi_offset 6, -8
 2136              		.cfi_offset 14, -4
 2137 0002 CAB0     		sub	sp, sp, #296
 2138              		.cfi_def_cfa_offset 312
 2139 0004 1646     		mov	r6, r2
 498:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 2140              		.loc 1 498 3 is_stmt 1 view .LVU674
 499:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 2141              		.loc 1 499 3 view .LVU675
 500:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_updater_calc_crc_cp0 *cp0 = (aci_hal_updater_calc_crc_cp0*)(cmd_buffer);
 2142              		.loc 1 500 3 view .LVU676
 2143              	.LVL143:
 501:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_updater_calc_crc_rp0 resp;
 2144              		.loc 1 501 3 view .LVU677
 502:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 2145              		.loc 1 502 3 view .LVU678
 2146 0006 01AC     		add	r4, sp, #4
 2147 0008 0023     		movs	r3, #0
 2148 000a 0193     		str	r3, [sp, #4]
 2149 000c 8DF80830 		strb	r3, [sp, #8]
 503:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 2150              		.loc 1 503 3 view .LVU679
 2151              	.LVL144:
 504:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Address = htob(Address, 4);
 2152              		.loc 1 504 3 view .LVU680
 2153              		.loc 1 504 16 is_stmt 0 view .LVU681
 2154 0010 03AD     		add	r5, sp, #12
 2155              	.LVL145:
 2156              		.loc 1 504 16 view .LVU682
 2157 0012 0390     		str	r0, [sp, #12]
 505:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 4;
 2158              		.loc 1 505 3 is_stmt 1 view .LVU683
 2159              	.LVL146:
 506:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Num_Of_Sectors = htob(Num_Of_Sectors, 1);
 2160              		.loc 1 506 3 view .LVU684
 2161              		.loc 1 506 23 is_stmt 0 view .LVU685
 2162 0014 8DF81010 		strb	r1, [sp, #16]
 507:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 2163              		.loc 1 507 3 is_stmt 1 view .LVU686
 2164              	.LVL147:
 508:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2165              		.loc 1 508 3 view .LVU687
 2166 0018 4493     		str	r3, [sp, #272]
 2167 001a 4593     		str	r3, [sp, #276]
 2168 001c 4693     		str	r3, [sp, #280]
 2169 001e 4793     		str	r3, [sp, #284]
 2170 0020 4893     		str	r3, [sp, #288]
 2171 0022 4993     		str	r3, [sp, #292]
 509:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 2172              		.loc 1 509 3 view .LVU688
 2173              		.loc 1 509 10 is_stmt 0 view .LVU689
 2174 0024 3F22     		movs	r2, #63
 2175              	.LVL148:
 2176              		.loc 1 509 10 view .LVU690
 2177 0026 ADF81021 		strh	r2, [sp, #272]	@ movhi
 510:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x029;
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 48


 2178              		.loc 1 510 3 is_stmt 1 view .LVU691
 2179              		.loc 1 510 10 is_stmt 0 view .LVU692
 2180 002a 2922     		movs	r2, #41
 2181 002c ADF81221 		strh	r2, [sp, #274]	@ movhi
 511:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 2182              		.loc 1 511 3 is_stmt 1 view .LVU693
 2183              		.loc 1 511 13 is_stmt 0 view .LVU694
 2184 0030 4695     		str	r5, [sp, #280]
 512:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 2185              		.loc 1 512 3 is_stmt 1 view .LVU695
 2186              		.loc 1 512 11 is_stmt 0 view .LVU696
 2187 0032 0522     		movs	r2, #5
 2188 0034 4792     		str	r2, [sp, #284]
 513:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 2189              		.loc 1 513 3 is_stmt 1 view .LVU697
 2190              		.loc 1 513 13 is_stmt 0 view .LVU698
 2191 0036 4894     		str	r4, [sp, #288]
 514:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 2192              		.loc 1 514 3 is_stmt 1 view .LVU699
 2193              		.loc 1 514 11 is_stmt 0 view .LVU700
 2194 0038 4992     		str	r2, [sp, #292]
 515:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2195              		.loc 1 515 3 is_stmt 1 view .LVU701
 2196              		.loc 1 515 7 is_stmt 0 view .LVU702
 2197 003a 1946     		mov	r1, r3
 2198              	.LVL149:
 2199              		.loc 1 515 7 view .LVU703
 2200 003c 44A8     		add	r0, sp, #272
 2201              	.LVL150:
 2202              		.loc 1 515 7 view .LVU704
 2203 003e FFF7FEFF 		bl	hci_send_req
 2204              	.LVL151:
 2205              		.loc 1 515 6 discriminator 1 view .LVU705
 2206 0042 0028     		cmp	r0, #0
 2207 0044 07DB     		blt	.L90
 516:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 517:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 2208              		.loc 1 517 3 is_stmt 1 view .LVU706
 2209              		.loc 1 517 11 is_stmt 0 view .LVU707
 2210 0046 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 2211              		.loc 1 517 6 view .LVU708
 2212 004a 10B9     		cbnz	r0, .L89
 518:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 519:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 520:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *crc = btoh(resp.crc, 4);
 2213              		.loc 1 520 3 is_stmt 1 view .LVU709
 2214              		.loc 1 520 10 is_stmt 0 view .LVU710
 2215 004c DDF80530 		ldr	r3, [sp, #5]	@ unaligned
 2216              		.loc 1 520 8 view .LVU711
 2217 0050 3360     		str	r3, [r6]
 521:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 2218              		.loc 1 521 3 is_stmt 1 view .LVU712
 2219              	.L89:
 522:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 2220              		.loc 1 522 1 is_stmt 0 view .LVU713
 2221 0052 4AB0     		add	sp, sp, #296
 2222              		.cfi_remember_state
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 49


 2223              		.cfi_def_cfa_offset 16
 2224              		@ sp needed
 2225 0054 70BD     		pop	{r4, r5, r6, pc}
 2226              	.LVL152:
 2227              	.L90:
 2228              		.cfi_restore_state
 516:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 2229              		.loc 1 516 12 view .LVU714
 2230 0056 FF20     		movs	r0, #255
 2231 0058 FBE7     		b	.L89
 2232              		.cfi_endproc
 2233              	.LFE158:
 2235              		.section	.text.aci_hal_updater_hw_version,"ax",%progbits
 2236              		.align	1
 2237              		.global	aci_hal_updater_hw_version
 2238              		.syntax unified
 2239              		.thumb
 2240              		.thumb_func
 2242              	aci_hal_updater_hw_version:
 2243              	.LVL153:
 2244              	.LFB159:
 523:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_updater_hw_version(uint8_t *HW_Version)
 524:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 2245              		.loc 1 524 1 is_stmt 1 view -0
 2246              		.cfi_startproc
 2247              		@ args = 0, pretend = 0, frame = 32
 2248              		@ frame_needed = 0, uses_anonymous_args = 0
 2249              		.loc 1 524 1 is_stmt 0 view .LVU716
 2250 0000 10B5     		push	{r4, lr}
 2251              		.cfi_def_cfa_offset 8
 2252              		.cfi_offset 4, -8
 2253              		.cfi_offset 14, -4
 2254 0002 88B0     		sub	sp, sp, #32
 2255              		.cfi_def_cfa_offset 40
 2256 0004 0446     		mov	r4, r0
 525:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 2257              		.loc 1 525 3 is_stmt 1 view .LVU717
 526:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_updater_hw_version_rp0 resp;
 2258              		.loc 1 526 3 view .LVU718
 527:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 2259              		.loc 1 527 3 view .LVU719
 2260 0006 0021     		movs	r1, #0
 2261 0008 ADF80410 		strh	r1, [sp, #4]	@ movhi
 528:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2262              		.loc 1 528 3 view .LVU720
 2263 000c 0291     		str	r1, [sp, #8]
 2264 000e 0391     		str	r1, [sp, #12]
 2265 0010 0491     		str	r1, [sp, #16]
 2266 0012 0591     		str	r1, [sp, #20]
 2267 0014 0691     		str	r1, [sp, #24]
 2268 0016 0791     		str	r1, [sp, #28]
 529:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 2269              		.loc 1 529 3 view .LVU721
 2270              		.loc 1 529 10 is_stmt 0 view .LVU722
 2271 0018 3F23     		movs	r3, #63
 2272 001a ADF80830 		strh	r3, [sp, #8]	@ movhi
 530:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x02a;
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 50


 2273              		.loc 1 530 3 is_stmt 1 view .LVU723
 2274              		.loc 1 530 10 is_stmt 0 view .LVU724
 2275 001e 2A23     		movs	r3, #42
 2276 0020 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 531:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &resp;
 2277              		.loc 1 531 3 is_stmt 1 view .LVU725
 2278              		.loc 1 531 13 is_stmt 0 view .LVU726
 2279 0024 01AB     		add	r3, sp, #4
 2280 0026 0693     		str	r3, [sp, #24]
 532:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = sizeof(resp);
 2281              		.loc 1 532 3 is_stmt 1 view .LVU727
 2282              		.loc 1 532 11 is_stmt 0 view .LVU728
 2283 0028 0223     		movs	r3, #2
 2284 002a 0793     		str	r3, [sp, #28]
 533:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2285              		.loc 1 533 3 is_stmt 1 view .LVU729
 2286              		.loc 1 533 7 is_stmt 0 view .LVU730
 2287 002c 02A8     		add	r0, sp, #8
 2288              	.LVL154:
 2289              		.loc 1 533 7 view .LVU731
 2290 002e FFF7FEFF 		bl	hci_send_req
 2291              	.LVL155:
 2292              		.loc 1 533 6 discriminator 1 view .LVU732
 2293 0032 0028     		cmp	r0, #0
 2294 0034 07DB     		blt	.L94
 534:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 535:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 2295              		.loc 1 535 3 is_stmt 1 view .LVU733
 2296              		.loc 1 535 11 is_stmt 0 view .LVU734
 2297 0036 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 2298              		.loc 1 535 6 view .LVU735
 2299 003a 10B9     		cbnz	r0, .L93
 536:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return resp.Status;
 537:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 538:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   *HW_Version = btoh(resp.HW_Version, 1);
 2300              		.loc 1 538 3 is_stmt 1 view .LVU736
 2301              		.loc 1 538 17 is_stmt 0 view .LVU737
 2302 003c 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 2303              		.loc 1 538 15 view .LVU738
 2304 0040 2370     		strb	r3, [r4]
 539:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 2305              		.loc 1 539 3 is_stmt 1 view .LVU739
 2306              	.L93:
 540:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 2307              		.loc 1 540 1 is_stmt 0 view .LVU740
 2308 0042 08B0     		add	sp, sp, #32
 2309              		.cfi_remember_state
 2310              		.cfi_def_cfa_offset 8
 2311              		@ sp needed
 2312 0044 10BD     		pop	{r4, pc}
 2313              	.LVL156:
 2314              	.L94:
 2315              		.cfi_restore_state
 534:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (resp.Status) {
 2316              		.loc 1 534 12 view .LVU741
 2317 0046 FF20     		movs	r0, #255
 2318 0048 FBE7     		b	.L93
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 51


 2319              		.cfi_endproc
 2320              	.LFE159:
 2322              		.section	.text.aci_hal_transmitter_test_packets,"ax",%progbits
 2323              		.align	1
 2324              		.global	aci_hal_transmitter_test_packets
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2329              	aci_hal_transmitter_test_packets:
 2330              	.LVL157:
 2331              	.LFB160:
 541:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** tBleStatus aci_hal_transmitter_test_packets(uint8_t TX_Frequency,
 542:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                             uint8_t Length_Of_Test_Data,
 543:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                             uint8_t Packet_Payload,
 544:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****                                             uint16_t Number_Of_Packets)
 545:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** {
 2332              		.loc 1 545 1 is_stmt 1 view -0
 2333              		.cfi_startproc
 2334              		@ args = 0, pretend = 0, frame = 288
 2335              		@ frame_needed = 0, uses_anonymous_args = 0
 2336              		.loc 1 545 1 is_stmt 0 view .LVU743
 2337 0000 30B5     		push	{r4, r5, lr}
 2338              		.cfi_def_cfa_offset 12
 2339              		.cfi_offset 4, -12
 2340              		.cfi_offset 5, -8
 2341              		.cfi_offset 14, -4
 2342 0002 C9B0     		sub	sp, sp, #292
 2343              		.cfi_def_cfa_offset 304
 2344 0004 8C46     		mov	ip, r1
 546:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   struct hci_request rq;
 2345              		.loc 1 546 3 is_stmt 1 view .LVU744
 547:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t cmd_buffer[258];
 2346              		.loc 1 547 3 view .LVU745
 548:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   aci_hal_transmitter_test_packets_cp0 *cp0 = (aci_hal_transmitter_test_packets_cp0*)(cmd_buffer);
 2347              		.loc 1 548 3 view .LVU746
 2348              	.LVL158:
 549:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   tBleStatus status = 0;
 2349              		.loc 1 549 3 view .LVU747
 2350              		.loc 1 549 14 is_stmt 0 view .LVU748
 2351 0006 0DF10305 		add	r5, sp, #3
 2352 000a 0021     		movs	r1, #0
 2353              	.LVL159:
 2354              		.loc 1 549 14 view .LVU749
 2355 000c 8DF80310 		strb	r1, [sp, #3]
 550:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   uint8_t index_input = 0;
 2356              		.loc 1 550 3 is_stmt 1 view .LVU750
 2357              	.LVL160:
 551:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->TX_Frequency = htob(TX_Frequency, 1);
 2358              		.loc 1 551 3 view .LVU751
 2359              		.loc 1 551 21 is_stmt 0 view .LVU752
 2360 0010 01AC     		add	r4, sp, #4
 2361              	.LVL161:
 2362              		.loc 1 551 21 view .LVU753
 2363 0012 8DF80400 		strb	r0, [sp, #4]
 552:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 2364              		.loc 1 552 3 is_stmt 1 view .LVU754
 2365              	.LVL162:
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 52


 553:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Length_Of_Test_Data = htob(Length_Of_Test_Data, 1);
 2366              		.loc 1 553 3 view .LVU755
 2367              		.loc 1 553 28 is_stmt 0 view .LVU756
 2368 0016 8DF805C0 		strb	ip, [sp, #5]
 554:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 2369              		.loc 1 554 3 is_stmt 1 view .LVU757
 2370              	.LVL163:
 555:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Packet_Payload = htob(Packet_Payload, 1);
 2371              		.loc 1 555 3 view .LVU758
 2372              		.loc 1 555 23 is_stmt 0 view .LVU759
 2373 001a 8DF80620 		strb	r2, [sp, #6]
 556:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 1;
 2374              		.loc 1 556 3 is_stmt 1 view .LVU760
 2375              	.LVL164:
 557:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   cp0->Number_Of_Packets = htob(Number_Of_Packets, 2);
 2376              		.loc 1 557 3 view .LVU761
 2377              		.loc 1 557 26 is_stmt 0 view .LVU762
 2378 001e ADF80730 		strh	r3, [sp, #7]	@ unaligned
 558:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   index_input += 2;
 2379              		.loc 1 558 3 is_stmt 1 view .LVU763
 2380              	.LVL165:
 559:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2381              		.loc 1 559 3 view .LVU764
 2382 0022 4291     		str	r1, [sp, #264]
 2383 0024 4391     		str	r1, [sp, #268]
 2384 0026 4491     		str	r1, [sp, #272]
 2385 0028 4591     		str	r1, [sp, #276]
 2386 002a 4691     		str	r1, [sp, #280]
 2387 002c 4791     		str	r1, [sp, #284]
 560:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ogf = 0x3f;
 2388              		.loc 1 560 3 view .LVU765
 2389              		.loc 1 560 10 is_stmt 0 view .LVU766
 2390 002e 3F23     		movs	r3, #63
 2391              	.LVL166:
 2392              		.loc 1 560 10 view .LVU767
 2393 0030 ADF80831 		strh	r3, [sp, #264]	@ movhi
 561:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.ocf = 0x02b;
 2394              		.loc 1 561 3 is_stmt 1 view .LVU768
 2395              		.loc 1 561 10 is_stmt 0 view .LVU769
 2396 0034 2B23     		movs	r3, #43
 2397 0036 ADF80A31 		strh	r3, [sp, #266]	@ movhi
 562:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.cparam = cmd_buffer;
 2398              		.loc 1 562 3 is_stmt 1 view .LVU770
 2399              		.loc 1 562 13 is_stmt 0 view .LVU771
 2400 003a 4494     		str	r4, [sp, #272]
 563:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.clen = index_input;
 2401              		.loc 1 563 3 is_stmt 1 view .LVU772
 2402              		.loc 1 563 11 is_stmt 0 view .LVU773
 2403 003c 0523     		movs	r3, #5
 2404 003e 4593     		str	r3, [sp, #276]
 564:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rparam = &status;
 2405              		.loc 1 564 3 is_stmt 1 view .LVU774
 2406              		.loc 1 564 13 is_stmt 0 view .LVU775
 2407 0040 4695     		str	r5, [sp, #280]
 565:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   rq.rlen = 1;
 2408              		.loc 1 565 3 is_stmt 1 view .LVU776
 2409              		.loc 1 565 11 is_stmt 0 view .LVU777
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 53


 2410 0042 0123     		movs	r3, #1
 2411 0044 4793     		str	r3, [sp, #284]
 566:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2412              		.loc 1 566 3 is_stmt 1 view .LVU778
 2413              		.loc 1 566 7 is_stmt 0 view .LVU779
 2414 0046 42A8     		add	r0, sp, #264
 2415              	.LVL167:
 2416              		.loc 1 566 7 view .LVU780
 2417 0048 FFF7FEFF 		bl	hci_send_req
 2418              	.LVL168:
 2419              		.loc 1 566 6 discriminator 1 view .LVU781
 2420 004c 0028     		cmp	r0, #0
 2421 004e 03DB     		blt	.L98
 567:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 568:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   if (status) {
 2422              		.loc 1 568 3 is_stmt 1 view .LVU782
 2423              		.loc 1 568 7 is_stmt 0 view .LVU783
 2424 0050 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 2425              	.L97:
 569:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return status;
 570:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   }
 571:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****   return BLE_STATUS_SUCCESS;
 572:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c **** }
 2426              		.loc 1 572 1 view .LVU784
 2427 0054 49B0     		add	sp, sp, #292
 2428              		.cfi_remember_state
 2429              		.cfi_def_cfa_offset 12
 2430              		@ sp needed
 2431 0056 30BD     		pop	{r4, r5, pc}
 2432              	.LVL169:
 2433              	.L98:
 2434              		.cfi_restore_state
 567:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 2435              		.loc 1 567 12 view .LVU785
 2436 0058 FF20     		movs	r0, #255
 2437 005a FBE7     		b	.L97
 2438              		.cfi_endproc
 2439              	.LFE160:
 2441              		.text
 2442              	.Letext0:
 2443              		.file 2 "C:/Users/iahernandez/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-
 2444              		.file 3 "C:/Users/iahernandez/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-
 2445              		.file 4 "Middlewares/ST/BlueNRG-2/includes/ble_types.h"
 2446              		.file 5 "C:/Users/iahernandez/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-
 2447              		.file 6 "Middlewares/ST/BlueNRG-2/hci/hci_tl_patterns/Basic/hci_tl.h"
 2448              		.file 7 "Middlewares/ST/BlueNRG-2/includes/bluenrg1_types.h"
 2449              		.file 8 "C:/Users/iahernandez/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-
 2450              		.file 9 "<built-in>"
ARM GAS  C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s 			page 54


DEFINED SYMBOLS
                            *ABS*:00000000 bluenrg1_hal_aci.c
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:21     .text.aci_hal_get_fw_build_number:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:27     .text.aci_hal_get_fw_build_number:00000000 aci_hal_get_fw_build_number
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:106    .text.aci_hal_get_firmware_details:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:112    .text.aci_hal_get_firmware_details:00000000 aci_hal_get_firmware_details
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:262    .text.aci_hal_write_config_data:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:268    .text.aci_hal_write_config_data:00000000 aci_hal_write_config_data
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:384    .text.aci_hal_read_config_data:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:390    .text.aci_hal_read_config_data:00000000 aci_hal_read_config_data
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:516    .text.aci_hal_set_tx_power_level:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:522    .text.aci_hal_set_tx_power_level:00000000 aci_hal_set_tx_power_level
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:624    .text.aci_hal_le_tx_test_packet_number:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:630    .text.aci_hal_le_tx_test_packet_number:00000000 aci_hal_le_tx_test_packet_number
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:711    .text.aci_hal_tone_start:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:717    .text.aci_hal_tone_start:00000000 aci_hal_tone_start
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:819    .text.aci_hal_tone_stop:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:825    .text.aci_hal_tone_stop:00000000 aci_hal_tone_stop
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:891    .text.aci_hal_get_link_status:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:897    .text.aci_hal_get_link_status:00000000 aci_hal_get_link_status
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1004   .text.aci_hal_set_radio_activity_mask:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1010   .text.aci_hal_set_radio_activity_mask:00000000 aci_hal_set_radio_activity_mask
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1103   .text.aci_hal_get_anchor_period:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1109   .text.aci_hal_get_anchor_period:00000000 aci_hal_get_anchor_period
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1201   .text.aci_hal_set_event_mask:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1207   .text.aci_hal_set_event_mask:00000000 aci_hal_set_event_mask
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1300   .text.aci_hal_updater_start:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1306   .text.aci_hal_updater_start:00000000 aci_hal_updater_start
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1372   .text.aci_hal_updater_reboot:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1378   .text.aci_hal_updater_reboot:00000000 aci_hal_updater_reboot
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1444   .text.aci_hal_get_updater_version:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1450   .text.aci_hal_get_updater_version:00000000 aci_hal_get_updater_version
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1531   .text.aci_hal_get_updater_bufsize:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1537   .text.aci_hal_get_updater_bufsize:00000000 aci_hal_get_updater_bufsize
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1618   .text.aci_hal_updater_erase_blue_flag:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1624   .text.aci_hal_updater_erase_blue_flag:00000000 aci_hal_updater_erase_blue_flag
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1690   .text.aci_hal_updater_reset_blue_flag:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1696   .text.aci_hal_updater_reset_blue_flag:00000000 aci_hal_updater_reset_blue_flag
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1762   .text.aci_hal_updater_erase_sector:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1768   .text.aci_hal_updater_erase_sector:00000000 aci_hal_updater_erase_sector
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1861   .text.aci_hal_updater_prog_data_blk:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1867   .text.aci_hal_updater_prog_data_blk:00000000 aci_hal_updater_prog_data_blk
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1983   .text.aci_hal_updater_read_data_blk:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:1989   .text.aci_hal_updater_read_data_blk:00000000 aci_hal_updater_read_data_blk
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:2117   .text.aci_hal_updater_calc_crc:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:2123   .text.aci_hal_updater_calc_crc:00000000 aci_hal_updater_calc_crc
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:2236   .text.aci_hal_updater_hw_version:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:2242   .text.aci_hal_updater_hw_version:00000000 aci_hal_updater_hw_version
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:2323   .text.aci_hal_transmitter_test_packets:00000000 $t
C:\Users\IAHERN~1\AppData\Local\Temp\ccuv7oBd.s:2329   .text.aci_hal_transmitter_test_packets:00000000 aci_hal_transmitter_test_packets

UNDEFINED SYMBOLS
hci_send_req
memcpy
memset
