// Seed: 998634951
`timescale 1 ps / 1ps
module module_0;
  logic id_0 = 1 == id_0;
  assign id_0 = ~1;
endmodule
`define pp_0 0
`define pp_1 0
