// Seed: 1760505441
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri id_4,
    output tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    output wand id_8,
    input tri0 id_9,
    output supply1 id_10
);
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    output supply0 id_13,
    input wire id_14,
    input wand id_15,
    inout supply0 id_16,
    output tri0 id_17,
    inout supply1 id_18
);
  wire id_20;
  assign id_16 = id_12;
  wire id_21;
  module_0(
      id_18, id_13, id_14, id_8, id_2, id_18, id_16, id_18, id_0, id_16, id_16
  );
endmodule
