
gross_hausaufgabe_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000125c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000378f0  08012750  08012750  00022750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0804a040  0804a040  0005a040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0804a048  0804a048  0005a048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0804a04c  0804a04c  0005a04c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006f8  20000000  0804a050  00060000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000606f8  2**0
                  CONTENTS
  8 .bss          0000523c  200006f8  200006f8  000606f8  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20005934  20005934  000606f8  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000606f8  2**0
                  CONTENTS, READONLY
 11 .debug_info   000264ec  00000000  00000000  00060728  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000515a  00000000  00000000  00086c14  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001dd0  00000000  00000000  0008bd70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001bc0  00000000  00000000  0008db40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000f2ee  00000000  00000000  0008f700  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000096ae  00000000  00000000  0009e9ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000a809c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008e80  00000000  00000000  000a8118  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006f8 	.word	0x200006f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012738 	.word	0x08012738

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006fc 	.word	0x200006fc
 80001cc:	08012738 	.word	0x08012738

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_ldivmod>:
 8000c40:	b97b      	cbnz	r3, 8000c62 <__aeabi_ldivmod+0x22>
 8000c42:	b972      	cbnz	r2, 8000c62 <__aeabi_ldivmod+0x22>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bfbe      	ittt	lt
 8000c48:	2000      	movlt	r0, #0
 8000c4a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c4e:	e006      	blt.n	8000c5e <__aeabi_ldivmod+0x1e>
 8000c50:	bf08      	it	eq
 8000c52:	2800      	cmpeq	r0, #0
 8000c54:	bf1c      	itt	ne
 8000c56:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c5a:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5e:	f000 b9c5 	b.w	8000fec <__aeabi_idiv0>
 8000c62:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c66:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	db09      	blt.n	8000c82 <__aeabi_ldivmod+0x42>
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	db1a      	blt.n	8000ca8 <__aeabi_ldivmod+0x68>
 8000c72:	f000 f84d 	bl	8000d10 <__udivmoddi4>
 8000c76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7e:	b004      	add	sp, #16
 8000c80:	4770      	bx	lr
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	db1b      	blt.n	8000cc4 <__aeabi_ldivmod+0x84>
 8000c8c:	f000 f840 	bl	8000d10 <__udivmoddi4>
 8000c90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c98:	b004      	add	sp, #16
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	4252      	negs	r2, r2
 8000ca2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ca6:	4770      	bx	lr
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	f000 f82f 	bl	8000d10 <__udivmoddi4>
 8000cb2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cba:	b004      	add	sp, #16
 8000cbc:	4240      	negs	r0, r0
 8000cbe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc2:	4770      	bx	lr
 8000cc4:	4252      	negs	r2, r2
 8000cc6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cca:	f000 f821 	bl	8000d10 <__udivmoddi4>
 8000cce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	b004      	add	sp, #16
 8000cd8:	4252      	negs	r2, r2
 8000cda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_uldivmod>:
 8000ce0:	b953      	cbnz	r3, 8000cf8 <__aeabi_uldivmod+0x18>
 8000ce2:	b94a      	cbnz	r2, 8000cf8 <__aeabi_uldivmod+0x18>
 8000ce4:	2900      	cmp	r1, #0
 8000ce6:	bf08      	it	eq
 8000ce8:	2800      	cmpeq	r0, #0
 8000cea:	bf1c      	itt	ne
 8000cec:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cf4:	f000 b97a 	b.w	8000fec <__aeabi_idiv0>
 8000cf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d00:	f000 f806 	bl	8000d10 <__udivmoddi4>
 8000d04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d0c:	b004      	add	sp, #16
 8000d0e:	4770      	bx	lr

08000d10 <__udivmoddi4>:
 8000d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d14:	468c      	mov	ip, r1
 8000d16:	460d      	mov	r5, r1
 8000d18:	4604      	mov	r4, r0
 8000d1a:	9e08      	ldr	r6, [sp, #32]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d151      	bne.n	8000dc4 <__udivmoddi4+0xb4>
 8000d20:	428a      	cmp	r2, r1
 8000d22:	4617      	mov	r7, r2
 8000d24:	d96d      	bls.n	8000e02 <__udivmoddi4+0xf2>
 8000d26:	fab2 fe82 	clz	lr, r2
 8000d2a:	f1be 0f00 	cmp.w	lr, #0
 8000d2e:	d00b      	beq.n	8000d48 <__udivmoddi4+0x38>
 8000d30:	f1ce 0c20 	rsb	ip, lr, #32
 8000d34:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d40:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d4c:	0c25      	lsrs	r5, r4, #16
 8000d4e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d52:	fa1f f987 	uxth.w	r9, r7
 8000d56:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d5e:	fb08 f309 	mul.w	r3, r8, r9
 8000d62:	42ab      	cmp	r3, r5
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x6c>
 8000d66:	19ed      	adds	r5, r5, r7
 8000d68:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d6c:	f080 8123 	bcs.w	8000fb6 <__udivmoddi4+0x2a6>
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	f240 8120 	bls.w	8000fb6 <__udivmoddi4+0x2a6>
 8000d76:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7a:	443d      	add	r5, r7
 8000d7c:	1aed      	subs	r5, r5, r3
 8000d7e:	b2a4      	uxth	r4, r4
 8000d80:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d84:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d8c:	fb00 f909 	mul.w	r9, r0, r9
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x98>
 8000d94:	19e4      	adds	r4, r4, r7
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	f080 810a 	bcs.w	8000fb2 <__udivmoddi4+0x2a2>
 8000d9e:	45a1      	cmp	r9, r4
 8000da0:	f240 8107 	bls.w	8000fb2 <__udivmoddi4+0x2a2>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 0409 	sub.w	r4, r4, r9
 8000dac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db0:	2100      	movs	r1, #0
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d061      	beq.n	8000e7a <__udivmoddi4+0x16a>
 8000db6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000dba:	2300      	movs	r3, #0
 8000dbc:	6034      	str	r4, [r6, #0]
 8000dbe:	6073      	str	r3, [r6, #4]
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	d907      	bls.n	8000dd8 <__udivmoddi4+0xc8>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d054      	beq.n	8000e76 <__udivmoddi4+0x166>
 8000dcc:	2100      	movs	r1, #0
 8000dce:	e886 0021 	stmia.w	r6, {r0, r5}
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd8:	fab3 f183 	clz	r1, r3
 8000ddc:	2900      	cmp	r1, #0
 8000dde:	f040 808e 	bne.w	8000efe <__udivmoddi4+0x1ee>
 8000de2:	42ab      	cmp	r3, r5
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xdc>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 80fa 	bhi.w	8000fe0 <__udivmoddi4+0x2d0>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb65 0503 	sbc.w	r5, r5, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	46ac      	mov	ip, r5
 8000df6:	2e00      	cmp	r6, #0
 8000df8:	d03f      	beq.n	8000e7a <__udivmoddi4+0x16a>
 8000dfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	b912      	cbnz	r2, 8000e0a <__udivmoddi4+0xfa>
 8000e04:	2701      	movs	r7, #1
 8000e06:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e0a:	fab7 fe87 	clz	lr, r7
 8000e0e:	f1be 0f00 	cmp.w	lr, #0
 8000e12:	d134      	bne.n	8000e7e <__udivmoddi4+0x16e>
 8000e14:	1beb      	subs	r3, r5, r7
 8000e16:	0c3a      	lsrs	r2, r7, #16
 8000e18:	fa1f fc87 	uxth.w	ip, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e22:	0c25      	lsrs	r5, r4, #16
 8000e24:	fb02 3318 	mls	r3, r2, r8, r3
 8000e28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e2c:	fb0c f308 	mul.w	r3, ip, r8
 8000e30:	42ab      	cmp	r3, r5
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x134>
 8000e34:	19ed      	adds	r5, r5, r7
 8000e36:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x132>
 8000e3c:	42ab      	cmp	r3, r5
 8000e3e:	f200 80d1 	bhi.w	8000fe4 <__udivmoddi4+0x2d4>
 8000e42:	4680      	mov	r8, r0
 8000e44:	1aed      	subs	r5, r5, r3
 8000e46:	b2a3      	uxth	r3, r4
 8000e48:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e4c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e54:	fb0c fc00 	mul.w	ip, ip, r0
 8000e58:	45a4      	cmp	ip, r4
 8000e5a:	d907      	bls.n	8000e6c <__udivmoddi4+0x15c>
 8000e5c:	19e4      	adds	r4, r4, r7
 8000e5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x15a>
 8000e64:	45a4      	cmp	ip, r4
 8000e66:	f200 80b8 	bhi.w	8000fda <__udivmoddi4+0x2ca>
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	eba4 040c 	sub.w	r4, r4, ip
 8000e70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e74:	e79d      	b.n	8000db2 <__udivmoddi4+0xa2>
 8000e76:	4631      	mov	r1, r6
 8000e78:	4630      	mov	r0, r6
 8000e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7e:	f1ce 0420 	rsb	r4, lr, #32
 8000e82:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e8a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e8e:	0c3a      	lsrs	r2, r7, #16
 8000e90:	fa25 f404 	lsr.w	r4, r5, r4
 8000e94:	ea48 0803 	orr.w	r8, r8, r3
 8000e98:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ea0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ea4:	fa1f fc87 	uxth.w	ip, r7
 8000ea8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000eac:	fb01 f30c 	mul.w	r3, r1, ip
 8000eb0:	42ab      	cmp	r3, r5
 8000eb2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000eb6:	d909      	bls.n	8000ecc <__udivmoddi4+0x1bc>
 8000eb8:	19ed      	adds	r5, r5, r7
 8000eba:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ebe:	f080 808a 	bcs.w	8000fd6 <__udivmoddi4+0x2c6>
 8000ec2:	42ab      	cmp	r3, r5
 8000ec4:	f240 8087 	bls.w	8000fd6 <__udivmoddi4+0x2c6>
 8000ec8:	3902      	subs	r1, #2
 8000eca:	443d      	add	r5, r7
 8000ecc:	1aeb      	subs	r3, r5, r3
 8000ece:	fa1f f588 	uxth.w	r5, r8
 8000ed2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000ed6:	fb02 3310 	mls	r3, r2, r0, r3
 8000eda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ede:	fb00 f30c 	mul.w	r3, r0, ip
 8000ee2:	42ab      	cmp	r3, r5
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1e6>
 8000ee6:	19ed      	adds	r5, r5, r7
 8000ee8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eec:	d26f      	bcs.n	8000fce <__udivmoddi4+0x2be>
 8000eee:	42ab      	cmp	r3, r5
 8000ef0:	d96d      	bls.n	8000fce <__udivmoddi4+0x2be>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	443d      	add	r5, r7
 8000ef6:	1aeb      	subs	r3, r5, r3
 8000ef8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000efc:	e78f      	b.n	8000e1e <__udivmoddi4+0x10e>
 8000efe:	f1c1 0720 	rsb	r7, r1, #32
 8000f02:	fa22 f807 	lsr.w	r8, r2, r7
 8000f06:	408b      	lsls	r3, r1
 8000f08:	fa05 f401 	lsl.w	r4, r5, r1
 8000f0c:	ea48 0303 	orr.w	r3, r8, r3
 8000f10:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f18:	40fd      	lsrs	r5, r7
 8000f1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f26:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f2a:	fa1f f883 	uxth.w	r8, r3
 8000f2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f32:	fb09 f408 	mul.w	r4, r9, r8
 8000f36:	42ac      	cmp	r4, r5
 8000f38:	fa02 f201 	lsl.w	r2, r2, r1
 8000f3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x244>
 8000f42:	18ed      	adds	r5, r5, r3
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d243      	bcs.n	8000fd2 <__udivmoddi4+0x2c2>
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	d941      	bls.n	8000fd2 <__udivmoddi4+0x2c2>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	441d      	add	r5, r3
 8000f54:	1b2d      	subs	r5, r5, r4
 8000f56:	fa1f fe8e 	uxth.w	lr, lr
 8000f5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45a0      	cmp	r8, r4
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x26e>
 8000f6e:	18e4      	adds	r4, r4, r3
 8000f70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f74:	d229      	bcs.n	8000fca <__udivmoddi4+0x2ba>
 8000f76:	45a0      	cmp	r8, r4
 8000f78:	d927      	bls.n	8000fca <__udivmoddi4+0x2ba>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	441c      	add	r4, r3
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba4 0408 	sub.w	r4, r4, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454c      	cmp	r4, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	464d      	mov	r5, r9
 8000f90:	d315      	bcc.n	8000fbe <__udivmoddi4+0x2ae>
 8000f92:	d012      	beq.n	8000fba <__udivmoddi4+0x2aa>
 8000f94:	b156      	cbz	r6, 8000fac <__udivmoddi4+0x29c>
 8000f96:	ebba 030e 	subs.w	r3, sl, lr
 8000f9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000fa2:	40cb      	lsrs	r3, r1
 8000fa4:	431f      	orrs	r7, r3
 8000fa6:	40cc      	lsrs	r4, r1
 8000fa8:	6037      	str	r7, [r6, #0]
 8000faa:	6074      	str	r4, [r6, #4]
 8000fac:	2100      	movs	r1, #0
 8000fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	e6f8      	b.n	8000da8 <__udivmoddi4+0x98>
 8000fb6:	4690      	mov	r8, r2
 8000fb8:	e6e0      	b.n	8000d7c <__udivmoddi4+0x6c>
 8000fba:	45c2      	cmp	sl, r8
 8000fbc:	d2ea      	bcs.n	8000f94 <__udivmoddi4+0x284>
 8000fbe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fc2:	eb69 0503 	sbc.w	r5, r9, r3
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7e4      	b.n	8000f94 <__udivmoddi4+0x284>
 8000fca:	4628      	mov	r0, r5
 8000fcc:	e7d7      	b.n	8000f7e <__udivmoddi4+0x26e>
 8000fce:	4640      	mov	r0, r8
 8000fd0:	e791      	b.n	8000ef6 <__udivmoddi4+0x1e6>
 8000fd2:	4681      	mov	r9, r0
 8000fd4:	e7be      	b.n	8000f54 <__udivmoddi4+0x244>
 8000fd6:	4601      	mov	r1, r0
 8000fd8:	e778      	b.n	8000ecc <__udivmoddi4+0x1bc>
 8000fda:	3802      	subs	r0, #2
 8000fdc:	443c      	add	r4, r7
 8000fde:	e745      	b.n	8000e6c <__udivmoddi4+0x15c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xe6>
 8000fe4:	f1a8 0802 	sub.w	r8, r8, #2
 8000fe8:	443d      	add	r5, r7
 8000fea:	e72b      	b.n	8000e44 <__udivmoddi4+0x134>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ff4:	4a0e      	ldr	r2, [pc, #56]	; (8001030 <HAL_Init+0x40>)
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <HAL_Init+0x40>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ffe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <HAL_Init+0x40>)
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <HAL_Init+0x40>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800100a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800100c:	4a08      	ldr	r2, [pc, #32]	; (8001030 <HAL_Init+0x40>)
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <HAL_Init+0x40>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001016:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001018:	2003      	movs	r0, #3
 800101a:	f000 f8f8 	bl	800120e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800101e:	2000      	movs	r0, #0
 8001020:	f007 f83c 	bl	800809c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001024:	f007 f80e 	bl	8008044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40023c00 	.word	0x40023c00

08001034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <HAL_IncTick+0x20>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_IncTick+0x24>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4413      	add	r3, r2
 8001044:	4a04      	ldr	r2, [pc, #16]	; (8001058 <HAL_IncTick+0x24>)
 8001046:	6013      	str	r3, [r2, #0]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	20000000 	.word	0x20000000
 8001058:	20005080 	.word	0x20005080

0800105c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return uwTick;
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <HAL_GetTick+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20005080 	.word	0x20005080

08001074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800107c:	f7ff ffee 	bl	800105c <HAL_GetTick>
 8001080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800108c:	d005      	beq.n	800109a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <HAL_Delay+0x40>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	461a      	mov	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4413      	add	r3, r2
 8001098:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800109a:	bf00      	nop
 800109c:	f7ff ffde 	bl	800105c <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	1ad2      	subs	r2, r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d3f7      	bcc.n	800109c <HAL_Delay+0x28>
  {
  }
}
 80010ac:	bf00      	nop
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000000 	.word	0x20000000

080010b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <__NVIC_SetPriorityGrouping+0x44>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ce:	68ba      	ldr	r2, [r7, #8]
 80010d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010d4:	4013      	ands	r3, r2
 80010d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ea:	4a04      	ldr	r2, [pc, #16]	; (80010fc <__NVIC_SetPriorityGrouping+0x44>)
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	60d3      	str	r3, [r2, #12]
}
 80010f0:	bf00      	nop
 80010f2:	3714      	adds	r7, #20
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <__NVIC_GetPriorityGrouping+0x18>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	f003 0307 	and.w	r3, r3, #7
}
 800110e:	4618      	mov	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112a:	2b00      	cmp	r3, #0
 800112c:	db0b      	blt.n	8001146 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800112e:	4909      	ldr	r1, [pc, #36]	; (8001154 <__NVIC_EnableIRQ+0x38>)
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	095b      	lsrs	r3, r3, #5
 8001136:	79fa      	ldrb	r2, [r7, #7]
 8001138:	f002 021f 	and.w	r2, r2, #31
 800113c:	2001      	movs	r0, #1
 800113e:	fa00 f202 	lsl.w	r2, r0, r2
 8001142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	e000e100 	.word	0xe000e100

08001158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	6039      	str	r1, [r7, #0]
 8001162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	db0a      	blt.n	8001182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800116c:	490d      	ldr	r1, [pc, #52]	; (80011a4 <__NVIC_SetPriority+0x4c>)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	683a      	ldr	r2, [r7, #0]
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	0112      	lsls	r2, r2, #4
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	440b      	add	r3, r1
 800117c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001180:	e00a      	b.n	8001198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001182:	4909      	ldr	r1, [pc, #36]	; (80011a8 <__NVIC_SetPriority+0x50>)
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	f003 030f 	and.w	r3, r3, #15
 800118a:	3b04      	subs	r3, #4
 800118c:	683a      	ldr	r2, [r7, #0]
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	0112      	lsls	r2, r2, #4
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	440b      	add	r3, r1
 8001196:	761a      	strb	r2, [r3, #24]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000e100 	.word	0xe000e100
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b089      	sub	sp, #36	; 0x24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	f1c3 0307 	rsb	r3, r3, #7
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	bf28      	it	cs
 80011ca:	2304      	movcs	r3, #4
 80011cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	3304      	adds	r3, #4
 80011d2:	2b06      	cmp	r3, #6
 80011d4:	d902      	bls.n	80011dc <NVIC_EncodePriority+0x30>
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3b03      	subs	r3, #3
 80011da:	e000      	b.n	80011de <NVIC_EncodePriority+0x32>
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e0:	2201      	movs	r2, #1
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	1e5a      	subs	r2, r3, #1
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	401a      	ands	r2, r3
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f2:	2101      	movs	r1, #1
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	fa01 f303 	lsl.w	r3, r1, r3
 80011fa:	1e59      	subs	r1, r3, #1
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	4313      	orrs	r3, r2
         );
}
 8001202:	4618      	mov	r0, r3
 8001204:	3724      	adds	r7, #36	; 0x24
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff ff4e 	bl	80010b8 <__NVIC_SetPriorityGrouping>
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001236:	f7ff ff63 	bl	8001100 <__NVIC_GetPriorityGrouping>
 800123a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	68b9      	ldr	r1, [r7, #8]
 8001240:	6978      	ldr	r0, [r7, #20]
 8001242:	f7ff ffb3 	bl	80011ac <NVIC_EncodePriority>
 8001246:	4602      	mov	r2, r0
 8001248:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124c:	4611      	mov	r1, r2
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff82 	bl	8001158 <__NVIC_SetPriority>
}
 8001254:	bf00      	nop
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff ff56 	bl	800111c <__NVIC_EnableIRQ>
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b04      	cmp	r3, #4
 8001284:	d106      	bne.n	8001294 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001286:	4a09      	ldr	r2, [pc, #36]	; (80012ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001288:	4b08      	ldr	r3, [pc, #32]	; (80012ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001292:	e005      	b.n	80012a0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001294:	4a05      	ldr	r2, [pc, #20]	; (80012ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001296:	4b05      	ldr	r3, [pc, #20]	; (80012ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f023 0304 	bic.w	r3, r3, #4
 800129e:	6013      	str	r3, [r2, #0]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	e000e010 	.word	0xe000e010

080012b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d004      	beq.n	80012ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2280      	movs	r2, #128	; 0x80
 80012c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e00c      	b.n	80012e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2205      	movs	r2, #5
 80012d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	6812      	ldr	r2, [r2, #0]
 80012de:	6812      	ldr	r2, [r2, #0]
 80012e0:	f022 0201 	bic.w	r2, r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b089      	sub	sp, #36	; 0x24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001306:	2300      	movs	r3, #0
 8001308:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
 800130e:	e16b      	b.n	80015e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001310:	2201      	movs	r2, #1
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	4013      	ands	r3, r2
 8001322:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	429a      	cmp	r2, r3
 800132a:	f040 815a 	bne.w	80015e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d003      	beq.n	800133e <HAL_GPIO_Init+0x4a>
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b12      	cmp	r3, #18
 800133c:	d123      	bne.n	8001386 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	08da      	lsrs	r2, r3, #3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	3208      	adds	r2, #8
 8001346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800134a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	f003 0307 	and.w	r3, r3, #7
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	220f      	movs	r2, #15
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4013      	ands	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	691a      	ldr	r2, [r3, #16]
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	f003 0307 	and.w	r3, r3, #7
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	fa02 f303 	lsl.w	r3, r2, r3
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4313      	orrs	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	08da      	lsrs	r2, r3, #3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	3208      	adds	r2, #8
 8001380:	69b9      	ldr	r1, [r7, #24]
 8001382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	2203      	movs	r2, #3
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43db      	mvns	r3, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4013      	ands	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f003 0203 	and.w	r2, r3, #3
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d00b      	beq.n	80013da <HAL_GPIO_Init+0xe6>
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d007      	beq.n	80013da <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013ce:	2b11      	cmp	r3, #17
 80013d0:	d003      	beq.n	80013da <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2b12      	cmp	r3, #18
 80013d8:	d130      	bne.n	800143c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	2203      	movs	r2, #3
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	68da      	ldr	r2, [r3, #12]
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001410:	2201      	movs	r2, #1
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	091b      	lsrs	r3, r3, #4
 8001426:	f003 0201 	and.w	r2, r3, #1
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	2203      	movs	r2, #3
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	689a      	ldr	r2, [r3, #8]
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	4313      	orrs	r3, r2
 8001464:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001474:	2b00      	cmp	r3, #0
 8001476:	f000 80b4 	beq.w	80015e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4a5f      	ldr	r2, [pc, #380]	; (80015fc <HAL_GPIO_Init+0x308>)
 8001480:	4b5e      	ldr	r3, [pc, #376]	; (80015fc <HAL_GPIO_Init+0x308>)
 8001482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001484:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001488:	6453      	str	r3, [r2, #68]	; 0x44
 800148a:	4b5c      	ldr	r3, [pc, #368]	; (80015fc <HAL_GPIO_Init+0x308>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001496:	4a5a      	ldr	r2, [pc, #360]	; (8001600 <HAL_GPIO_Init+0x30c>)
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	089b      	lsrs	r3, r3, #2
 800149c:	3302      	adds	r3, #2
 800149e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	220f      	movs	r2, #15
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43db      	mvns	r3, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4013      	ands	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a51      	ldr	r2, [pc, #324]	; (8001604 <HAL_GPIO_Init+0x310>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d02b      	beq.n	800151a <HAL_GPIO_Init+0x226>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a50      	ldr	r2, [pc, #320]	; (8001608 <HAL_GPIO_Init+0x314>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d025      	beq.n	8001516 <HAL_GPIO_Init+0x222>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4f      	ldr	r2, [pc, #316]	; (800160c <HAL_GPIO_Init+0x318>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d01f      	beq.n	8001512 <HAL_GPIO_Init+0x21e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a4e      	ldr	r2, [pc, #312]	; (8001610 <HAL_GPIO_Init+0x31c>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d019      	beq.n	800150e <HAL_GPIO_Init+0x21a>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a4d      	ldr	r2, [pc, #308]	; (8001614 <HAL_GPIO_Init+0x320>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d013      	beq.n	800150a <HAL_GPIO_Init+0x216>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a4c      	ldr	r2, [pc, #304]	; (8001618 <HAL_GPIO_Init+0x324>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d00d      	beq.n	8001506 <HAL_GPIO_Init+0x212>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a4b      	ldr	r2, [pc, #300]	; (800161c <HAL_GPIO_Init+0x328>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d007      	beq.n	8001502 <HAL_GPIO_Init+0x20e>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a4a      	ldr	r2, [pc, #296]	; (8001620 <HAL_GPIO_Init+0x32c>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d101      	bne.n	80014fe <HAL_GPIO_Init+0x20a>
 80014fa:	2307      	movs	r3, #7
 80014fc:	e00e      	b.n	800151c <HAL_GPIO_Init+0x228>
 80014fe:	2308      	movs	r3, #8
 8001500:	e00c      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001502:	2306      	movs	r3, #6
 8001504:	e00a      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001506:	2305      	movs	r3, #5
 8001508:	e008      	b.n	800151c <HAL_GPIO_Init+0x228>
 800150a:	2304      	movs	r3, #4
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x228>
 800150e:	2303      	movs	r3, #3
 8001510:	e004      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001512:	2302      	movs	r3, #2
 8001514:	e002      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001516:	2301      	movs	r3, #1
 8001518:	e000      	b.n	800151c <HAL_GPIO_Init+0x228>
 800151a:	2300      	movs	r3, #0
 800151c:	69fa      	ldr	r2, [r7, #28]
 800151e:	f002 0203 	and.w	r2, r2, #3
 8001522:	0092      	lsls	r2, r2, #2
 8001524:	4093      	lsls	r3, r2
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800152c:	4934      	ldr	r1, [pc, #208]	; (8001600 <HAL_GPIO_Init+0x30c>)
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	3302      	adds	r3, #2
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800153a:	4b3a      	ldr	r3, [pc, #232]	; (8001624 <HAL_GPIO_Init+0x330>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	43db      	mvns	r3, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4013      	ands	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800155e:	4a31      	ldr	r2, [pc, #196]	; (8001624 <HAL_GPIO_Init+0x330>)
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001564:	4b2f      	ldr	r3, [pc, #188]	; (8001624 <HAL_GPIO_Init+0x330>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	43db      	mvns	r3, r3
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	4013      	ands	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d003      	beq.n	8001588 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001588:	4a26      	ldr	r2, [pc, #152]	; (8001624 <HAL_GPIO_Init+0x330>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800158e:	4b25      	ldr	r3, [pc, #148]	; (8001624 <HAL_GPIO_Init+0x330>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015b2:	4a1c      	ldr	r2, [pc, #112]	; (8001624 <HAL_GPIO_Init+0x330>)
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015b8:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <HAL_GPIO_Init+0x330>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4013      	ands	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d003      	beq.n	80015dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015dc:	4a11      	ldr	r2, [pc, #68]	; (8001624 <HAL_GPIO_Init+0x330>)
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3301      	adds	r3, #1
 80015e6:	61fb      	str	r3, [r7, #28]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	2b0f      	cmp	r3, #15
 80015ec:	f67f ae90 	bls.w	8001310 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015f0:	bf00      	nop
 80015f2:	3724      	adds	r7, #36	; 0x24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	40023800 	.word	0x40023800
 8001600:	40013800 	.word	0x40013800
 8001604:	40020000 	.word	0x40020000
 8001608:	40020400 	.word	0x40020400
 800160c:	40020800 	.word	0x40020800
 8001610:	40020c00 	.word	0x40020c00
 8001614:	40021000 	.word	0x40021000
 8001618:	40021400 	.word	0x40021400
 800161c:	40021800 	.word	0x40021800
 8001620:	40021c00 	.word	0x40021c00
 8001624:	40013c00 	.word	0x40013c00

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
 8001634:	4613      	mov	r3, r2
 8001636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001638:	787b      	ldrb	r3, [r7, #1]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001644:	e003      	b.n	800164e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	041a      	lsls	r2, r3, #16
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	619a      	str	r2, [r3, #24]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800165a:	b480      	push	{r7}
 800165c:	b083      	sub	sp, #12
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	460b      	mov	r3, r1
 8001664:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	695a      	ldr	r2, [r3, #20]
 800166a:	887b      	ldrh	r3, [r7, #2]
 800166c:	401a      	ands	r2, r3
 800166e:	887b      	ldrh	r3, [r7, #2]
 8001670:	429a      	cmp	r2, r3
 8001672:	d104      	bne.n	800167e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	041a      	lsls	r2, r3, #16
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800167c:	e002      	b.n	8001684 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800167e:	887a      	ldrh	r2, [r7, #2]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	619a      	str	r2, [r3, #24]
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800169c:	695a      	ldr	r2, [r3, #20]
 800169e:	88fb      	ldrh	r3, [r7, #6]
 80016a0:	4013      	ands	r3, r2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d006      	beq.n	80016b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016a6:	4a05      	ldr	r2, [pc, #20]	; (80016bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016a8:	88fb      	ldrh	r3, [r7, #6]
 80016aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f006 f880 	bl	80077b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40013c00 	.word	0x40013c00

080016c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d101      	bne.n	80016d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e22d      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d075      	beq.n	80017ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016de:	4ba3      	ldr	r3, [pc, #652]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 030c 	and.w	r3, r3, #12
 80016e6:	2b04      	cmp	r3, #4
 80016e8:	d00c      	beq.n	8001704 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ea:	4ba0      	ldr	r3, [pc, #640]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016f2:	2b08      	cmp	r3, #8
 80016f4:	d112      	bne.n	800171c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016f6:	4b9d      	ldr	r3, [pc, #628]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001702:	d10b      	bne.n	800171c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001704:	4b99      	ldr	r3, [pc, #612]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d05b      	beq.n	80017c8 <HAL_RCC_OscConfig+0x108>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d157      	bne.n	80017c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e208      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001724:	d106      	bne.n	8001734 <HAL_RCC_OscConfig+0x74>
 8001726:	4a91      	ldr	r2, [pc, #580]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001728:	4b90      	ldr	r3, [pc, #576]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	e01d      	b.n	8001770 <HAL_RCC_OscConfig+0xb0>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800173c:	d10c      	bne.n	8001758 <HAL_RCC_OscConfig+0x98>
 800173e:	4a8b      	ldr	r2, [pc, #556]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001740:	4b8a      	ldr	r3, [pc, #552]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	4a88      	ldr	r2, [pc, #544]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 800174c:	4b87      	ldr	r3, [pc, #540]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001754:	6013      	str	r3, [r2, #0]
 8001756:	e00b      	b.n	8001770 <HAL_RCC_OscConfig+0xb0>
 8001758:	4a84      	ldr	r2, [pc, #528]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 800175a:	4b84      	ldr	r3, [pc, #528]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4a81      	ldr	r2, [pc, #516]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001766:	4b81      	ldr	r3, [pc, #516]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800176e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d013      	beq.n	80017a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001778:	f7ff fc70 	bl	800105c <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001780:	f7ff fc6c 	bl	800105c <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b64      	cmp	r3, #100	; 0x64
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e1cd      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001792:	4b76      	ldr	r3, [pc, #472]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0f0      	beq.n	8001780 <HAL_RCC_OscConfig+0xc0>
 800179e:	e014      	b.n	80017ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fc5c 	bl	800105c <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017a8:	f7ff fc58 	bl	800105c <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	; 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e1b9      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ba:	4b6c      	ldr	r3, [pc, #432]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0xe8>
 80017c6:	e000      	b.n	80017ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d063      	beq.n	800189e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017d6:	4b65      	ldr	r3, [pc, #404]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00b      	beq.n	80017fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017e2:	4b62      	ldr	r3, [pc, #392]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ea:	2b08      	cmp	r3, #8
 80017ec:	d11c      	bne.n	8001828 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017ee:	4b5f      	ldr	r3, [pc, #380]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d116      	bne.n	8001828 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017fa:	4b5c      	ldr	r3, [pc, #368]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <HAL_RCC_OscConfig+0x152>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d001      	beq.n	8001812 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e18d      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001812:	4956      	ldr	r1, [pc, #344]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001814:	4b55      	ldr	r3, [pc, #340]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	4313      	orrs	r3, r2
 8001824:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001826:	e03a      	b.n	800189e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d020      	beq.n	8001872 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001830:	4b4f      	ldr	r3, [pc, #316]	; (8001970 <HAL_RCC_OscConfig+0x2b0>)
 8001832:	2201      	movs	r2, #1
 8001834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001836:	f7ff fc11 	bl	800105c <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800183e:	f7ff fc0d 	bl	800105c <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e16e      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001850:	4b46      	ldr	r3, [pc, #280]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0f0      	beq.n	800183e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800185c:	4943      	ldr	r1, [pc, #268]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 800185e:	4b43      	ldr	r3, [pc, #268]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	00db      	lsls	r3, r3, #3
 800186c:	4313      	orrs	r3, r2
 800186e:	600b      	str	r3, [r1, #0]
 8001870:	e015      	b.n	800189e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001872:	4b3f      	ldr	r3, [pc, #252]	; (8001970 <HAL_RCC_OscConfig+0x2b0>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001878:	f7ff fbf0 	bl	800105c <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001880:	f7ff fbec 	bl	800105c <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e14d      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001892:	4b36      	ldr	r3, [pc, #216]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f0      	bne.n	8001880 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0308 	and.w	r3, r3, #8
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d030      	beq.n	800190c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d016      	beq.n	80018e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018b2:	4b30      	ldr	r3, [pc, #192]	; (8001974 <HAL_RCC_OscConfig+0x2b4>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018b8:	f7ff fbd0 	bl	800105c <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018c0:	f7ff fbcc 	bl	800105c <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e12d      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018d2:	4b26      	ldr	r3, [pc, #152]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 80018d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0f0      	beq.n	80018c0 <HAL_RCC_OscConfig+0x200>
 80018de:	e015      	b.n	800190c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018e0:	4b24      	ldr	r3, [pc, #144]	; (8001974 <HAL_RCC_OscConfig+0x2b4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e6:	f7ff fbb9 	bl	800105c <HAL_GetTick>
 80018ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ec:	e008      	b.n	8001900 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018ee:	f7ff fbb5 	bl	800105c <HAL_GetTick>
 80018f2:	4602      	mov	r2, r0
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e116      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001900:	4b1a      	ldr	r3, [pc, #104]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1f0      	bne.n	80018ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	2b00      	cmp	r3, #0
 8001916:	f000 80a0 	beq.w	8001a5a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800191a:	2300      	movs	r3, #0
 800191c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800191e:	4b13      	ldr	r3, [pc, #76]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d10f      	bne.n	800194a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	4a0f      	ldr	r2, [pc, #60]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001930:	4b0e      	ldr	r3, [pc, #56]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001938:	6413      	str	r3, [r2, #64]	; 0x40
 800193a:	4b0c      	ldr	r3, [pc, #48]	; (800196c <HAL_RCC_OscConfig+0x2ac>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001946:	2301      	movs	r3, #1
 8001948:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194a:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <HAL_RCC_OscConfig+0x2b8>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001952:	2b00      	cmp	r3, #0
 8001954:	d121      	bne.n	800199a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001956:	4a08      	ldr	r2, [pc, #32]	; (8001978 <HAL_RCC_OscConfig+0x2b8>)
 8001958:	4b07      	ldr	r3, [pc, #28]	; (8001978 <HAL_RCC_OscConfig+0x2b8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001962:	f7ff fb7b 	bl	800105c <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001968:	e011      	b.n	800198e <HAL_RCC_OscConfig+0x2ce>
 800196a:	bf00      	nop
 800196c:	40023800 	.word	0x40023800
 8001970:	42470000 	.word	0x42470000
 8001974:	42470e80 	.word	0x42470e80
 8001978:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800197c:	f7ff fb6e 	bl	800105c <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e0cf      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800198e:	4b6a      	ldr	r3, [pc, #424]	; (8001b38 <HAL_RCC_OscConfig+0x478>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001996:	2b00      	cmp	r3, #0
 8001998:	d0f0      	beq.n	800197c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d106      	bne.n	80019b0 <HAL_RCC_OscConfig+0x2f0>
 80019a2:	4a66      	ldr	r2, [pc, #408]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019a4:	4b65      	ldr	r3, [pc, #404]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6713      	str	r3, [r2, #112]	; 0x70
 80019ae:	e01c      	b.n	80019ea <HAL_RCC_OscConfig+0x32a>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	2b05      	cmp	r3, #5
 80019b6:	d10c      	bne.n	80019d2 <HAL_RCC_OscConfig+0x312>
 80019b8:	4a60      	ldr	r2, [pc, #384]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019ba:	4b60      	ldr	r3, [pc, #384]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019be:	f043 0304 	orr.w	r3, r3, #4
 80019c2:	6713      	str	r3, [r2, #112]	; 0x70
 80019c4:	4a5d      	ldr	r2, [pc, #372]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019c6:	4b5d      	ldr	r3, [pc, #372]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	6713      	str	r3, [r2, #112]	; 0x70
 80019d0:	e00b      	b.n	80019ea <HAL_RCC_OscConfig+0x32a>
 80019d2:	4a5a      	ldr	r2, [pc, #360]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019d4:	4b59      	ldr	r3, [pc, #356]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d8:	f023 0301 	bic.w	r3, r3, #1
 80019dc:	6713      	str	r3, [r2, #112]	; 0x70
 80019de:	4a57      	ldr	r2, [pc, #348]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019e0:	4b56      	ldr	r3, [pc, #344]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 80019e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e4:	f023 0304 	bic.w	r3, r3, #4
 80019e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d015      	beq.n	8001a1e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f2:	f7ff fb33 	bl	800105c <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019f8:	e00a      	b.n	8001a10 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fa:	f7ff fb2f 	bl	800105c <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e08e      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a10:	4b4a      	ldr	r3, [pc, #296]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0ee      	beq.n	80019fa <HAL_RCC_OscConfig+0x33a>
 8001a1c:	e014      	b.n	8001a48 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1e:	f7ff fb1d 	bl	800105c <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a24:	e00a      	b.n	8001a3c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a26:	f7ff fb19 	bl	800105c <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e078      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a3c:	4b3f      	ldr	r3, [pc, #252]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1ee      	bne.n	8001a26 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a48:	7dfb      	ldrb	r3, [r7, #23]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d105      	bne.n	8001a5a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a4e:	4a3b      	ldr	r2, [pc, #236]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001a50:	4b3a      	ldr	r3, [pc, #232]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a58:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d064      	beq.n	8001b2c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a62:	4b36      	ldr	r3, [pc, #216]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 030c 	and.w	r3, r3, #12
 8001a6a:	2b08      	cmp	r3, #8
 8001a6c:	d05c      	beq.n	8001b28 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d141      	bne.n	8001afa <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a76:	4b32      	ldr	r3, [pc, #200]	; (8001b40 <HAL_RCC_OscConfig+0x480>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7c:	f7ff faee 	bl	800105c <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff faea 	bl	800105c <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e04b      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a96:	4b29      	ldr	r3, [pc, #164]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001aa2:	4926      	ldr	r1, [pc, #152]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69da      	ldr	r2, [r3, #28]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab2:	019b      	lsls	r3, r3, #6
 8001ab4:	431a      	orrs	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aba:	085b      	lsrs	r3, r3, #1
 8001abc:	3b01      	subs	r3, #1
 8001abe:	041b      	lsls	r3, r3, #16
 8001ac0:	431a      	orrs	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac6:	061b      	lsls	r3, r3, #24
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001acc:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <HAL_RCC_OscConfig+0x480>)
 8001ace:	2201      	movs	r2, #1
 8001ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad2:	f7ff fac3 	bl	800105c <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ada:	f7ff fabf 	bl	800105c <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e020      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aec:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0f0      	beq.n	8001ada <HAL_RCC_OscConfig+0x41a>
 8001af8:	e018      	b.n	8001b2c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afa:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <HAL_RCC_OscConfig+0x480>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b00:	f7ff faac 	bl	800105c <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b08:	f7ff faa8 	bl	800105c <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e009      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_RCC_OscConfig+0x47c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x448>
 8001b26:	e001      	b.n	8001b2c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e000      	b.n	8001b2e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40007000 	.word	0x40007000
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	42470060 	.word	0x42470060

08001b44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d101      	bne.n	8001b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e0ca      	b.n	8001cee <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b58:	4b67      	ldr	r3, [pc, #412]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 020f 	and.w	r2, r3, #15
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d20c      	bcs.n	8001b80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b66:	4b64      	ldr	r3, [pc, #400]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001b68:	683a      	ldr	r2, [r7, #0]
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6e:	4b62      	ldr	r3, [pc, #392]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 020f 	and.w	r2, r3, #15
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d001      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e0b6      	b.n	8001cee <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d020      	beq.n	8001bce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d005      	beq.n	8001ba4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b98:	4a58      	ldr	r2, [pc, #352]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b9a:	4b58      	ldr	r3, [pc, #352]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ba2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bb0:	4a52      	ldr	r2, [pc, #328]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001bb2:	4b52      	ldr	r3, [pc, #328]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001bba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bbc:	494f      	ldr	r1, [pc, #316]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001bbe:	4b4f      	ldr	r3, [pc, #316]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d044      	beq.n	8001c64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d107      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	4b46      	ldr	r3, [pc, #280]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d119      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e07d      	b.n	8001cee <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d003      	beq.n	8001c02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bfe:	2b03      	cmp	r3, #3
 8001c00:	d107      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c02:	4b3e      	ldr	r3, [pc, #248]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d109      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e06d      	b.n	8001cee <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c12:	4b3a      	ldr	r3, [pc, #232]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e065      	b.n	8001cee <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c22:	4936      	ldr	r1, [pc, #216]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c24:	4b35      	ldr	r3, [pc, #212]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f023 0203 	bic.w	r2, r3, #3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c34:	f7ff fa12 	bl	800105c <HAL_GetTick>
 8001c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3a:	e00a      	b.n	8001c52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3c:	f7ff fa0e 	bl	800105c <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e04d      	b.n	8001cee <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c52:	4b2a      	ldr	r3, [pc, #168]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f003 020c 	and.w	r2, r3, #12
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d1eb      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c64:	4b24      	ldr	r3, [pc, #144]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 020f 	and.w	r2, r3, #15
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d90c      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c72:	4b21      	ldr	r3, [pc, #132]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b1f      	ldr	r3, [pc, #124]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 020f 	and.w	r2, r3, #15
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e030      	b.n	8001cee <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0304 	and.w	r3, r3, #4
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c98:	4918      	ldr	r1, [pc, #96]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c9a:	4b18      	ldr	r3, [pc, #96]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d009      	beq.n	8001cca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cb6:	4911      	ldr	r1, [pc, #68]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001cb8:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cca:	f000 f885 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001cce:	4601      	mov	r1, r0
 8001cd0:	4b0a      	ldr	r3, [pc, #40]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	4a09      	ldr	r2, [pc, #36]	; (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001cdc:	5cd3      	ldrb	r3, [r2, r3]
 8001cde:	fa21 f303 	lsr.w	r3, r1, r3
 8001ce2:	4a08      	ldr	r2, [pc, #32]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	f006 f9d8 	bl	800809c <HAL_InitTick>

  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40023c00 	.word	0x40023c00
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	08012adc 	.word	0x08012adc
 8001d04:	20000020 	.word	0x20000020

08001d08 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08c      	sub	sp, #48	; 0x30
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d129      	bne.n	8001d6e <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
 8001d1e:	4a2b      	ldr	r2, [pc, #172]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d20:	4b2a      	ldr	r3, [pc, #168]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b28      	ldr	r3, [pc, #160]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	61bb      	str	r3, [r7, #24]
 8001d34:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8001d36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4619      	mov	r1, r3
 8001d52:	481f      	ldr	r0, [pc, #124]	; (8001dd0 <HAL_RCC_MCOConfig+0xc8>)
 8001d54:	f7ff face 	bl	80012f4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8001d58:	481c      	ldr	r0, [pc, #112]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d5a:	4b1c      	ldr	r3, [pc, #112]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8001d62:	68b9      	ldr	r1, [r7, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	430b      	orrs	r3, r1
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	6083      	str	r3, [r0, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8001d6c:	e029      	b.n	8001dc2 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	4a16      	ldr	r2, [pc, #88]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d74:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d78:	f043 0304 	orr.w	r3, r3, #4
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8001d8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d94:	2303      	movs	r3, #3
 8001d96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8001da0:	f107 031c 	add.w	r3, r7, #28
 8001da4:	4619      	mov	r1, r3
 8001da6:	480b      	ldr	r0, [pc, #44]	; (8001dd4 <HAL_RCC_MCOConfig+0xcc>)
 8001da8:	f7ff faa4 	bl	80012f4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8001dac:	4807      	ldr	r0, [pc, #28]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001dae:	4b07      	ldr	r3, [pc, #28]	; (8001dcc <HAL_RCC_MCOConfig+0xc4>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	00d9      	lsls	r1, r3, #3
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	430b      	orrs	r3, r1
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	6083      	str	r3, [r0, #8]
}
 8001dc2:	bf00      	nop
 8001dc4:	3730      	adds	r7, #48	; 0x30
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	40020000 	.word	0x40020000
 8001dd4:	40020800 	.word	0x40020800

08001dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ddc:	b08f      	sub	sp, #60	; 0x3c
 8001dde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001de4:	2300      	movs	r3, #0
 8001de6:	637b      	str	r3, [r7, #52]	; 0x34
 8001de8:	2300      	movs	r3, #0
 8001dea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001df0:	4b62      	ldr	r3, [pc, #392]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 030c 	and.w	r3, r3, #12
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d007      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x34>
 8001dfc:	2b08      	cmp	r3, #8
 8001dfe:	d008      	beq.n	8001e12 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	f040 80b2 	bne.w	8001f6a <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e06:	4b5e      	ldr	r3, [pc, #376]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001e08:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8001e0a:	e0b1      	b.n	8001f70 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e0c:	4b5d      	ldr	r3, [pc, #372]	; (8001f84 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001e0e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e10:	e0ae      	b.n	8001f70 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e12:	4b5a      	ldr	r3, [pc, #360]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e1c:	4b57      	ldr	r3, [pc, #348]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d04e      	beq.n	8001ec6 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e28:	4b54      	ldr	r3, [pc, #336]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	099b      	lsrs	r3, r3, #6
 8001e2e:	f04f 0400 	mov.w	r4, #0
 8001e32:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e36:	f04f 0200 	mov.w	r2, #0
 8001e3a:	ea01 0103 	and.w	r1, r1, r3
 8001e3e:	ea02 0204 	and.w	r2, r2, r4
 8001e42:	460b      	mov	r3, r1
 8001e44:	4614      	mov	r4, r2
 8001e46:	0160      	lsls	r0, r4, #5
 8001e48:	6278      	str	r0, [r7, #36]	; 0x24
 8001e4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e4c:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001e50:	6278      	str	r0, [r7, #36]	; 0x24
 8001e52:	015b      	lsls	r3, r3, #5
 8001e54:	623b      	str	r3, [r7, #32]
 8001e56:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001e5a:	1a5b      	subs	r3, r3, r1
 8001e5c:	eb64 0402 	sbc.w	r4, r4, r2
 8001e60:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8001e64:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8001e68:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001e6c:	ebb8 0803 	subs.w	r8, r8, r3
 8001e70:	eb69 0904 	sbc.w	r9, r9, r4
 8001e74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e80:	61fb      	str	r3, [r7, #28]
 8001e82:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8001e86:	61bb      	str	r3, [r7, #24]
 8001e88:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001e8c:	eb18 0801 	adds.w	r8, r8, r1
 8001e90:	eb49 0902 	adc.w	r9, r9, r2
 8001e94:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001eac:	4640      	mov	r0, r8
 8001eae:	4649      	mov	r1, r9
 8001eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eb2:	f04f 0400 	mov.w	r4, #0
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	4623      	mov	r3, r4
 8001eba:	f7fe ff11 	bl	8000ce0 <__aeabi_uldivmod>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	460c      	mov	r4, r1
 8001ec2:	637b      	str	r3, [r7, #52]	; 0x34
 8001ec4:	e043      	b.n	8001f4e <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ec6:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	099b      	lsrs	r3, r3, #6
 8001ecc:	f04f 0400 	mov.w	r4, #0
 8001ed0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	ea01 0103 	and.w	r1, r1, r3
 8001edc:	ea02 0204 	and.w	r2, r2, r4
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4614      	mov	r4, r2
 8001ee4:	0160      	lsls	r0, r4, #5
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	015b      	lsls	r3, r3, #5
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001ef8:	1a5b      	subs	r3, r3, r1
 8001efa:	eb64 0402 	sbc.w	r4, r4, r2
 8001efe:	01a6      	lsls	r6, r4, #6
 8001f00:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8001f04:	019d      	lsls	r5, r3, #6
 8001f06:	1aed      	subs	r5, r5, r3
 8001f08:	eb66 0604 	sbc.w	r6, r6, r4
 8001f0c:	00f3      	lsls	r3, r6, #3
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8001f16:	607b      	str	r3, [r7, #4]
 8001f18:	00eb      	lsls	r3, r5, #3
 8001f1a:	603b      	str	r3, [r7, #0]
 8001f1c:	e897 0060 	ldmia.w	r7, {r5, r6}
 8001f20:	186d      	adds	r5, r5, r1
 8001f22:	eb46 0602 	adc.w	r6, r6, r2
 8001f26:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8001f2a:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8001f2e:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8001f32:	4655      	mov	r5, sl
 8001f34:	465e      	mov	r6, fp
 8001f36:	4628      	mov	r0, r5
 8001f38:	4631      	mov	r1, r6
 8001f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3c:	f04f 0400 	mov.w	r4, #0
 8001f40:	461a      	mov	r2, r3
 8001f42:	4623      	mov	r3, r4
 8001f44:	f7fe fecc 	bl	8000ce0 <__aeabi_uldivmod>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	460c      	mov	r4, r1
 8001f4c:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f4e:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	0c1b      	lsrs	r3, r3, #16
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	3301      	adds	r3, #1
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8001f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f66:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f68:	e002      	b.n	8001f70 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f6a:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001f6c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f6e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	373c      	adds	r7, #60	; 0x3c
 8001f76:	46bd      	mov	sp, r7
 8001f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	00f42400 	.word	0x00f42400
 8001f84:	007a1200 	.word	0x007a1200

08001f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f8c:	4b03      	ldr	r3, [pc, #12]	; (8001f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20000020 	.word	0x20000020

08001fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fa4:	f7ff fff0 	bl	8001f88 <HAL_RCC_GetHCLKFreq>
 8001fa8:	4601      	mov	r1, r0
 8001faa:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	0a9b      	lsrs	r3, r3, #10
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	4a03      	ldr	r2, [pc, #12]	; (8001fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fb6:	5cd3      	ldrb	r3, [r2, r3]
 8001fb8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	08012aec 	.word	0x08012aec

08001fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001fcc:	f7ff ffdc 	bl	8001f88 <HAL_RCC_GetHCLKFreq>
 8001fd0:	4601      	mov	r1, r0
 8001fd2:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	0b5b      	lsrs	r3, r3, #13
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	4a03      	ldr	r2, [pc, #12]	; (8001fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fde:	5cd3      	ldrb	r3, [r2, r3]
 8001fe0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	08012aec 	.word	0x08012aec

08001ff0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	220f      	movs	r2, #15
 8001ffe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <HAL_RCC_GetClockConfig+0x5c>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 0203 	and.w	r2, r3, #3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800200c:	4b0f      	ldr	r3, [pc, #60]	; (800204c <HAL_RCC_GetClockConfig+0x5c>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002018:	4b0c      	ldr	r3, [pc, #48]	; (800204c <HAL_RCC_GetClockConfig+0x5c>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002024:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_RCC_GetClockConfig+0x5c>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	08db      	lsrs	r3, r3, #3
 800202a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002032:	4b07      	ldr	r3, [pc, #28]	; (8002050 <HAL_RCC_GetClockConfig+0x60>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 020f 	and.w	r2, r3, #15
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	601a      	str	r2, [r3, #0]
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40023800 	.word	0x40023800
 8002050:	40023c00 	.word	0x40023c00

08002054 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002060:	2300      	movs	r3, #0
 8002062:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b00      	cmp	r3, #0
 800206e:	d105      	bne.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002078:	2b00      	cmp	r3, #0
 800207a:	d035      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800207c:	4b62      	ldr	r3, [pc, #392]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002082:	f7fe ffeb 	bl	800105c <HAL_GetTick>
 8002086:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002088:	e008      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800208a:	f7fe ffe7 	bl	800105c <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e0b0      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800209c:	4b5b      	ldr	r3, [pc, #364]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1f0      	bne.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80020a8:	4958      	ldr	r1, [pc, #352]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	019a      	lsls	r2, r3, #6
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	071b      	lsls	r3, r3, #28
 80020b6:	4313      	orrs	r3, r2
 80020b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80020bc:	4b52      	ldr	r3, [pc, #328]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80020be:	2201      	movs	r2, #1
 80020c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80020c2:	f7fe ffcb 	bl	800105c <HAL_GetTick>
 80020c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80020c8:	e008      	b.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80020ca:	f7fe ffc7 	bl	800105c <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d901      	bls.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e090      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80020dc:	4b4b      	ldr	r3, [pc, #300]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0f0      	beq.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 8083 	beq.w	80021fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	4a44      	ldr	r2, [pc, #272]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020fc:	4b43      	ldr	r3, [pc, #268]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002104:	6413      	str	r3, [r2, #64]	; 0x40
 8002106:	4b41      	ldr	r3, [pc, #260]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002112:	4a3f      	ldr	r2, [pc, #252]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002114:	4b3e      	ldr	r3, [pc, #248]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800211c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800211e:	f7fe ff9d 	bl	800105c <HAL_GetTick>
 8002122:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002124:	e008      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002126:	f7fe ff99 	bl	800105c <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d901      	bls.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e062      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002138:	4b35      	ldr	r3, [pc, #212]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002140:	2b00      	cmp	r3, #0
 8002142:	d0f0      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002144:	4b31      	ldr	r3, [pc, #196]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002148:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800214c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d02f      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	429a      	cmp	r2, r3
 8002160:	d028      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002162:	4b2a      	ldr	r3, [pc, #168]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002166:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800216a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800216c:	4b29      	ldr	r3, [pc, #164]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800216e:	2201      	movs	r2, #1
 8002170:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002172:	4b28      	ldr	r3, [pc, #160]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002178:	4a24      	ldr	r2, [pc, #144]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800217e:	4b23      	ldr	r3, [pc, #140]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b01      	cmp	r3, #1
 8002188:	d114      	bne.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800218a:	f7fe ff67 	bl	800105c <HAL_GetTick>
 800218e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002190:	e00a      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002192:	f7fe ff63 	bl	800105c <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e02a      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a8:	4b18      	ldr	r3, [pc, #96]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0ee      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021c0:	d10d      	bne.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80021c2:	4912      	ldr	r1, [pc, #72]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021c4:	4b11      	ldr	r3, [pc, #68]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80021d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021d8:	4313      	orrs	r3, r2
 80021da:	608b      	str	r3, [r1, #8]
 80021dc:	e005      	b.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80021de:	4a0b      	ldr	r2, [pc, #44]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021e0:	4b0a      	ldr	r3, [pc, #40]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80021e8:	6093      	str	r3, [r2, #8]
 80021ea:	4908      	ldr	r1, [pc, #32]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021ec:	4b07      	ldr	r3, [pc, #28]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f8:	4313      	orrs	r3, r2
 80021fa:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	42470068 	.word	0x42470068
 800220c:	40023800 	.word	0x40023800
 8002210:	40007000 	.word	0x40007000
 8002214:	42470e40 	.word	0x42470e40

08002218 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e083      	b.n	8002332 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	7f5b      	ldrb	r3, [r3, #29]
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d105      	bne.n	8002240 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f005 fd9e 	bl	8007d7c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2202      	movs	r2, #2
 8002244:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	22ca      	movs	r2, #202	; 0xca
 800224c:	625a      	str	r2, [r3, #36]	; 0x24
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2253      	movs	r2, #83	; 0x53
 8002254:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 faa8 	bl	80027ac <RTC_EnterInitMode>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d008      	beq.n	8002274 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	22ff      	movs	r2, #255	; 0xff
 8002268:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2204      	movs	r2, #4
 800226e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e05e      	b.n	8002332 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002286:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	6891      	ldr	r1, [r2, #8]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6850      	ldr	r0, [r2, #4]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6912      	ldr	r2, [r2, #16]
 800229a:	4310      	orrs	r0, r2
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6952      	ldr	r2, [r2, #20]
 80022a0:	4302      	orrs	r2, r0
 80022a2:	430a      	orrs	r2, r1
 80022a4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	68d2      	ldr	r2, [r2, #12]
 80022ae:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	6911      	ldr	r1, [r2, #16]
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6892      	ldr	r2, [r2, #8]
 80022be:	0412      	lsls	r2, r2, #16
 80022c0:	430a      	orrs	r2, r1
 80022c2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6812      	ldr	r2, [r2, #0]
 80022cc:	68d2      	ldr	r2, [r2, #12]
 80022ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022d2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 0320 	and.w	r3, r3, #32
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10e      	bne.n	8002300 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f000 fa3a 	bl	800275c <HAL_RTC_WaitForSynchro>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d008      	beq.n	8002300 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	22ff      	movs	r2, #255	; 0xff
 80022f4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2204      	movs	r2, #4
 80022fa:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e018      	b.n	8002332 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	6812      	ldr	r2, [r2, #0]
 8002308:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800230a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800230e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6992      	ldr	r2, [r2, #24]
 800231e:	430a      	orrs	r2, r1
 8002320:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	22ff      	movs	r2, #255	; 0xff
 8002328:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002330:	2300      	movs	r3, #0
  }
}
 8002332:	4618      	mov	r0, r3
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800233a:	b590      	push	{r4, r7, lr}
 800233c:	b087      	sub	sp, #28
 800233e:	af00      	add	r7, sp, #0
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	7f1b      	ldrb	r3, [r3, #28]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d101      	bne.n	8002356 <HAL_RTC_SetTime+0x1c>
 8002352:	2302      	movs	r3, #2
 8002354:	e0aa      	b.n	80024ac <HAL_RTC_SetTime+0x172>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2201      	movs	r2, #1
 800235a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2202      	movs	r2, #2
 8002360:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d126      	bne.n	80023b6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	2200      	movs	r2, #0
 800237a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fa3f 	bl	8002804 <RTC_ByteToBcd2>
 8002386:	4603      	mov	r3, r0
 8002388:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	785b      	ldrb	r3, [r3, #1]
 800238e:	4618      	mov	r0, r3
 8002390:	f000 fa38 	bl	8002804 <RTC_ByteToBcd2>
 8002394:	4603      	mov	r3, r0
 8002396:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002398:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	789b      	ldrb	r3, [r3, #2]
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 fa30 	bl	8002804 <RTC_ByteToBcd2>
 80023a4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80023a6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	78db      	ldrb	r3, [r3, #3]
 80023ae:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80023b0:	4313      	orrs	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]
 80023b4:	e018      	b.n	80023e8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d102      	bne.n	80023ca <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	2200      	movs	r2, #0
 80023c8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	785b      	ldrb	r3, [r3, #1]
 80023d4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023d6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80023d8:	68ba      	ldr	r2, [r7, #8]
 80023da:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023dc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	78db      	ldrb	r3, [r3, #3]
 80023e2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023e4:	4313      	orrs	r3, r2
 80023e6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	22ca      	movs	r2, #202	; 0xca
 80023ee:	625a      	str	r2, [r3, #36]	; 0x24
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2253      	movs	r2, #83	; 0x53
 80023f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f000 f9d7 	bl	80027ac <RTC_EnterInitMode>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00b      	beq.n	800241c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	22ff      	movs	r2, #255	; 0xff
 800240a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2204      	movs	r2, #4
 8002410:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e047      	b.n	80024ac <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002426:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800242a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	6892      	ldr	r2, [r2, #8]
 8002436:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800243a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68fa      	ldr	r2, [r7, #12]
 8002442:	6812      	ldr	r2, [r2, #0]
 8002444:	6891      	ldr	r1, [r2, #8]
 8002446:	68ba      	ldr	r2, [r7, #8]
 8002448:	68d0      	ldr	r0, [r2, #12]
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	6912      	ldr	r2, [r2, #16]
 800244e:	4302      	orrs	r2, r0
 8002450:	430a      	orrs	r2, r1
 8002452:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	6812      	ldr	r2, [r2, #0]
 800245c:	68d2      	ldr	r2, [r2, #12]
 800245e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002462:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 0320 	and.w	r3, r3, #32
 800246e:	2b00      	cmp	r3, #0
 8002470:	d111      	bne.n	8002496 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f000 f972 	bl	800275c <HAL_RTC_WaitForSynchro>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00b      	beq.n	8002496 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	22ff      	movs	r2, #255	; 0xff
 8002484:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2204      	movs	r2, #4
 800248a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e00a      	b.n	80024ac <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	22ff      	movs	r2, #255	; 0xff
 800249c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2201      	movs	r2, #1
 80024a2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80024aa:	2300      	movs	r3, #0
  }
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd90      	pop	{r4, r7, pc}

080024b4 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80024e6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80024ea:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	0c1b      	lsrs	r3, r3, #16
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	0a1b      	lsrs	r3, r3, #8
 8002500:	b2db      	uxtb	r3, r3
 8002502:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002506:	b2da      	uxtb	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002514:	b2da      	uxtb	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	0c1b      	lsrs	r3, r3, #16
 800251e:	b2db      	uxtb	r3, r3
 8002520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002524:	b2da      	uxtb	r2, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d11a      	bne.n	8002566 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f000 f983 	bl	8002840 <RTC_Bcd2ToByte>
 800253a:	4603      	mov	r3, r0
 800253c:	461a      	mov	r2, r3
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	785b      	ldrb	r3, [r3, #1]
 8002546:	4618      	mov	r0, r3
 8002548:	f000 f97a 	bl	8002840 <RTC_Bcd2ToByte>
 800254c:	4603      	mov	r3, r0
 800254e:	461a      	mov	r2, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	789b      	ldrb	r3, [r3, #2]
 8002558:	4618      	mov	r0, r3
 800255a:	f000 f971 	bl	8002840 <RTC_Bcd2ToByte>
 800255e:	4603      	mov	r3, r0
 8002560:	461a      	mov	r2, r3
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002570:	b590      	push	{r4, r7, lr}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	7f1b      	ldrb	r3, [r3, #28]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <HAL_RTC_SetDate+0x1c>
 8002588:	2302      	movs	r3, #2
 800258a:	e094      	b.n	80026b6 <HAL_RTC_SetDate+0x146>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2201      	movs	r2, #1
 8002590:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2202      	movs	r2, #2
 8002596:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10e      	bne.n	80025bc <HAL_RTC_SetDate+0x4c>
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	785b      	ldrb	r3, [r3, #1]
 80025a2:	f003 0310 	and.w	r3, r3, #16
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d008      	beq.n	80025bc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	785b      	ldrb	r3, [r3, #1]
 80025ae:	f023 0310 	bic.w	r3, r3, #16
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	330a      	adds	r3, #10
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d11c      	bne.n	80025fc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	78db      	ldrb	r3, [r3, #3]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 f91c 	bl	8002804 <RTC_ByteToBcd2>
 80025cc:	4603      	mov	r3, r0
 80025ce:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	785b      	ldrb	r3, [r3, #1]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 f915 	bl	8002804 <RTC_ByteToBcd2>
 80025da:	4603      	mov	r3, r0
 80025dc:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025de:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	789b      	ldrb	r3, [r3, #2]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f000 f90d 	bl	8002804 <RTC_ByteToBcd2>
 80025ea:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025ec:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025f6:	4313      	orrs	r3, r2
 80025f8:	617b      	str	r3, [r7, #20]
 80025fa:	e00e      	b.n	800261a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	78db      	ldrb	r3, [r3, #3]
 8002600:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	785b      	ldrb	r3, [r3, #1]
 8002606:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002608:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800260a:	68ba      	ldr	r2, [r7, #8]
 800260c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800260e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002616:	4313      	orrs	r3, r2
 8002618:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	22ca      	movs	r2, #202	; 0xca
 8002620:	625a      	str	r2, [r3, #36]	; 0x24
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2253      	movs	r2, #83	; 0x53
 8002628:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800262a:	68f8      	ldr	r0, [r7, #12]
 800262c:	f000 f8be 	bl	80027ac <RTC_EnterInitMode>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00b      	beq.n	800264e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	22ff      	movs	r2, #255	; 0xff
 800263c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2204      	movs	r2, #4
 8002642:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e033      	b.n	80026b6 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002658:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800265c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	6812      	ldr	r2, [r2, #0]
 8002666:	68d2      	ldr	r2, [r2, #12]
 8002668:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800266c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 0320 	and.w	r3, r3, #32
 8002678:	2b00      	cmp	r3, #0
 800267a:	d111      	bne.n	80026a0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 f86d 	bl	800275c <HAL_RTC_WaitForSynchro>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00b      	beq.n	80026a0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	22ff      	movs	r2, #255	; 0xff
 800268e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2204      	movs	r2, #4
 8002694:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2200      	movs	r2, #0
 800269a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e00a      	b.n	80026b6 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	22ff      	movs	r2, #255	; 0xff
 80026a6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2201      	movs	r2, #1
 80026ac:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80026b4:	2300      	movs	r3, #0
  }
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	371c      	adds	r7, #28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd90      	pop	{r4, r7, pc}

080026be <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b086      	sub	sp, #24
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80026d8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80026dc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	0c1b      	lsrs	r3, r3, #16
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	0a1b      	lsrs	r3, r3, #8
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	f003 031f 	and.w	r3, r3, #31
 80026f2:	b2da      	uxtb	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002700:	b2da      	uxtb	r2, r3
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	0b5b      	lsrs	r3, r3, #13
 800270a:	b2db      	uxtb	r3, r3
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	b2da      	uxtb	r2, r3
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d11a      	bne.n	8002752 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	78db      	ldrb	r3, [r3, #3]
 8002720:	4618      	mov	r0, r3
 8002722:	f000 f88d 	bl	8002840 <RTC_Bcd2ToByte>
 8002726:	4603      	mov	r3, r0
 8002728:	461a      	mov	r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	785b      	ldrb	r3, [r3, #1]
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f884 	bl	8002840 <RTC_Bcd2ToByte>
 8002738:	4603      	mov	r3, r0
 800273a:	461a      	mov	r2, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	789b      	ldrb	r3, [r3, #2]
 8002744:	4618      	mov	r0, r3
 8002746:	f000 f87b 	bl	8002840 <RTC_Bcd2ToByte>
 800274a:	4603      	mov	r3, r0
 800274c:	461a      	mov	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002764:	2300      	movs	r3, #0
 8002766:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6812      	ldr	r2, [r2, #0]
 8002770:	68d2      	ldr	r2, [r2, #12]
 8002772:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002776:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002778:	f7fe fc70 	bl	800105c <HAL_GetTick>
 800277c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800277e:	e009      	b.n	8002794 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002780:	f7fe fc6c 	bl	800105c <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800278e:	d901      	bls.n	8002794 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e007      	b.n	80027a4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0ee      	beq.n	8002780 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d119      	bne.n	80027fa <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f04f 32ff 	mov.w	r2, #4294967295
 80027ce:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027d0:	f7fe fc44 	bl	800105c <HAL_GetTick>
 80027d4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027d6:	e009      	b.n	80027ec <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80027d8:	f7fe fc40 	bl	800105c <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027e6:	d901      	bls.n	80027ec <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e007      	b.n	80027fc <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0ee      	beq.n	80027d8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800280e:	2300      	movs	r3, #0
 8002810:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8002812:	e005      	b.n	8002820 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	3301      	adds	r3, #1
 8002818:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800281a:	79fb      	ldrb	r3, [r7, #7]
 800281c:	3b0a      	subs	r3, #10
 800281e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	2b09      	cmp	r3, #9
 8002824:	d8f6      	bhi.n	8002814 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	b2db      	uxtb	r3, r3
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	b2da      	uxtb	r2, r3
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	4313      	orrs	r3, r2
 8002832:	b2db      	uxtb	r3, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	091b      	lsrs	r3, r3, #4
 8002852:	b2db      	uxtb	r3, r3
 8002854:	461a      	mov	r2, r3
 8002856:	4613      	mov	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	b2da      	uxtb	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	b2db      	uxtb	r3, r3
 800286c:	4413      	add	r3, r2
 800286e:	b2db      	uxtb	r3, r3
}
 8002870:	4618      	mov	r0, r3
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800287c:	b480      	push	{r7}
 800287e:	b087      	sub	sp, #28
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	7f1b      	ldrb	r3, [r3, #28]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 8002890:	2302      	movs	r3, #2
 8002892:	e0a6      	b.n	80029e2 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2201      	movs	r2, #1
 8002898:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2202      	movs	r2, #2
 800289e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	22ca      	movs	r2, #202	; 0xca
 80028a6:	625a      	str	r2, [r3, #36]	; 0x24
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2253      	movs	r2, #83	; 0x53
 80028ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d022      	beq.n	8002904 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 80028be:	4b4c      	ldr	r3, [pc, #304]	; (80029f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a4c      	ldr	r2, [pc, #304]	; (80029f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80028c4:	fba2 2303 	umull	r2, r3, r2, r3
 80028c8:	0adb      	lsrs	r3, r3, #11
 80028ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028ce:	fb02 f303 	mul.w	r3, r2, r3
 80028d2:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	1e5a      	subs	r2, r3, #1
 80028d8:	617a      	str	r2, [r7, #20]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10b      	bne.n	80028f6 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	22ff      	movs	r2, #255	; 0xff
 80028e4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2203      	movs	r2, #3
 80028ea:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e075      	b.n	80029e2 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1e7      	bne.n	80028d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	6892      	ldr	r2, [r2, #8]
 800290e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002912:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 8002914:	4b36      	ldr	r3, [pc, #216]	; (80029f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a36      	ldr	r2, [pc, #216]	; (80029f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800291a:	fba2 2303 	umull	r2, r3, r2, r3
 800291e:	0adb      	lsrs	r3, r3, #11
 8002920:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002924:	fb02 f303 	mul.w	r3, r2, r3
 8002928:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	1e5a      	subs	r2, r3, #1
 800292e:	617a      	str	r2, [r7, #20]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d10b      	bne.n	800294c <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	22ff      	movs	r2, #255	; 0xff
 800293a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2203      	movs	r2, #3
 8002940:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e04a      	b.n	80029e2 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0e7      	beq.n	800292a <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	6892      	ldr	r2, [r2, #8]
 800296c:	f022 0207 	bic.w	r2, r2, #7
 8002970:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	6812      	ldr	r2, [r2, #0]
 800297a:	6891      	ldr	r1, [r2, #8]
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	430a      	orrs	r2, r1
 8002980:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002982:	4a1d      	ldr	r2, [pc, #116]	; (80029f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002984:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800298c:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800298e:	4a1a      	ldr	r2, [pc, #104]	; (80029f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002990:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002998:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	6812      	ldr	r2, [r2, #0]
 80029a2:	68d2      	ldr	r2, [r2, #12]
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80029aa:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	6892      	ldr	r2, [r2, #8]
 80029b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029ba:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	6892      	ldr	r2, [r2, #8]
 80029c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029ca:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	22ff      	movs	r2, #255	; 0xff
 80029d2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2201      	movs	r2, #1
 80029d8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	20000020 	.word	0x20000020
 80029f4:	10624dd3 	.word	0x10624dd3
 80029f8:	40013c00 	.word	0x40013c00

080029fc <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_WAKEUPTIMER_GET_IT(hrtc, RTC_IT_WUT))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d012      	beq.n	8002a38 <HAL_RTCEx_WakeUpTimerIRQHandler+0x3c>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_WUT) != (uint32_t)RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00b      	beq.n	8002a38 <HAL_RTCEx_WakeUpTimerIRQHandler+0x3c>
    {
      /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f005 f9c7 	bl	8007db4 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	68d2      	ldr	r2, [r2, #12]
 8002a30:	b2d2      	uxtb	r2, r2
 8002a32:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002a36:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8002a38:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <HAL_RTCEx_WakeUpTimerIRQHandler+0x54>)
 8002a3a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002a3e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	775a      	strb	r2, [r3, #29]
}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40013c00 	.word	0x40013c00

08002a54 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e034      	b.n	8002ad4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d106      	bne.n	8002a84 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f004 fdae 	bl	80075e0 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	3308      	adds	r3, #8
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4610      	mov	r0, r2
 8002a90:	f001 f866 	bl	8003b60 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	f001 f8b0 	bl	8003c04 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6858      	ldr	r0, [r3, #4]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	f001 f8e5 	bl	8003c80 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	6892      	ldr	r2, [r2, #8]
 8002abe:	68f9      	ldr	r1, [r7, #12]
 8002ac0:	6809      	ldr	r1, [r1, #0]
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	6880      	ldr	r0, [r0, #8]
 8002ac6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8002aca:	f041 0101 	orr.w	r1, r1, #1
 8002ace:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e01d      	b.n	8002b2a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d106      	bne.n	8002b08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f815 	bl	8002b32 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3304      	adds	r3, #4
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4610      	mov	r0, r2
 8002b1c:	f000 f968 	bl	8002df0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002b3a:	bf00      	nop
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b085      	sub	sp, #20
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6812      	ldr	r2, [r2, #0]
 8002b56:	68d2      	ldr	r2, [r2, #12]
 8002b58:	f042 0201 	orr.w	r2, r2, #1
 8002b5c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b06      	cmp	r3, #6
 8002b6e:	d007      	beq.n	8002b80 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	6812      	ldr	r2, [r2, #0]
 8002b7a:	f042 0201 	orr.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3714      	adds	r7, #20
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d122      	bne.n	8002bea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d11b      	bne.n	8002bea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f06f 0202 	mvn.w	r2, #2
 8002bba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	f003 0303 	and.w	r3, r3, #3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f8ee 	bl	8002db2 <HAL_TIM_IC_CaptureCallback>
 8002bd6:	e005      	b.n	8002be4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f8e0 	bl	8002d9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f8f1 	bl	8002dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d122      	bne.n	8002c3e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d11b      	bne.n	8002c3e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f06f 0204 	mvn.w	r2, #4
 8002c0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2202      	movs	r2, #2
 8002c14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f8c4 	bl	8002db2 <HAL_TIM_IC_CaptureCallback>
 8002c2a:	e005      	b.n	8002c38 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f8b6 	bl	8002d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f000 f8c7 	bl	8002dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	f003 0308 	and.w	r3, r3, #8
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d122      	bne.n	8002c92 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	f003 0308 	and.w	r3, r3, #8
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d11b      	bne.n	8002c92 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f06f 0208 	mvn.w	r2, #8
 8002c62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2204      	movs	r2, #4
 8002c68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	f003 0303 	and.w	r3, r3, #3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d003      	beq.n	8002c80 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 f89a 	bl	8002db2 <HAL_TIM_IC_CaptureCallback>
 8002c7e:	e005      	b.n	8002c8c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f000 f88c 	bl	8002d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 f89d 	bl	8002dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b10      	cmp	r3, #16
 8002c9e:	d122      	bne.n	8002ce6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b10      	cmp	r3, #16
 8002cac:	d11b      	bne.n	8002ce6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f06f 0210 	mvn.w	r2, #16
 8002cb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2208      	movs	r2, #8
 8002cbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f870 	bl	8002db2 <HAL_TIM_IC_CaptureCallback>
 8002cd2:	e005      	b.n	8002ce0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f862 	bl	8002d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f873 	bl	8002dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d10e      	bne.n	8002d12 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d107      	bne.n	8002d12 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f06f 0201 	mvn.w	r2, #1
 8002d0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f004 ffb7 	bl	8007c80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1c:	2b80      	cmp	r3, #128	; 0x80
 8002d1e:	d10e      	bne.n	8002d3e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2a:	2b80      	cmp	r3, #128	; 0x80
 8002d2c:	d107      	bne.n	8002d3e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f903 	bl	8002f44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d48:	2b40      	cmp	r3, #64	; 0x40
 8002d4a:	d10e      	bne.n	8002d6a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d56:	2b40      	cmp	r3, #64	; 0x40
 8002d58:	d107      	bne.n	8002d6a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 f838 	bl	8002dda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	f003 0320 	and.w	r3, r3, #32
 8002d74:	2b20      	cmp	r3, #32
 8002d76:	d10e      	bne.n	8002d96 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	f003 0320 	and.w	r3, r3, #32
 8002d82:	2b20      	cmp	r3, #32
 8002d84:	d107      	bne.n	8002d96 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f06f 0220 	mvn.w	r2, #32
 8002d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f8cd 	bl	8002f30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d96:	bf00      	nop
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
	...

08002df0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a40      	ldr	r2, [pc, #256]	; (8002f04 <TIM_Base_SetConfig+0x114>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d013      	beq.n	8002e30 <TIM_Base_SetConfig+0x40>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e0e:	d00f      	beq.n	8002e30 <TIM_Base_SetConfig+0x40>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a3d      	ldr	r2, [pc, #244]	; (8002f08 <TIM_Base_SetConfig+0x118>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00b      	beq.n	8002e30 <TIM_Base_SetConfig+0x40>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a3c      	ldr	r2, [pc, #240]	; (8002f0c <TIM_Base_SetConfig+0x11c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d007      	beq.n	8002e30 <TIM_Base_SetConfig+0x40>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a3b      	ldr	r2, [pc, #236]	; (8002f10 <TIM_Base_SetConfig+0x120>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d003      	beq.n	8002e30 <TIM_Base_SetConfig+0x40>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a3a      	ldr	r2, [pc, #232]	; (8002f14 <TIM_Base_SetConfig+0x124>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d108      	bne.n	8002e42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a2f      	ldr	r2, [pc, #188]	; (8002f04 <TIM_Base_SetConfig+0x114>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d02b      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e50:	d027      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a2c      	ldr	r2, [pc, #176]	; (8002f08 <TIM_Base_SetConfig+0x118>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d023      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a2b      	ldr	r2, [pc, #172]	; (8002f0c <TIM_Base_SetConfig+0x11c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d01f      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a2a      	ldr	r2, [pc, #168]	; (8002f10 <TIM_Base_SetConfig+0x120>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d01b      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a29      	ldr	r2, [pc, #164]	; (8002f14 <TIM_Base_SetConfig+0x124>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d017      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a28      	ldr	r2, [pc, #160]	; (8002f18 <TIM_Base_SetConfig+0x128>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d013      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a27      	ldr	r2, [pc, #156]	; (8002f1c <TIM_Base_SetConfig+0x12c>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d00f      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a26      	ldr	r2, [pc, #152]	; (8002f20 <TIM_Base_SetConfig+0x130>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d00b      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a25      	ldr	r2, [pc, #148]	; (8002f24 <TIM_Base_SetConfig+0x134>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d007      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a24      	ldr	r2, [pc, #144]	; (8002f28 <TIM_Base_SetConfig+0x138>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d003      	beq.n	8002ea2 <TIM_Base_SetConfig+0xb2>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a23      	ldr	r2, [pc, #140]	; (8002f2c <TIM_Base_SetConfig+0x13c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d108      	bne.n	8002eb4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ea8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a0a      	ldr	r2, [pc, #40]	; (8002f04 <TIM_Base_SetConfig+0x114>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d003      	beq.n	8002ee8 <TIM_Base_SetConfig+0xf8>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a0c      	ldr	r2, [pc, #48]	; (8002f14 <TIM_Base_SetConfig+0x124>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d103      	bne.n	8002ef0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	691a      	ldr	r2, [r3, #16]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	615a      	str	r2, [r3, #20]
}
 8002ef6:	bf00      	nop
 8002ef8:	3714      	adds	r7, #20
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	40010000 	.word	0x40010000
 8002f08:	40000400 	.word	0x40000400
 8002f0c:	40000800 	.word	0x40000800
 8002f10:	40000c00 	.word	0x40000c00
 8002f14:	40010400 	.word	0x40010400
 8002f18:	40014000 	.word	0x40014000
 8002f1c:	40014400 	.word	0x40014400
 8002f20:	40014800 	.word	0x40014800
 8002f24:	40001800 	.word	0x40001800
 8002f28:	40001c00 	.word	0x40001c00
 8002f2c:	40002000 	.word	0x40002000

08002f30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e03f      	b.n	8002fea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d106      	bne.n	8002f84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f005 fa3c 	bl	80083fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2224      	movs	r2, #36	; 0x24
 8002f88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	68d2      	ldr	r2, [r2, #12]
 8002f96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f000 fbd5 	bl	800374c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6812      	ldr	r2, [r2, #0]
 8002faa:	6912      	ldr	r2, [r2, #16]
 8002fac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6812      	ldr	r2, [r2, #0]
 8002fba:	6952      	ldr	r2, [r2, #20]
 8002fbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	68d2      	ldr	r2, [r2, #12]
 8002fcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2220      	movs	r2, #32
 8002fdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b088      	sub	sp, #32
 8002ff6:	af02      	add	r7, sp, #8
 8002ff8:	60f8      	str	r0, [r7, #12]
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	603b      	str	r3, [r7, #0]
 8002ffe:	4613      	mov	r3, r2
 8003000:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003002:	2300      	movs	r3, #0
 8003004:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b20      	cmp	r3, #32
 8003010:	f040 8082 	bne.w	8003118 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <HAL_UART_Transmit+0x2e>
 800301a:	88fb      	ldrh	r3, [r7, #6]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e07a      	b.n	800311a <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800302a:	2b01      	cmp	r3, #1
 800302c:	d101      	bne.n	8003032 <HAL_UART_Transmit+0x40>
 800302e:	2302      	movs	r3, #2
 8003030:	e073      	b.n	800311a <HAL_UART_Transmit+0x128>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2221      	movs	r2, #33	; 0x21
 8003044:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003048:	f7fe f808 	bl	800105c <HAL_GetTick>
 800304c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	88fa      	ldrh	r2, [r7, #6]
 8003052:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	88fa      	ldrh	r2, [r7, #6]
 8003058:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800305a:	e041      	b.n	80030e0 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003060:	b29b      	uxth	r3, r3
 8003062:	3b01      	subs	r3, #1
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003072:	d121      	bne.n	80030b8 <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2200      	movs	r2, #0
 800307c:	2180      	movs	r1, #128	; 0x80
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f9fa 	bl	8003478 <UART_WaitOnFlagUntilTimeout>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e045      	b.n	800311a <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	8812      	ldrh	r2, [r2, #0]
 800309a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800309e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d103      	bne.n	80030b0 <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	3302      	adds	r3, #2
 80030ac:	60bb      	str	r3, [r7, #8]
 80030ae:	e017      	b.n	80030e0 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	3301      	adds	r3, #1
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	e013      	b.n	80030e0 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	2200      	movs	r2, #0
 80030c0:	2180      	movs	r1, #128	; 0x80
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 f9d8 	bl	8003478 <UART_WaitOnFlagUntilTimeout>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e023      	b.n	800311a <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	1c59      	adds	r1, r3, #1
 80030da:	60b9      	str	r1, [r7, #8]
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1b8      	bne.n	800305c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2200      	movs	r2, #0
 80030f2:	2140      	movs	r1, #64	; 0x40
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 f9bf 	bl	8003478 <UART_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e00a      	b.n	800311a <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003114:	2300      	movs	r3, #0
 8003116:	e000      	b.n	800311a <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8003118:	2302      	movs	r3, #2
  }
}
 800311a:	4618      	mov	r0, r3
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003122:	b480      	push	{r7}
 8003124:	b085      	sub	sp, #20
 8003126:	af00      	add	r7, sp, #0
 8003128:	60f8      	str	r0, [r7, #12]
 800312a:	60b9      	str	r1, [r7, #8]
 800312c:	4613      	mov	r3, r2
 800312e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b20      	cmp	r3, #32
 800313a:	d130      	bne.n	800319e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d002      	beq.n	8003148 <HAL_UART_Transmit_IT+0x26>
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e029      	b.n	80031a0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003152:	2b01      	cmp	r3, #1
 8003154:	d101      	bne.n	800315a <HAL_UART_Transmit_IT+0x38>
 8003156:	2302      	movs	r3, #2
 8003158:	e022      	b.n	80031a0 <HAL_UART_Transmit_IT+0x7e>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2201      	movs	r2, #1
 800315e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	88fa      	ldrh	r2, [r7, #6]
 800316c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	88fa      	ldrh	r2, [r7, #6]
 8003172:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2221      	movs	r2, #33	; 0x21
 800317e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	6812      	ldr	r2, [r2, #0]
 8003192:	68d2      	ldr	r2, [r2, #12]
 8003194:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003198:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800319a:	2300      	movs	r3, #0
 800319c:	e000      	b.n	80031a0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800319e:	2302      	movs	r3, #2
  }
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3714      	adds	r7, #20
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	4613      	mov	r3, r2
 80031b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b20      	cmp	r3, #32
 80031c4:	d140      	bne.n	8003248 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <HAL_UART_Receive_IT+0x26>
 80031cc:	88fb      	ldrh	r3, [r7, #6]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e039      	b.n	800324a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_UART_Receive_IT+0x38>
 80031e0:	2302      	movs	r3, #2
 80031e2:	e032      	b.n	800324a <HAL_UART_Receive_IT+0x9e>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	68ba      	ldr	r2, [r7, #8]
 80031f0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	88fa      	ldrh	r2, [r7, #6]
 80031f6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	88fa      	ldrh	r2, [r7, #6]
 80031fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2222      	movs	r2, #34	; 0x22
 8003208:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	6812      	ldr	r2, [r2, #0]
 800321c:	68d2      	ldr	r2, [r2, #12]
 800321e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003222:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	6952      	ldr	r2, [r2, #20]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	68d2      	ldr	r2, [r2, #12]
 800323e:	f042 0220 	orr.w	r2, r2, #32
 8003242:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003244:	2300      	movs	r3, #0
 8003246:	e000      	b.n	800324a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003248:	2302      	movs	r3, #2
  }
}
 800324a:	4618      	mov	r0, r3
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
	...

08003258 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003278:	2300      	movs	r3, #0
 800327a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10d      	bne.n	80032aa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	f003 0320 	and.w	r3, r3, #32
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_UART_IRQHandler+0x52>
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	f003 0320 	and.w	r3, r3, #32
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f9d1 	bl	800364a <UART_Receive_IT>
      return;
 80032a8:	e0cc      	b.n	8003444 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 80ab 	beq.w	8003408 <HAL_UART_IRQHandler+0x1b0>
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d105      	bne.n	80032c8 <HAL_UART_IRQHandler+0x70>
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 80a0 	beq.w	8003408 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <HAL_UART_IRQHandler+0x90>
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	f043 0201 	orr.w	r2, r3, #1
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HAL_UART_IRQHandler+0xb0>
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d005      	beq.n	8003308 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003300:	f043 0202 	orr.w	r2, r3, #2
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00a      	beq.n	8003328 <HAL_UART_IRQHandler+0xd0>
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	d005      	beq.n	8003328 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003320:	f043 0204 	orr.w	r2, r3, #4
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	f003 0308 	and.w	r3, r3, #8
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00a      	beq.n	8003348 <HAL_UART_IRQHandler+0xf0>
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	d005      	beq.n	8003348 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003340:	f043 0208 	orr.w	r2, r3, #8
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800334c:	2b00      	cmp	r3, #0
 800334e:	d078      	beq.n	8003442 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0320 	and.w	r3, r3, #32
 8003356:	2b00      	cmp	r3, #0
 8003358:	d007      	beq.n	800336a <HAL_UART_IRQHandler+0x112>
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	f003 0320 	and.w	r3, r3, #32
 8003360:	2b00      	cmp	r3, #0
 8003362:	d002      	beq.n	800336a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 f970 	bl	800364a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003374:	2b40      	cmp	r3, #64	; 0x40
 8003376:	bf0c      	ite	eq
 8003378:	2301      	moveq	r3, #1
 800337a:	2300      	movne	r3, #0
 800337c:	b2db      	uxtb	r3, r3
 800337e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003384:	f003 0308 	and.w	r3, r3, #8
 8003388:	2b00      	cmp	r3, #0
 800338a:	d102      	bne.n	8003392 <HAL_UART_IRQHandler+0x13a>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d031      	beq.n	80033f6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f8ba 	bl	800350c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a2:	2b40      	cmp	r3, #64	; 0x40
 80033a4:	d123      	bne.n	80033ee <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	6952      	ldr	r2, [r2, #20]
 80033b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033b4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d013      	beq.n	80033e6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c2:	4a22      	ldr	r2, [pc, #136]	; (800344c <HAL_UART_IRQHandler+0x1f4>)
 80033c4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fd ff70 	bl	80012b0 <HAL_DMA_Abort_IT>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d016      	beq.n	8003404 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80033e0:	4610      	mov	r0, r2
 80033e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033e4:	e00e      	b.n	8003404 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f83c 	bl	8003464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033ec:	e00a      	b.n	8003404 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 f838 	bl	8003464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033f4:	e006      	b.n	8003404 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f834 	bl	8003464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003402:	e01e      	b.n	8003442 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003404:	bf00      	nop
    return;
 8003406:	e01c      	b.n	8003442 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <HAL_UART_IRQHandler+0x1cc>
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f8a7 	bl	8003570 <UART_Transmit_IT>
    return;
 8003422:	e00f      	b.n	8003444 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_UART_IRQHandler+0x1ec>
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 f8ee 	bl	800361a <UART_EndTransmit_IT>
    return;
 800343e:	bf00      	nop
 8003440:	e000      	b.n	8003444 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003442:	bf00      	nop
  }
}
 8003444:	3720      	adds	r7, #32
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	08003549 	.word	0x08003549

08003450 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	603b      	str	r3, [r7, #0]
 8003484:	4613      	mov	r3, r2
 8003486:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003488:	e02c      	b.n	80034e4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003490:	d028      	beq.n	80034e4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d007      	beq.n	80034a8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003498:	f7fd fde0 	bl	800105c <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	1ad2      	subs	r2, r2, r3
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d91d      	bls.n	80034e4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	68d2      	ldr	r2, [r2, #12]
 80034b2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80034b6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	6812      	ldr	r2, [r2, #0]
 80034c0:	6952      	ldr	r2, [r2, #20]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e00f      	b.n	8003504 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	401a      	ands	r2, r3
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	bf0c      	ite	eq
 80034f4:	2301      	moveq	r3, #1
 80034f6:	2300      	movne	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	461a      	mov	r2, r3
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d0c3      	beq.n	800348a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	68d2      	ldr	r2, [r2, #12]
 800351e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003522:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6812      	ldr	r2, [r2, #0]
 800352c:	6952      	ldr	r2, [r2, #20]
 800352e:	f022 0201 	bic.w	r2, r2, #1
 8003532:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2220      	movs	r2, #32
 8003538:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003554:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f7ff ff7e 	bl	8003464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003568:	bf00      	nop
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b21      	cmp	r3, #33	; 0x21
 8003582:	d143      	bne.n	800360c <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800358c:	d119      	bne.n	80035c2 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	8812      	ldrh	r2, [r2, #0]
 800359c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035a0:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d105      	bne.n	80035b6 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	1c9a      	adds	r2, r3, #2
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	621a      	str	r2, [r3, #32]
 80035b4:	e00e      	b.n	80035d4 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	621a      	str	r2, [r3, #32]
 80035c0:	e008      	b.n	80035d4 <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	1c58      	adds	r0, r3, #1
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	6208      	str	r0, [r1, #32]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29b      	uxth	r3, r3
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	4619      	mov	r1, r3
 80035e2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10f      	bne.n	8003608 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6812      	ldr	r2, [r2, #0]
 80035f0:	68d2      	ldr	r2, [r2, #12]
 80035f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6812      	ldr	r2, [r2, #0]
 8003600:	68d2      	ldr	r2, [r2, #12]
 8003602:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003606:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003608:	2300      	movs	r3, #0
 800360a:	e000      	b.n	800360e <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800360c:	2302      	movs	r3, #2
  }
}
 800360e:	4618      	mov	r0, r3
 8003610:	3714      	adds	r7, #20
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6812      	ldr	r2, [r2, #0]
 800362a:	68d2      	ldr	r2, [r2, #12]
 800362c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003630:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2220      	movs	r2, #32
 8003636:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff ff08 	bl	8003450 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b084      	sub	sp, #16
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b22      	cmp	r3, #34	; 0x22
 800365c:	d171      	bne.n	8003742 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003666:	d123      	bne.n	80036b0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10e      	bne.n	8003694 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	b29b      	uxth	r3, r3
 800367e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368c:	1c9a      	adds	r2, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	629a      	str	r2, [r3, #40]	; 0x28
 8003692:	e029      	b.n	80036e8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	b29b      	uxth	r3, r3
 800369c:	b2db      	uxtb	r3, r3
 800369e:	b29a      	uxth	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a8:	1c5a      	adds	r2, r3, #1
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	629a      	str	r2, [r3, #40]	; 0x28
 80036ae:	e01b      	b.n	80036e8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10a      	bne.n	80036ce <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036bc:	1c59      	adds	r1, r3, #1
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6291      	str	r1, [r2, #40]	; 0x28
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6812      	ldr	r2, [r2, #0]
 80036c6:	6852      	ldr	r2, [r2, #4]
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	701a      	strb	r2, [r3, #0]
 80036cc:	e00c      	b.n	80036e8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d2:	1c59      	adds	r1, r3, #1
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6291      	str	r1, [r2, #40]	; 0x28
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	6852      	ldr	r2, [r2, #4]
 80036de:	b2d2      	uxtb	r2, r2
 80036e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036e4:	b2d2      	uxtb	r2, r2
 80036e6:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	4619      	mov	r1, r3
 80036f6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d120      	bne.n	800373e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6812      	ldr	r2, [r2, #0]
 8003704:	68d2      	ldr	r2, [r2, #12]
 8003706:	f022 0220 	bic.w	r2, r2, #32
 800370a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	68d2      	ldr	r2, [r2, #12]
 8003716:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800371a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6812      	ldr	r2, [r2, #0]
 8003724:	6952      	ldr	r2, [r2, #20]
 8003726:	f022 0201 	bic.w	r2, r2, #1
 800372a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2220      	movs	r2, #32
 8003730:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f004 feb1 	bl	800849c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800373a:	2300      	movs	r3, #0
 800373c:	e002      	b.n	8003744 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800373e:	2300      	movs	r3, #0
 8003740:	e000      	b.n	8003744 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003742:	2302      	movs	r3, #2
  }
}
 8003744:	4618      	mov	r0, r3
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800374c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	6912      	ldr	r2, [r2, #16]
 800375e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68d2      	ldr	r2, [r2, #12]
 8003766:	430a      	orrs	r2, r1
 8003768:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	431a      	orrs	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	4313      	orrs	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003790:	f023 030c 	bic.w	r3, r3, #12
 8003794:	68f9      	ldr	r1, [r7, #12]
 8003796:	430b      	orrs	r3, r1
 8003798:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6812      	ldr	r2, [r2, #0]
 80037a2:	6952      	ldr	r2, [r2, #20]
 80037a4:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	6992      	ldr	r2, [r2, #24]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037b8:	f040 80e4 	bne.w	8003984 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4aab      	ldr	r2, [pc, #684]	; (8003a70 <UART_SetConfig+0x324>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d004      	beq.n	80037d0 <UART_SetConfig+0x84>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4aaa      	ldr	r2, [pc, #680]	; (8003a74 <UART_SetConfig+0x328>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d16c      	bne.n	80038aa <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681c      	ldr	r4, [r3, #0]
 80037d4:	f7fe fbf8 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80037d8:	4602      	mov	r2, r0
 80037da:	4613      	mov	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	4413      	add	r3, r2
 80037e0:	009a      	lsls	r2, r3, #2
 80037e2:	441a      	add	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ee:	4aa2      	ldr	r2, [pc, #648]	; (8003a78 <UART_SetConfig+0x32c>)
 80037f0:	fba2 2303 	umull	r2, r3, r2, r3
 80037f4:	095b      	lsrs	r3, r3, #5
 80037f6:	011d      	lsls	r5, r3, #4
 80037f8:	f7fe fbe6 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80037fc:	4602      	mov	r2, r0
 80037fe:	4613      	mov	r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4413      	add	r3, r2
 8003804:	009a      	lsls	r2, r3, #2
 8003806:	441a      	add	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003812:	f7fe fbd9 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8003816:	4602      	mov	r2, r0
 8003818:	4613      	mov	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4413      	add	r3, r2
 800381e:	009a      	lsls	r2, r3, #2
 8003820:	441a      	add	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	fbb2 f3f3 	udiv	r3, r2, r3
 800382c:	4a92      	ldr	r2, [pc, #584]	; (8003a78 <UART_SetConfig+0x32c>)
 800382e:	fba2 2303 	umull	r2, r3, r2, r3
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	2264      	movs	r2, #100	; 0x64
 8003836:	fb02 f303 	mul.w	r3, r2, r3
 800383a:	1af3      	subs	r3, r6, r3
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	3332      	adds	r3, #50	; 0x32
 8003840:	4a8d      	ldr	r2, [pc, #564]	; (8003a78 <UART_SetConfig+0x32c>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800384e:	441d      	add	r5, r3
 8003850:	f7fe fbba 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8003854:	4602      	mov	r2, r0
 8003856:	4613      	mov	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4413      	add	r3, r2
 800385c:	009a      	lsls	r2, r3, #2
 800385e:	441a      	add	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	fbb2 f6f3 	udiv	r6, r2, r3
 800386a:	f7fe fbad 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 800386e:	4602      	mov	r2, r0
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	009a      	lsls	r2, r3, #2
 8003878:	441a      	add	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	fbb2 f3f3 	udiv	r3, r2, r3
 8003884:	4a7c      	ldr	r2, [pc, #496]	; (8003a78 <UART_SetConfig+0x32c>)
 8003886:	fba2 2303 	umull	r2, r3, r2, r3
 800388a:	095b      	lsrs	r3, r3, #5
 800388c:	2264      	movs	r2, #100	; 0x64
 800388e:	fb02 f303 	mul.w	r3, r2, r3
 8003892:	1af3      	subs	r3, r6, r3
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	3332      	adds	r3, #50	; 0x32
 8003898:	4a77      	ldr	r2, [pc, #476]	; (8003a78 <UART_SetConfig+0x32c>)
 800389a:	fba2 2303 	umull	r2, r3, r2, r3
 800389e:	095b      	lsrs	r3, r3, #5
 80038a0:	f003 0307 	and.w	r3, r3, #7
 80038a4:	442b      	add	r3, r5
 80038a6:	60a3      	str	r3, [r4, #8]
 80038a8:	e154      	b.n	8003b54 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681c      	ldr	r4, [r3, #0]
 80038ae:	f7fe fb77 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 80038b2:	4602      	mov	r2, r0
 80038b4:	4613      	mov	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	009a      	lsls	r2, r3, #2
 80038bc:	441a      	add	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c8:	4a6b      	ldr	r2, [pc, #428]	; (8003a78 <UART_SetConfig+0x32c>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	095b      	lsrs	r3, r3, #5
 80038d0:	011d      	lsls	r5, r3, #4
 80038d2:	f7fe fb65 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 80038d6:	4602      	mov	r2, r0
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	009a      	lsls	r2, r3, #2
 80038e0:	441a      	add	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80038ec:	f7fe fb58 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 80038f0:	4602      	mov	r2, r0
 80038f2:	4613      	mov	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4413      	add	r3, r2
 80038f8:	009a      	lsls	r2, r3, #2
 80038fa:	441a      	add	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	fbb2 f3f3 	udiv	r3, r2, r3
 8003906:	4a5c      	ldr	r2, [pc, #368]	; (8003a78 <UART_SetConfig+0x32c>)
 8003908:	fba2 2303 	umull	r2, r3, r2, r3
 800390c:	095b      	lsrs	r3, r3, #5
 800390e:	2264      	movs	r2, #100	; 0x64
 8003910:	fb02 f303 	mul.w	r3, r2, r3
 8003914:	1af3      	subs	r3, r6, r3
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	3332      	adds	r3, #50	; 0x32
 800391a:	4a57      	ldr	r2, [pc, #348]	; (8003a78 <UART_SetConfig+0x32c>)
 800391c:	fba2 2303 	umull	r2, r3, r2, r3
 8003920:	095b      	lsrs	r3, r3, #5
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003928:	441d      	add	r5, r3
 800392a:	f7fe fb39 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 800392e:	4602      	mov	r2, r0
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009a      	lsls	r2, r3, #2
 8003938:	441a      	add	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	fbb2 f6f3 	udiv	r6, r2, r3
 8003944:	f7fe fb2c 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 8003948:	4602      	mov	r2, r0
 800394a:	4613      	mov	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	009a      	lsls	r2, r3, #2
 8003952:	441a      	add	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	fbb2 f3f3 	udiv	r3, r2, r3
 800395e:	4a46      	ldr	r2, [pc, #280]	; (8003a78 <UART_SetConfig+0x32c>)
 8003960:	fba2 2303 	umull	r2, r3, r2, r3
 8003964:	095b      	lsrs	r3, r3, #5
 8003966:	2264      	movs	r2, #100	; 0x64
 8003968:	fb02 f303 	mul.w	r3, r2, r3
 800396c:	1af3      	subs	r3, r6, r3
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	3332      	adds	r3, #50	; 0x32
 8003972:	4a41      	ldr	r2, [pc, #260]	; (8003a78 <UART_SetConfig+0x32c>)
 8003974:	fba2 2303 	umull	r2, r3, r2, r3
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	442b      	add	r3, r5
 8003980:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003982:	e0e7      	b.n	8003b54 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a39      	ldr	r2, [pc, #228]	; (8003a70 <UART_SetConfig+0x324>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d004      	beq.n	8003998 <UART_SetConfig+0x24c>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a38      	ldr	r2, [pc, #224]	; (8003a74 <UART_SetConfig+0x328>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d171      	bne.n	8003a7c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681c      	ldr	r4, [r3, #0]
 800399c:	f7fe fb14 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	009a      	lsls	r2, r3, #2
 80039aa:	441a      	add	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b6:	4a30      	ldr	r2, [pc, #192]	; (8003a78 <UART_SetConfig+0x32c>)
 80039b8:	fba2 2303 	umull	r2, r3, r2, r3
 80039bc:	095b      	lsrs	r3, r3, #5
 80039be:	011d      	lsls	r5, r3, #4
 80039c0:	f7fe fb02 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4613      	mov	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4413      	add	r3, r2
 80039cc:	009a      	lsls	r2, r3, #2
 80039ce:	441a      	add	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80039da:	f7fe faf5 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 80039de:	4602      	mov	r2, r0
 80039e0:	4613      	mov	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4413      	add	r3, r2
 80039e6:	009a      	lsls	r2, r3, #2
 80039e8:	441a      	add	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f4:	4a20      	ldr	r2, [pc, #128]	; (8003a78 <UART_SetConfig+0x32c>)
 80039f6:	fba2 2303 	umull	r2, r3, r2, r3
 80039fa:	095b      	lsrs	r3, r3, #5
 80039fc:	2264      	movs	r2, #100	; 0x64
 80039fe:	fb02 f303 	mul.w	r3, r2, r3
 8003a02:	1af3      	subs	r3, r6, r3
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	3332      	adds	r3, #50	; 0x32
 8003a08:	4a1b      	ldr	r2, [pc, #108]	; (8003a78 <UART_SetConfig+0x32c>)
 8003a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0e:	095b      	lsrs	r3, r3, #5
 8003a10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a14:	441d      	add	r5, r3
 8003a16:	f7fe fad7 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	009a      	lsls	r2, r3, #2
 8003a24:	441a      	add	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003a30:	f7fe faca 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8003a34:	4602      	mov	r2, r0
 8003a36:	4613      	mov	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	009a      	lsls	r2, r3, #2
 8003a3e:	441a      	add	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4a:	4a0b      	ldr	r2, [pc, #44]	; (8003a78 <UART_SetConfig+0x32c>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	095b      	lsrs	r3, r3, #5
 8003a52:	2264      	movs	r2, #100	; 0x64
 8003a54:	fb02 f303 	mul.w	r3, r2, r3
 8003a58:	1af3      	subs	r3, r6, r3
 8003a5a:	011b      	lsls	r3, r3, #4
 8003a5c:	3332      	adds	r3, #50	; 0x32
 8003a5e:	4a06      	ldr	r2, [pc, #24]	; (8003a78 <UART_SetConfig+0x32c>)
 8003a60:	fba2 2303 	umull	r2, r3, r2, r3
 8003a64:	095b      	lsrs	r3, r3, #5
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	442b      	add	r3, r5
 8003a6c:	60a3      	str	r3, [r4, #8]
 8003a6e:	e071      	b.n	8003b54 <UART_SetConfig+0x408>
 8003a70:	40011000 	.word	0x40011000
 8003a74:	40011400 	.word	0x40011400
 8003a78:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681c      	ldr	r4, [r3, #0]
 8003a80:	f7fe fa8e 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 8003a84:	4602      	mov	r2, r0
 8003a86:	4613      	mov	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	009a      	lsls	r2, r3, #2
 8003a8e:	441a      	add	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a9a:	4a30      	ldr	r2, [pc, #192]	; (8003b5c <UART_SetConfig+0x410>)
 8003a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa0:	095b      	lsrs	r3, r3, #5
 8003aa2:	011d      	lsls	r5, r3, #4
 8003aa4:	f7fe fa7c 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	4613      	mov	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4413      	add	r3, r2
 8003ab0:	009a      	lsls	r2, r3, #2
 8003ab2:	441a      	add	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	fbb2 f6f3 	udiv	r6, r2, r3
 8003abe:	f7fe fa6f 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	009a      	lsls	r2, r3, #2
 8003acc:	441a      	add	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad8:	4a20      	ldr	r2, [pc, #128]	; (8003b5c <UART_SetConfig+0x410>)
 8003ada:	fba2 2303 	umull	r2, r3, r2, r3
 8003ade:	095b      	lsrs	r3, r3, #5
 8003ae0:	2264      	movs	r2, #100	; 0x64
 8003ae2:	fb02 f303 	mul.w	r3, r2, r3
 8003ae6:	1af3      	subs	r3, r6, r3
 8003ae8:	011b      	lsls	r3, r3, #4
 8003aea:	3332      	adds	r3, #50	; 0x32
 8003aec:	4a1b      	ldr	r2, [pc, #108]	; (8003b5c <UART_SetConfig+0x410>)
 8003aee:	fba2 2303 	umull	r2, r3, r2, r3
 8003af2:	095b      	lsrs	r3, r3, #5
 8003af4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003af8:	441d      	add	r5, r3
 8003afa:	f7fe fa51 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 8003afe:	4602      	mov	r2, r0
 8003b00:	4613      	mov	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	009a      	lsls	r2, r3, #2
 8003b08:	441a      	add	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	fbb2 f6f3 	udiv	r6, r2, r3
 8003b14:	f7fe fa44 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	009a      	lsls	r2, r3, #2
 8003b22:	441a      	add	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2e:	4a0b      	ldr	r2, [pc, #44]	; (8003b5c <UART_SetConfig+0x410>)
 8003b30:	fba2 2303 	umull	r2, r3, r2, r3
 8003b34:	095b      	lsrs	r3, r3, #5
 8003b36:	2264      	movs	r2, #100	; 0x64
 8003b38:	fb02 f303 	mul.w	r3, r2, r3
 8003b3c:	1af3      	subs	r3, r6, r3
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	3332      	adds	r3, #50	; 0x32
 8003b42:	4a06      	ldr	r2, [pc, #24]	; (8003b5c <UART_SetConfig+0x410>)
 8003b44:	fba2 2303 	umull	r2, r3, r2, r3
 8003b48:	095b      	lsrs	r3, r3, #5
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	442b      	add	r3, r5
 8003b50:	60a3      	str	r3, [r4, #8]
}
 8003b52:	e7ff      	b.n	8003b54 <UART_SetConfig+0x408>
 8003b54:	bf00      	nop
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b5c:	51eb851f 	.word	0x51eb851f

08003b60 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b78:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	4b20      	ldr	r3, [pc, #128]	; (8003c00 <FSMC_NORSRAM_Init+0xa0>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8003b8a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8003b90:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8003b96:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8003b9c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8003ba2:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8003ba8:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8003bae:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8003bb4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8003bba:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8003bc0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8003bc6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8003bcc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d103      	bne.n	8003be4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003be2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68f9      	ldr	r1, [r7, #12]
 8003bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3714      	adds	r7, #20
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	fff00080 	.word	0xfff00080

08003c04 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8003c10:	2300      	movs	r3, #0
 8003c12:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c1e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8003c26:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8003c32:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8003c3a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8003c42:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8003c4c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	3b02      	subs	r3, #2
 8003c54:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8003c56:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6979      	ldr	r1, [r7, #20]
 8003c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	371c      	adds	r7, #28
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
	...

08003c80 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b087      	sub	sp, #28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
 8003c8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c98:	d122      	bne.n	8003ce0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ca2:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	4b15      	ldr	r3, [pc, #84]	; (8003cfc <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8003cb6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8003cbe:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8003cc6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8003ccc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6979      	ldr	r1, [r7, #20]
 8003cda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003cde:	e005      	b.n	8003cec <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003ce8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	371c      	adds	r7, #28
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	cff00000 	.word	0xcff00000

08003d00 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d06:	f3ef 8305 	mrs	r3, IPSR
 8003d0a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d0c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10f      	bne.n	8003d32 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d12:	f3ef 8310 	mrs	r3, PRIMASK
 8003d16:	607b      	str	r3, [r7, #4]
  return(result);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d109      	bne.n	8003d32 <osKernelInitialize+0x32>
 8003d1e:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <osKernelInitialize+0x64>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d109      	bne.n	8003d3a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003d26:	f3ef 8311 	mrs	r3, BASEPRI
 8003d2a:	603b      	str	r3, [r7, #0]
  return(result);
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003d32:	f06f 0305 	mvn.w	r3, #5
 8003d36:	60fb      	str	r3, [r7, #12]
 8003d38:	e00c      	b.n	8003d54 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003d3a:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <osKernelInitialize+0x64>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d105      	bne.n	8003d4e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003d42:	4b08      	ldr	r3, [pc, #32]	; (8003d64 <osKernelInitialize+0x64>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	e002      	b.n	8003d54 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8003d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d52:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003d54:	68fb      	ldr	r3, [r7, #12]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	20000714 	.word	0x20000714

08003d68 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d6e:	f3ef 8305 	mrs	r3, IPSR
 8003d72:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d74:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10f      	bne.n	8003d9a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d7a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d7e:	607b      	str	r3, [r7, #4]
  return(result);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d109      	bne.n	8003d9a <osKernelStart+0x32>
 8003d86:	4b11      	ldr	r3, [pc, #68]	; (8003dcc <osKernelStart+0x64>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d109      	bne.n	8003da2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003d8e:	f3ef 8311 	mrs	r3, BASEPRI
 8003d92:	603b      	str	r3, [r7, #0]
  return(result);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <osKernelStart+0x3a>
    stat = osErrorISR;
 8003d9a:	f06f 0305 	mvn.w	r3, #5
 8003d9e:	60fb      	str	r3, [r7, #12]
 8003da0:	e00e      	b.n	8003dc0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8003da2:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <osKernelStart+0x64>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d107      	bne.n	8003dba <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8003daa:	4b08      	ldr	r3, [pc, #32]	; (8003dcc <osKernelStart+0x64>)
 8003dac:	2202      	movs	r2, #2
 8003dae:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003db0:	f001 ff54 	bl	8005c5c <vTaskStartScheduler>
      stat = osOK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	e002      	b.n	8003dc0 <osKernelStart+0x58>
    } else {
      stat = osError;
 8003dba:	f04f 33ff 	mov.w	r3, #4294967295
 8003dbe:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	20000714 	.word	0x20000714

08003dd0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b092      	sub	sp, #72	; 0x48
 8003dd4:	af04      	add	r7, sp, #16
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003de0:	f3ef 8305 	mrs	r3, IPSR
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f040 8094 	bne.w	8003f16 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dee:	f3ef 8310 	mrs	r3, PRIMASK
 8003df2:	623b      	str	r3, [r7, #32]
  return(result);
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f040 808d 	bne.w	8003f16 <osThreadNew+0x146>
 8003dfc:	4b48      	ldr	r3, [pc, #288]	; (8003f20 <osThreadNew+0x150>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d106      	bne.n	8003e12 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003e04:	f3ef 8311 	mrs	r3, BASEPRI
 8003e08:	61fb      	str	r3, [r7, #28]
  return(result);
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f040 8082 	bne.w	8003f16 <osThreadNew+0x146>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d07e      	beq.n	8003f16 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003e18:	2380      	movs	r3, #128	; 0x80
 8003e1a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003e1c:	2318      	movs	r3, #24
 8003e1e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003e20:	2300      	movs	r3, #0
 8003e22:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003e24:	f107 031b 	add.w	r3, r7, #27
 8003e28:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8003e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d045      	beq.n	8003ec2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <osThreadNew+0x74>
        name = attr->name;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d002      	beq.n	8003e52 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <osThreadNew+0x9a>
 8003e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5a:	2b38      	cmp	r3, #56	; 0x38
 8003e5c:	d805      	bhi.n	8003e6a <osThreadNew+0x9a>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <osThreadNew+0x9e>
        return (NULL);
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e054      	b.n	8003f18 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	089b      	lsrs	r3, r3, #2
 8003e7c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00e      	beq.n	8003ea4 <osThreadNew+0xd4>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	2b5b      	cmp	r3, #91	; 0x5b
 8003e8c:	d90a      	bls.n	8003ea4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d006      	beq.n	8003ea4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d002      	beq.n	8003ea4 <osThreadNew+0xd4>
        mem = 1;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ea2:	e010      	b.n	8003ec6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10c      	bne.n	8003ec6 <osThreadNew+0xf6>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d108      	bne.n	8003ec6 <osThreadNew+0xf6>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d104      	bne.n	8003ec6 <osThreadNew+0xf6>
          mem = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ec0:	e001      	b.n	8003ec6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8003ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d110      	bne.n	8003eee <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ed4:	9202      	str	r2, [sp, #8]
 8003ed6:	9301      	str	r3, [sp, #4]
 8003ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ee0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f001 fd26 	bl	8005934 <xTaskCreateStatic>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	617b      	str	r3, [r7, #20]
 8003eec:	e013      	b.n	8003f16 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d110      	bne.n	8003f16 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	f107 0314 	add.w	r3, r7, #20
 8003efc:	9301      	str	r3, [sp, #4]
 8003efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f001 fd6d 	bl	80059e6 <xTaskCreate>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d001      	beq.n	8003f16 <osThreadNew+0x146>
          hTask = NULL;
 8003f12:	2300      	movs	r3, #0
 8003f14:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003f16:	697b      	ldr	r3, [r7, #20]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3738      	adds	r7, #56	; 0x38
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	20000714 	.word	0x20000714

08003f24 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b08c      	sub	sp, #48	; 0x30
 8003f28:	af02      	add	r7, sp, #8
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8003f30:	2300      	movs	r3, #0
 8003f32:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f34:	f3ef 8305 	mrs	r3, IPSR
 8003f38:	61bb      	str	r3, [r7, #24]
  return(result);
 8003f3a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f040 8088 	bne.w	8004052 <osSemaphoreNew+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f42:	f3ef 8310 	mrs	r3, PRIMASK
 8003f46:	617b      	str	r3, [r7, #20]
  return(result);
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f040 8081 	bne.w	8004052 <osSemaphoreNew+0x12e>
 8003f50:	4b42      	ldr	r3, [pc, #264]	; (800405c <osSemaphoreNew+0x138>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d105      	bne.n	8003f64 <osSemaphoreNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003f58:	f3ef 8311 	mrs	r3, BASEPRI
 8003f5c:	613b      	str	r3, [r7, #16]
  return(result);
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d176      	bne.n	8004052 <osSemaphoreNew+0x12e>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d073      	beq.n	8004052 <osSemaphoreNew+0x12e>
 8003f6a:	68ba      	ldr	r2, [r7, #8]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d86f      	bhi.n	8004052 <osSemaphoreNew+0x12e>
    mem = -1;
 8003f72:	f04f 33ff 	mov.w	r3, #4294967295
 8003f76:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d015      	beq.n	8003faa <osSemaphoreNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d006      	beq.n	8003f94 <osSemaphoreNew+0x70>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	2b4f      	cmp	r3, #79	; 0x4f
 8003f8c:	d902      	bls.n	8003f94 <osSemaphoreNew+0x70>
        mem = 1;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	623b      	str	r3, [r7, #32]
 8003f92:	e00c      	b.n	8003fae <osSemaphoreNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d108      	bne.n	8003fae <osSemaphoreNew+0x8a>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d104      	bne.n	8003fae <osSemaphoreNew+0x8a>
          mem = 0;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	623b      	str	r3, [r7, #32]
 8003fa8:	e001      	b.n	8003fae <osSemaphoreNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 8003faa:	2300      	movs	r3, #0
 8003fac:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8003fae:	6a3b      	ldr	r3, [r7, #32]
 8003fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb4:	d04d      	beq.n	8004052 <osSemaphoreNew+0x12e>
      if (max_count == 1U) {
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d129      	bne.n	8004010 <osSemaphoreNew+0xec>
        if (mem == 1) {
 8003fbc:	6a3b      	ldr	r3, [r7, #32]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d10b      	bne.n	8003fda <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2100      	movs	r1, #0
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	f000 fdab 	bl	8004b2c <xQueueGenericCreateStatic>
 8003fd6:	6278      	str	r0, [r7, #36]	; 0x24
 8003fd8:	e005      	b.n	8003fe6 <osSemaphoreNew+0xc2>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8003fda:	2203      	movs	r2, #3
 8003fdc:	2100      	movs	r1, #0
 8003fde:	2001      	movs	r0, #1
 8003fe0:	f000 fe16 	bl	8004c10 <xQueueGenericCreate>
 8003fe4:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d022      	beq.n	8004032 <osSemaphoreNew+0x10e>
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d01f      	beq.n	8004032 <osSemaphoreNew+0x10e>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ffa:	f000 fecf 	bl	8004d9c <xQueueGenericSend>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b01      	cmp	r3, #1
 8004002:	d016      	beq.n	8004032 <osSemaphoreNew+0x10e>
            vSemaphoreDelete (hSemaphore);
 8004004:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004006:	f001 fac5 	bl	8005594 <vQueueDelete>
            hSemaphore = NULL;
 800400a:	2300      	movs	r3, #0
 800400c:	627b      	str	r3, [r7, #36]	; 0x24
 800400e:	e010      	b.n	8004032 <osSemaphoreNew+0x10e>
          }
        }
      }
      else {
        if (mem == 1) {
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d108      	bne.n	8004028 <osSemaphoreNew+0x104>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	461a      	mov	r2, r3
 800401c:	68b9      	ldr	r1, [r7, #8]
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 fe56 	bl	8004cd0 <xQueueCreateCountingSemaphoreStatic>
 8004024:	6278      	str	r0, [r7, #36]	; 0x24
 8004026:	e004      	b.n	8004032 <osSemaphoreNew+0x10e>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004028:	68b9      	ldr	r1, [r7, #8]
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f000 fe85 	bl	8004d3a <xQueueCreateCountingSemaphore>
 8004030:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00c      	beq.n	8004052 <osSemaphoreNew+0x12e>
        if (attr != NULL) {
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d003      	beq.n	8004046 <osSemaphoreNew+0x122>
          name = attr->name;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	61fb      	str	r3, [r7, #28]
 8004044:	e001      	b.n	800404a <osSemaphoreNew+0x126>
        } else {
          name = NULL;
 8004046:	2300      	movs	r3, #0
 8004048:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800404a:	69f9      	ldr	r1, [r7, #28]
 800404c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800404e:	f001 fbeb 	bl	8005828 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004054:	4618      	mov	r0, r3
 8004056:	3728      	adds	r7, #40	; 0x28
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	20000714 	.word	0x20000714

08004060 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4a07      	ldr	r2, [pc, #28]	; (800408c <vApplicationGetIdleTaskMemory+0x2c>)
 8004070:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	4a06      	ldr	r2, [pc, #24]	; (8004090 <vApplicationGetIdleTaskMemory+0x30>)
 8004076:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2280      	movs	r2, #128	; 0x80
 800407c:	601a      	str	r2, [r3, #0]
}
 800407e:	bf00      	nop
 8004080:	3714      	adds	r7, #20
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	20000718 	.word	0x20000718
 8004090:	20000774 	.word	0x20000774

08004094 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4a07      	ldr	r2, [pc, #28]	; (80040c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80040a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	4a06      	ldr	r2, [pc, #24]	; (80040c4 <vApplicationGetTimerTaskMemory+0x30>)
 80040aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040b2:	601a      	str	r2, [r3, #0]
}
 80040b4:	bf00      	nop
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	20000974 	.word	0x20000974
 80040c4:	200009d0 	.word	0x200009d0

080040c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f103 0208 	add.w	r2, r3, #8
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f04f 32ff 	mov.w	r2, #4294967295
 80040e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f103 0208 	add.w	r2, r3, #8
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f103 0208 	add.w	r2, r3, #8
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004122:	b480      	push	{r7}
 8004124:	b085      	sub	sp, #20
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
 800412a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	683a      	ldr	r2, [r7, #0]
 8004146:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	1c5a      	adds	r2, r3, #1
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	601a      	str	r2, [r3, #0]
}
 800415e:	bf00      	nop
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr

0800416a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800416a:	b480      	push	{r7}
 800416c:	b085      	sub	sp, #20
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
 8004172:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d103      	bne.n	800418a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	e00c      	b.n	80041a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	3308      	adds	r3, #8
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	e002      	b.n	8004198 <vListInsert+0x2e>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d9f6      	bls.n	8004192 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	685a      	ldr	r2, [r3, #4]
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	601a      	str	r2, [r3, #0]
}
 80041d0:	bf00      	nop
 80041d2:	3714      	adds	r7, #20
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6892      	ldr	r2, [r2, #8]
 80041f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6852      	ldr	r2, [r2, #4]
 80041fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	429a      	cmp	r2, r3
 8004206:	d103      	bne.n	8004210 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689a      	ldr	r2, [r3, #8]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	1e5a      	subs	r2, r3, #1
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3714      	adds	r7, #20
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	3b04      	subs	r3, #4
 8004240:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004248:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	3b04      	subs	r3, #4
 800424e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f023 0201 	bic.w	r2, r3, #1
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	3b04      	subs	r3, #4
 800425e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004260:	4a0c      	ldr	r2, [pc, #48]	; (8004294 <pxPortInitialiseStack+0x64>)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	3b14      	subs	r3, #20
 800426a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	3b04      	subs	r3, #4
 8004276:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f06f 0202 	mvn.w	r2, #2
 800427e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	3b20      	subs	r3, #32
 8004284:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004286:	68fb      	ldr	r3, [r7, #12]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	08004299 	.word	0x08004299

08004298 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800429e:	2300      	movs	r3, #0
 80042a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80042a2:	4b11      	ldr	r3, [pc, #68]	; (80042e8 <prvTaskExitError+0x50>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042aa:	d009      	beq.n	80042c0 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80042ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b0:	f383 8811 	msr	BASEPRI, r3
 80042b4:	f3bf 8f6f 	isb	sy
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	e7fe      	b.n	80042be <prvTaskExitError+0x26>
 80042c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c4:	f383 8811 	msr	BASEPRI, r3
 80042c8:	f3bf 8f6f 	isb	sy
 80042cc:	f3bf 8f4f 	dsb	sy
 80042d0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80042d2:	bf00      	nop
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0fc      	beq.n	80042d4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80042da:	bf00      	nop
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	20000004 	.word	0x20000004
 80042ec:	00000000 	.word	0x00000000

080042f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80042f0:	4b07      	ldr	r3, [pc, #28]	; (8004310 <pxCurrentTCBConst2>)
 80042f2:	6819      	ldr	r1, [r3, #0]
 80042f4:	6808      	ldr	r0, [r1, #0]
 80042f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042fa:	f380 8809 	msr	PSP, r0
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f04f 0000 	mov.w	r0, #0
 8004306:	f380 8811 	msr	BASEPRI, r0
 800430a:	4770      	bx	lr
 800430c:	f3af 8000 	nop.w

08004310 <pxCurrentTCBConst2>:
 8004310:	200049f0 	.word	0x200049f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004314:	bf00      	nop
 8004316:	bf00      	nop

08004318 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004318:	4808      	ldr	r0, [pc, #32]	; (800433c <prvPortStartFirstTask+0x24>)
 800431a:	6800      	ldr	r0, [r0, #0]
 800431c:	6800      	ldr	r0, [r0, #0]
 800431e:	f380 8808 	msr	MSP, r0
 8004322:	f04f 0000 	mov.w	r0, #0
 8004326:	f380 8814 	msr	CONTROL, r0
 800432a:	b662      	cpsie	i
 800432c:	b661      	cpsie	f
 800432e:	f3bf 8f4f 	dsb	sy
 8004332:	f3bf 8f6f 	isb	sy
 8004336:	df00      	svc	0
 8004338:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800433a:	bf00      	nop
 800433c:	e000ed08 	.word	0xe000ed08

08004340 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004346:	4b44      	ldr	r3, [pc, #272]	; (8004458 <xPortStartScheduler+0x118>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a44      	ldr	r2, [pc, #272]	; (800445c <xPortStartScheduler+0x11c>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d109      	bne.n	8004364 <xPortStartScheduler+0x24>
 8004350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004354:	f383 8811 	msr	BASEPRI, r3
 8004358:	f3bf 8f6f 	isb	sy
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	613b      	str	r3, [r7, #16]
 8004362:	e7fe      	b.n	8004362 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004364:	4b3c      	ldr	r3, [pc, #240]	; (8004458 <xPortStartScheduler+0x118>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a3d      	ldr	r2, [pc, #244]	; (8004460 <xPortStartScheduler+0x120>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d109      	bne.n	8004382 <xPortStartScheduler+0x42>
 800436e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004372:	f383 8811 	msr	BASEPRI, r3
 8004376:	f3bf 8f6f 	isb	sy
 800437a:	f3bf 8f4f 	dsb	sy
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	e7fe      	b.n	8004380 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004382:	4b38      	ldr	r3, [pc, #224]	; (8004464 <xPortStartScheduler+0x124>)
 8004384:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	22ff      	movs	r2, #255	; 0xff
 8004392:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	b2db      	uxtb	r3, r3
 800439a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800439c:	78fb      	ldrb	r3, [r7, #3]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	4b30      	ldr	r3, [pc, #192]	; (8004468 <xPortStartScheduler+0x128>)
 80043a8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80043aa:	4b30      	ldr	r3, [pc, #192]	; (800446c <xPortStartScheduler+0x12c>)
 80043ac:	2207      	movs	r2, #7
 80043ae:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043b0:	e009      	b.n	80043c6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80043b2:	4b2e      	ldr	r3, [pc, #184]	; (800446c <xPortStartScheduler+0x12c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	4a2c      	ldr	r2, [pc, #176]	; (800446c <xPortStartScheduler+0x12c>)
 80043ba:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80043bc:	78fb      	ldrb	r3, [r7, #3]
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ce:	2b80      	cmp	r3, #128	; 0x80
 80043d0:	d0ef      	beq.n	80043b2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80043d2:	4b26      	ldr	r3, [pc, #152]	; (800446c <xPortStartScheduler+0x12c>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f1c3 0307 	rsb	r3, r3, #7
 80043da:	2b04      	cmp	r3, #4
 80043dc:	d009      	beq.n	80043f2 <xPortStartScheduler+0xb2>
 80043de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e2:	f383 8811 	msr	BASEPRI, r3
 80043e6:	f3bf 8f6f 	isb	sy
 80043ea:	f3bf 8f4f 	dsb	sy
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	e7fe      	b.n	80043f0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80043f2:	4b1e      	ldr	r3, [pc, #120]	; (800446c <xPortStartScheduler+0x12c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	021b      	lsls	r3, r3, #8
 80043f8:	4a1c      	ldr	r2, [pc, #112]	; (800446c <xPortStartScheduler+0x12c>)
 80043fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80043fc:	4b1b      	ldr	r3, [pc, #108]	; (800446c <xPortStartScheduler+0x12c>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004404:	4a19      	ldr	r2, [pc, #100]	; (800446c <xPortStartScheduler+0x12c>)
 8004406:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	b2da      	uxtb	r2, r3
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004410:	4a17      	ldr	r2, [pc, #92]	; (8004470 <xPortStartScheduler+0x130>)
 8004412:	4b17      	ldr	r3, [pc, #92]	; (8004470 <xPortStartScheduler+0x130>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800441a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800441c:	4a14      	ldr	r2, [pc, #80]	; (8004470 <xPortStartScheduler+0x130>)
 800441e:	4b14      	ldr	r3, [pc, #80]	; (8004470 <xPortStartScheduler+0x130>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004426:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004428:	f000 f8d6 	bl	80045d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800442c:	4b11      	ldr	r3, [pc, #68]	; (8004474 <xPortStartScheduler+0x134>)
 800442e:	2200      	movs	r2, #0
 8004430:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004432:	f000 f8f5 	bl	8004620 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004436:	4a10      	ldr	r2, [pc, #64]	; (8004478 <xPortStartScheduler+0x138>)
 8004438:	4b0f      	ldr	r3, [pc, #60]	; (8004478 <xPortStartScheduler+0x138>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004440:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004442:	f7ff ff69 	bl	8004318 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004446:	f001 fde5 	bl	8006014 <vTaskSwitchContext>
	prvTaskExitError();
 800444a:	f7ff ff25 	bl	8004298 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	e000ed00 	.word	0xe000ed00
 800445c:	410fc271 	.word	0x410fc271
 8004460:	410fc270 	.word	0x410fc270
 8004464:	e000e400 	.word	0xe000e400
 8004468:	20000dd0 	.word	0x20000dd0
 800446c:	20000dd4 	.word	0x20000dd4
 8004470:	e000ed20 	.word	0xe000ed20
 8004474:	20000004 	.word	0x20000004
 8004478:	e000ef34 	.word	0xe000ef34

0800447c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004486:	f383 8811 	msr	BASEPRI, r3
 800448a:	f3bf 8f6f 	isb	sy
 800448e:	f3bf 8f4f 	dsb	sy
 8004492:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004494:	4b0e      	ldr	r3, [pc, #56]	; (80044d0 <vPortEnterCritical+0x54>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	3301      	adds	r3, #1
 800449a:	4a0d      	ldr	r2, [pc, #52]	; (80044d0 <vPortEnterCritical+0x54>)
 800449c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800449e:	4b0c      	ldr	r3, [pc, #48]	; (80044d0 <vPortEnterCritical+0x54>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d10e      	bne.n	80044c4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80044a6:	4b0b      	ldr	r3, [pc, #44]	; (80044d4 <vPortEnterCritical+0x58>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d009      	beq.n	80044c4 <vPortEnterCritical+0x48>
 80044b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b4:	f383 8811 	msr	BASEPRI, r3
 80044b8:	f3bf 8f6f 	isb	sy
 80044bc:	f3bf 8f4f 	dsb	sy
 80044c0:	603b      	str	r3, [r7, #0]
 80044c2:	e7fe      	b.n	80044c2 <vPortEnterCritical+0x46>
	}
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	20000004 	.word	0x20000004
 80044d4:	e000ed04 	.word	0xe000ed04

080044d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80044de:	4b11      	ldr	r3, [pc, #68]	; (8004524 <vPortExitCritical+0x4c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d109      	bne.n	80044fa <vPortExitCritical+0x22>
 80044e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ea:	f383 8811 	msr	BASEPRI, r3
 80044ee:	f3bf 8f6f 	isb	sy
 80044f2:	f3bf 8f4f 	dsb	sy
 80044f6:	607b      	str	r3, [r7, #4]
 80044f8:	e7fe      	b.n	80044f8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80044fa:	4b0a      	ldr	r3, [pc, #40]	; (8004524 <vPortExitCritical+0x4c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	3b01      	subs	r3, #1
 8004500:	4a08      	ldr	r2, [pc, #32]	; (8004524 <vPortExitCritical+0x4c>)
 8004502:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004504:	4b07      	ldr	r3, [pc, #28]	; (8004524 <vPortExitCritical+0x4c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d104      	bne.n	8004516 <vPortExitCritical+0x3e>
 800450c:	2300      	movs	r3, #0
 800450e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004516:	bf00      	nop
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000004 	.word	0x20000004
	...

08004530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004530:	f3ef 8009 	mrs	r0, PSP
 8004534:	f3bf 8f6f 	isb	sy
 8004538:	4b15      	ldr	r3, [pc, #84]	; (8004590 <pxCurrentTCBConst>)
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	f01e 0f10 	tst.w	lr, #16
 8004540:	bf08      	it	eq
 8004542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800454a:	6010      	str	r0, [r2, #0]
 800454c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004550:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004554:	f380 8811 	msr	BASEPRI, r0
 8004558:	f3bf 8f4f 	dsb	sy
 800455c:	f3bf 8f6f 	isb	sy
 8004560:	f001 fd58 	bl	8006014 <vTaskSwitchContext>
 8004564:	f04f 0000 	mov.w	r0, #0
 8004568:	f380 8811 	msr	BASEPRI, r0
 800456c:	bc09      	pop	{r0, r3}
 800456e:	6819      	ldr	r1, [r3, #0]
 8004570:	6808      	ldr	r0, [r1, #0]
 8004572:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004576:	f01e 0f10 	tst.w	lr, #16
 800457a:	bf08      	it	eq
 800457c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004580:	f380 8809 	msr	PSP, r0
 8004584:	f3bf 8f6f 	isb	sy
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	f3af 8000 	nop.w

08004590 <pxCurrentTCBConst>:
 8004590:	200049f0 	.word	0x200049f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004594:	bf00      	nop
 8004596:	bf00      	nop

08004598 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
	__asm volatile
 800459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80045b0:	f001 fc72 	bl	8005e98 <xTaskIncrementTick>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80045ba:	4b06      	ldr	r3, [pc, #24]	; (80045d4 <SysTick_Handler+0x3c>)
 80045bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	2300      	movs	r3, #0
 80045c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80045cc:	bf00      	nop
 80045ce:	3708      	adds	r7, #8
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	e000ed04 	.word	0xe000ed04

080045d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80045dc:	4b0b      	ldr	r3, [pc, #44]	; (800460c <vPortSetupTimerInterrupt+0x34>)
 80045de:	2200      	movs	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80045e2:	4b0b      	ldr	r3, [pc, #44]	; (8004610 <vPortSetupTimerInterrupt+0x38>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80045e8:	4a0a      	ldr	r2, [pc, #40]	; (8004614 <vPortSetupTimerInterrupt+0x3c>)
 80045ea:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <vPortSetupTimerInterrupt+0x40>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	490b      	ldr	r1, [pc, #44]	; (800461c <vPortSetupTimerInterrupt+0x44>)
 80045f0:	fba1 1303 	umull	r1, r3, r1, r3
 80045f4:	099b      	lsrs	r3, r3, #6
 80045f6:	3b01      	subs	r3, #1
 80045f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80045fa:	4b04      	ldr	r3, [pc, #16]	; (800460c <vPortSetupTimerInterrupt+0x34>)
 80045fc:	2207      	movs	r2, #7
 80045fe:	601a      	str	r2, [r3, #0]
}
 8004600:	bf00      	nop
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	e000e010 	.word	0xe000e010
 8004610:	e000e018 	.word	0xe000e018
 8004614:	e000e014 	.word	0xe000e014
 8004618:	20000020 	.word	0x20000020
 800461c:	10624dd3 	.word	0x10624dd3

08004620 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004620:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004630 <vPortEnableVFP+0x10>
 8004624:	6801      	ldr	r1, [r0, #0]
 8004626:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800462a:	6001      	str	r1, [r0, #0]
 800462c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800462e:	bf00      	nop
 8004630:	e000ed88 	.word	0xe000ed88

08004634 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800463a:	f3ef 8305 	mrs	r3, IPSR
 800463e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b0f      	cmp	r3, #15
 8004644:	d913      	bls.n	800466e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004646:	4a16      	ldr	r2, [pc, #88]	; (80046a0 <vPortValidateInterruptPriority+0x6c>)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4413      	add	r3, r2
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004650:	4b14      	ldr	r3, [pc, #80]	; (80046a4 <vPortValidateInterruptPriority+0x70>)
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	7afa      	ldrb	r2, [r7, #11]
 8004656:	429a      	cmp	r2, r3
 8004658:	d209      	bcs.n	800466e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800465a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800465e:	f383 8811 	msr	BASEPRI, r3
 8004662:	f3bf 8f6f 	isb	sy
 8004666:	f3bf 8f4f 	dsb	sy
 800466a:	607b      	str	r3, [r7, #4]
 800466c:	e7fe      	b.n	800466c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800466e:	4b0e      	ldr	r3, [pc, #56]	; (80046a8 <vPortValidateInterruptPriority+0x74>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004676:	4b0d      	ldr	r3, [pc, #52]	; (80046ac <vPortValidateInterruptPriority+0x78>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d909      	bls.n	8004692 <vPortValidateInterruptPriority+0x5e>
 800467e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004682:	f383 8811 	msr	BASEPRI, r3
 8004686:	f3bf 8f6f 	isb	sy
 800468a:	f3bf 8f4f 	dsb	sy
 800468e:	603b      	str	r3, [r7, #0]
 8004690:	e7fe      	b.n	8004690 <vPortValidateInterruptPriority+0x5c>
	}
 8004692:	bf00      	nop
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	e000e3f0 	.word	0xe000e3f0
 80046a4:	20000dd0 	.word	0x20000dd0
 80046a8:	e000ed0c 	.word	0xe000ed0c
 80046ac:	20000dd4 	.word	0x20000dd4

080046b0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b08a      	sub	sp, #40	; 0x28
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80046b8:	2300      	movs	r3, #0
 80046ba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80046bc:	f001 fb32 	bl	8005d24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80046c0:	4b57      	ldr	r3, [pc, #348]	; (8004820 <pvPortMalloc+0x170>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80046c8:	f000 f90c 	bl	80048e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80046cc:	4b55      	ldr	r3, [pc, #340]	; (8004824 <pvPortMalloc+0x174>)
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4013      	ands	r3, r2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f040 808c 	bne.w	80047f2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d01c      	beq.n	800471a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80046e0:	2208      	movs	r2, #8
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4413      	add	r3, r2
 80046e6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d013      	beq.n	800471a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f023 0307 	bic.w	r3, r3, #7
 80046f8:	3308      	adds	r3, #8
 80046fa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f003 0307 	and.w	r3, r3, #7
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <pvPortMalloc+0x6a>
 8004706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800470a:	f383 8811 	msr	BASEPRI, r3
 800470e:	f3bf 8f6f 	isb	sy
 8004712:	f3bf 8f4f 	dsb	sy
 8004716:	617b      	str	r3, [r7, #20]
 8004718:	e7fe      	b.n	8004718 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d068      	beq.n	80047f2 <pvPortMalloc+0x142>
 8004720:	4b41      	ldr	r3, [pc, #260]	; (8004828 <pvPortMalloc+0x178>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	429a      	cmp	r2, r3
 8004728:	d863      	bhi.n	80047f2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800472a:	4b40      	ldr	r3, [pc, #256]	; (800482c <pvPortMalloc+0x17c>)
 800472c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800472e:	4b3f      	ldr	r3, [pc, #252]	; (800482c <pvPortMalloc+0x17c>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004734:	e004      	b.n	8004740 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004738:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800473a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	d203      	bcs.n	8004752 <pvPortMalloc+0xa2>
 800474a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1f1      	bne.n	8004736 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004752:	4b33      	ldr	r3, [pc, #204]	; (8004820 <pvPortMalloc+0x170>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004758:	429a      	cmp	r2, r3
 800475a:	d04a      	beq.n	80047f2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2208      	movs	r2, #8
 8004762:	4413      	add	r3, r2
 8004764:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	6a3b      	ldr	r3, [r7, #32]
 800476c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	685a      	ldr	r2, [r3, #4]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	1ad2      	subs	r2, r2, r3
 8004776:	2308      	movs	r3, #8
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	429a      	cmp	r2, r3
 800477c:	d91e      	bls.n	80047bc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800477e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4413      	add	r3, r2
 8004784:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	2b00      	cmp	r3, #0
 800478e:	d009      	beq.n	80047a4 <pvPortMalloc+0xf4>
 8004790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	613b      	str	r3, [r7, #16]
 80047a2:	e7fe      	b.n	80047a2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	1ad2      	subs	r2, r2, r3
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80047b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80047b6:	69b8      	ldr	r0, [r7, #24]
 80047b8:	f000 f8f6 	bl	80049a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80047bc:	4b1a      	ldr	r3, [pc, #104]	; (8004828 <pvPortMalloc+0x178>)
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	4a18      	ldr	r2, [pc, #96]	; (8004828 <pvPortMalloc+0x178>)
 80047c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80047ca:	4b17      	ldr	r3, [pc, #92]	; (8004828 <pvPortMalloc+0x178>)
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	4b18      	ldr	r3, [pc, #96]	; (8004830 <pvPortMalloc+0x180>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d203      	bcs.n	80047de <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80047d6:	4b14      	ldr	r3, [pc, #80]	; (8004828 <pvPortMalloc+0x178>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a15      	ldr	r2, [pc, #84]	; (8004830 <pvPortMalloc+0x180>)
 80047dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	685a      	ldr	r2, [r3, #4]
 80047e2:	4b10      	ldr	r3, [pc, #64]	; (8004824 <pvPortMalloc+0x174>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	431a      	orrs	r2, r3
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80047ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ee:	2200      	movs	r2, #0
 80047f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80047f2:	f001 faa5 	bl	8005d40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d009      	beq.n	8004814 <pvPortMalloc+0x164>
 8004800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004804:	f383 8811 	msr	BASEPRI, r3
 8004808:	f3bf 8f6f 	isb	sy
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	60fb      	str	r3, [r7, #12]
 8004812:	e7fe      	b.n	8004812 <pvPortMalloc+0x162>
	return pvReturn;
 8004814:	69fb      	ldr	r3, [r7, #28]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3728      	adds	r7, #40	; 0x28
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	200049e0 	.word	0x200049e0
 8004824:	200049ec 	.word	0x200049ec
 8004828:	200049e4 	.word	0x200049e4
 800482c:	200049d8 	.word	0x200049d8
 8004830:	200049e8 	.word	0x200049e8

08004834 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d046      	beq.n	80048d4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004846:	2308      	movs	r3, #8
 8004848:	425b      	negs	r3, r3
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	4413      	add	r3, r2
 800484e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	4b20      	ldr	r3, [pc, #128]	; (80048dc <vPortFree+0xa8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4013      	ands	r3, r2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d109      	bne.n	8004876 <vPortFree+0x42>
 8004862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004866:	f383 8811 	msr	BASEPRI, r3
 800486a:	f3bf 8f6f 	isb	sy
 800486e:	f3bf 8f4f 	dsb	sy
 8004872:	60fb      	str	r3, [r7, #12]
 8004874:	e7fe      	b.n	8004874 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d009      	beq.n	8004892 <vPortFree+0x5e>
 800487e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004882:	f383 8811 	msr	BASEPRI, r3
 8004886:	f3bf 8f6f 	isb	sy
 800488a:	f3bf 8f4f 	dsb	sy
 800488e:	60bb      	str	r3, [r7, #8]
 8004890:	e7fe      	b.n	8004890 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	4b11      	ldr	r3, [pc, #68]	; (80048dc <vPortFree+0xa8>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4013      	ands	r3, r2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d019      	beq.n	80048d4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d115      	bne.n	80048d4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	4b0b      	ldr	r3, [pc, #44]	; (80048dc <vPortFree+0xa8>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	401a      	ands	r2, r3
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80048b8:	f001 fa34 	bl	8005d24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <vPortFree+0xac>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4413      	add	r3, r2
 80048c6:	4a06      	ldr	r2, [pc, #24]	; (80048e0 <vPortFree+0xac>)
 80048c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80048ca:	6938      	ldr	r0, [r7, #16]
 80048cc:	f000 f86c 	bl	80049a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80048d0:	f001 fa36 	bl	8005d40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80048d4:	bf00      	nop
 80048d6:	3718      	adds	r7, #24
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	200049ec 	.word	0x200049ec
 80048e0:	200049e4 	.word	0x200049e4

080048e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80048ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80048ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80048f0:	4b27      	ldr	r3, [pc, #156]	; (8004990 <prvHeapInit+0xac>)
 80048f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f003 0307 	and.w	r3, r3, #7
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00c      	beq.n	8004918 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	3307      	adds	r3, #7
 8004902:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0307 	bic.w	r3, r3, #7
 800490a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	4a1f      	ldr	r2, [pc, #124]	; (8004990 <prvHeapInit+0xac>)
 8004914:	4413      	add	r3, r2
 8004916:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800491c:	4a1d      	ldr	r2, [pc, #116]	; (8004994 <prvHeapInit+0xb0>)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004922:	4b1c      	ldr	r3, [pc, #112]	; (8004994 <prvHeapInit+0xb0>)
 8004924:	2200      	movs	r2, #0
 8004926:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	4413      	add	r3, r2
 800492e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004930:	2208      	movs	r2, #8
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	1a9b      	subs	r3, r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0307 	bic.w	r3, r3, #7
 800493e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4a15      	ldr	r2, [pc, #84]	; (8004998 <prvHeapInit+0xb4>)
 8004944:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004946:	4b14      	ldr	r3, [pc, #80]	; (8004998 <prvHeapInit+0xb4>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2200      	movs	r2, #0
 800494c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800494e:	4b12      	ldr	r3, [pc, #72]	; (8004998 <prvHeapInit+0xb4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2200      	movs	r2, #0
 8004954:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	1ad2      	subs	r2, r2, r3
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004964:	4b0c      	ldr	r3, [pc, #48]	; (8004998 <prvHeapInit+0xb4>)
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	4a0a      	ldr	r2, [pc, #40]	; (800499c <prvHeapInit+0xb8>)
 8004972:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	4a09      	ldr	r2, [pc, #36]	; (80049a0 <prvHeapInit+0xbc>)
 800497a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800497c:	4b09      	ldr	r3, [pc, #36]	; (80049a4 <prvHeapInit+0xc0>)
 800497e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004982:	601a      	str	r2, [r3, #0]
}
 8004984:	bf00      	nop
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	20000dd8 	.word	0x20000dd8
 8004994:	200049d8 	.word	0x200049d8
 8004998:	200049e0 	.word	0x200049e0
 800499c:	200049e8 	.word	0x200049e8
 80049a0:	200049e4 	.word	0x200049e4
 80049a4:	200049ec 	.word	0x200049ec

080049a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80049b0:	4b28      	ldr	r3, [pc, #160]	; (8004a54 <prvInsertBlockIntoFreeList+0xac>)
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	e002      	b.n	80049bc <prvInsertBlockIntoFreeList+0x14>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d3f7      	bcc.n	80049b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	441a      	add	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d108      	bne.n	80049ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	441a      	add	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	441a      	add	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d118      	bne.n	8004a30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	4b15      	ldr	r3, [pc, #84]	; (8004a58 <prvInsertBlockIntoFreeList+0xb0>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d00d      	beq.n	8004a26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	441a      	add	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	601a      	str	r2, [r3, #0]
 8004a24:	e008      	b.n	8004a38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004a26:	4b0c      	ldr	r3, [pc, #48]	; (8004a58 <prvInsertBlockIntoFreeList+0xb0>)
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	e003      	b.n	8004a38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d002      	beq.n	8004a46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a46:	bf00      	nop
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	200049d8 	.word	0x200049d8
 8004a58:	200049e0 	.word	0x200049e0

08004a5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d109      	bne.n	8004a84 <xQueueGenericReset+0x28>
 8004a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a74:	f383 8811 	msr	BASEPRI, r3
 8004a78:	f3bf 8f6f 	isb	sy
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	60bb      	str	r3, [r7, #8]
 8004a82:	e7fe      	b.n	8004a82 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004a84:	f7ff fcfa 	bl	800447c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a90:	68f9      	ldr	r1, [r7, #12]
 8004a92:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004a94:	fb01 f303 	mul.w	r3, r1, r3
 8004a98:	441a      	add	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	68f9      	ldr	r1, [r7, #12]
 8004ab8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004aba:	fb01 f303 	mul.w	r3, r1, r3
 8004abe:	441a      	add	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	22ff      	movs	r2, #255	; 0xff
 8004ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	22ff      	movs	r2, #255	; 0xff
 8004ad0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d114      	bne.n	8004b04 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d01a      	beq.n	8004b18 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	3310      	adds	r3, #16
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f001 fb3e 	bl	8006168 <xTaskRemoveFromEventList>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d012      	beq.n	8004b18 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004af2:	4b0d      	ldr	r3, [pc, #52]	; (8004b28 <xQueueGenericReset+0xcc>)
 8004af4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	f3bf 8f6f 	isb	sy
 8004b02:	e009      	b.n	8004b18 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	3310      	adds	r3, #16
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7ff fadd 	bl	80040c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	3324      	adds	r3, #36	; 0x24
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7ff fad8 	bl	80040c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004b18:	f7ff fcde 	bl	80044d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004b1c:	2301      	movs	r3, #1
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	e000ed04 	.word	0xe000ed04

08004b2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b08e      	sub	sp, #56	; 0x38
 8004b30:	af02      	add	r7, sp, #8
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
 8004b38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d109      	bne.n	8004b54 <xQueueGenericCreateStatic+0x28>
 8004b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b52:	e7fe      	b.n	8004b52 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d109      	bne.n	8004b6e <xQueueGenericCreateStatic+0x42>
 8004b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b6c:	e7fe      	b.n	8004b6c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <xQueueGenericCreateStatic+0x4e>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <xQueueGenericCreateStatic+0x52>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e000      	b.n	8004b80 <xQueueGenericCreateStatic+0x54>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d109      	bne.n	8004b98 <xQueueGenericCreateStatic+0x6c>
 8004b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b88:	f383 8811 	msr	BASEPRI, r3
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	f3bf 8f4f 	dsb	sy
 8004b94:	623b      	str	r3, [r7, #32]
 8004b96:	e7fe      	b.n	8004b96 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d102      	bne.n	8004ba4 <xQueueGenericCreateStatic+0x78>
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d101      	bne.n	8004ba8 <xQueueGenericCreateStatic+0x7c>
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e000      	b.n	8004baa <xQueueGenericCreateStatic+0x7e>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d109      	bne.n	8004bc2 <xQueueGenericCreateStatic+0x96>
 8004bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb2:	f383 8811 	msr	BASEPRI, r3
 8004bb6:	f3bf 8f6f 	isb	sy
 8004bba:	f3bf 8f4f 	dsb	sy
 8004bbe:	61fb      	str	r3, [r7, #28]
 8004bc0:	e7fe      	b.n	8004bc0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004bc2:	2350      	movs	r3, #80	; 0x50
 8004bc4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	2b50      	cmp	r3, #80	; 0x50
 8004bca:	d009      	beq.n	8004be0 <xQueueGenericCreateStatic+0xb4>
 8004bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd0:	f383 8811 	msr	BASEPRI, r3
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	61bb      	str	r3, [r7, #24]
 8004bde:	e7fe      	b.n	8004bde <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00d      	beq.n	8004c06 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004bf2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	68b9      	ldr	r1, [r7, #8]
 8004c00:	68f8      	ldr	r0, [r7, #12]
 8004c02:	f000 f842 	bl	8004c8a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3730      	adds	r7, #48	; 0x30
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b08a      	sub	sp, #40	; 0x28
 8004c14:	af02      	add	r7, sp, #8
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d109      	bne.n	8004c38 <xQueueGenericCreate+0x28>
 8004c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c28:	f383 8811 	msr	BASEPRI, r3
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f3bf 8f4f 	dsb	sy
 8004c34:	613b      	str	r3, [r7, #16]
 8004c36:	e7fe      	b.n	8004c36 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d102      	bne.n	8004c44 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61fb      	str	r3, [r7, #28]
 8004c42:	e004      	b.n	8004c4e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	fb02 f303 	mul.w	r3, r2, r3
 8004c4c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	3350      	adds	r3, #80	; 0x50
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7ff fd2c 	bl	80046b0 <pvPortMalloc>
 8004c58:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00f      	beq.n	8004c80 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	3350      	adds	r3, #80	; 0x50
 8004c64:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c6e:	79fa      	ldrb	r2, [r7, #7]
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	4613      	mov	r3, r2
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	68b9      	ldr	r1, [r7, #8]
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f000 f805 	bl	8004c8a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004c80:	69bb      	ldr	r3, [r7, #24]
	}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3720      	adds	r7, #32
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b084      	sub	sp, #16
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	60f8      	str	r0, [r7, #12]
 8004c92:	60b9      	str	r1, [r7, #8]
 8004c94:	607a      	str	r2, [r7, #4]
 8004c96:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d103      	bne.n	8004ca6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	e002      	b.n	8004cac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	68ba      	ldr	r2, [r7, #8]
 8004cb6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004cb8:	2101      	movs	r1, #1
 8004cba:	69b8      	ldr	r0, [r7, #24]
 8004cbc:	f7ff fece 	bl	8004a5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	78fa      	ldrb	r2, [r7, #3]
 8004cc4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004cc8:	bf00      	nop
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b08a      	sub	sp, #40	; 0x28
 8004cd4:	af02      	add	r7, sp, #8
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d109      	bne.n	8004cf6 <xQueueCreateCountingSemaphoreStatic+0x26>
 8004ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	61bb      	str	r3, [r7, #24]
 8004cf4:	e7fe      	b.n	8004cf4 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d909      	bls.n	8004d12 <xQueueCreateCountingSemaphoreStatic+0x42>
 8004cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d02:	f383 8811 	msr	BASEPRI, r3
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	617b      	str	r3, [r7, #20]
 8004d10:	e7fe      	b.n	8004d10 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004d12:	2302      	movs	r3, #2
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	2100      	movs	r1, #0
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f7ff ff05 	bl	8004b2c <xQueueGenericCreateStatic>
 8004d22:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004d30:	69fb      	ldr	r3, [r7, #28]
	}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3720      	adds	r7, #32
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b086      	sub	sp, #24
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d109      	bne.n	8004d5e <xQueueCreateCountingSemaphore+0x24>
 8004d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	613b      	str	r3, [r7, #16]
 8004d5c:	e7fe      	b.n	8004d5c <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004d5e:	683a      	ldr	r2, [r7, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d909      	bls.n	8004d7a <xQueueCreateCountingSemaphore+0x40>
 8004d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d6a:	f383 8811 	msr	BASEPRI, r3
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f3bf 8f4f 	dsb	sy
 8004d76:	60fb      	str	r3, [r7, #12]
 8004d78:	e7fe      	b.n	8004d78 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f7ff ff46 	bl	8004c10 <xQueueGenericCreate>
 8004d84:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d002      	beq.n	8004d92 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	683a      	ldr	r2, [r7, #0]
 8004d90:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004d92:	697b      	ldr	r3, [r7, #20]
	}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3718      	adds	r7, #24
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08e      	sub	sp, #56	; 0x38
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
 8004da8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004daa:	2300      	movs	r3, #0
 8004dac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d109      	bne.n	8004dcc <xQueueGenericSend+0x30>
 8004db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dbc:	f383 8811 	msr	BASEPRI, r3
 8004dc0:	f3bf 8f6f 	isb	sy
 8004dc4:	f3bf 8f4f 	dsb	sy
 8004dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dca:	e7fe      	b.n	8004dca <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d103      	bne.n	8004dda <xQueueGenericSend+0x3e>
 8004dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <xQueueGenericSend+0x42>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e000      	b.n	8004de0 <xQueueGenericSend+0x44>
 8004dde:	2300      	movs	r3, #0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d109      	bne.n	8004df8 <xQueueGenericSend+0x5c>
 8004de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de8:	f383 8811 	msr	BASEPRI, r3
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	627b      	str	r3, [r7, #36]	; 0x24
 8004df6:	e7fe      	b.n	8004df6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d103      	bne.n	8004e06 <xQueueGenericSend+0x6a>
 8004dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d101      	bne.n	8004e0a <xQueueGenericSend+0x6e>
 8004e06:	2301      	movs	r3, #1
 8004e08:	e000      	b.n	8004e0c <xQueueGenericSend+0x70>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d109      	bne.n	8004e24 <xQueueGenericSend+0x88>
 8004e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	623b      	str	r3, [r7, #32]
 8004e22:	e7fe      	b.n	8004e22 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e24:	f001 fb5c 	bl	80064e0 <xTaskGetSchedulerState>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d102      	bne.n	8004e34 <xQueueGenericSend+0x98>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d101      	bne.n	8004e38 <xQueueGenericSend+0x9c>
 8004e34:	2301      	movs	r3, #1
 8004e36:	e000      	b.n	8004e3a <xQueueGenericSend+0x9e>
 8004e38:	2300      	movs	r3, #0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d109      	bne.n	8004e52 <xQueueGenericSend+0xb6>
 8004e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	61fb      	str	r3, [r7, #28]
 8004e50:	e7fe      	b.n	8004e50 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e52:	f7ff fb13 	bl	800447c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d302      	bcc.n	8004e68 <xQueueGenericSend+0xcc>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d129      	bne.n	8004ebc <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	68b9      	ldr	r1, [r7, #8]
 8004e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e6e:	f000 fbcb 	bl	8005608 <prvCopyDataToQueue>
 8004e72:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d010      	beq.n	8004e9e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e7e:	3324      	adds	r3, #36	; 0x24
 8004e80:	4618      	mov	r0, r3
 8004e82:	f001 f971 	bl	8006168 <xTaskRemoveFromEventList>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d013      	beq.n	8004eb4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004e8c:	4b3f      	ldr	r3, [pc, #252]	; (8004f8c <xQueueGenericSend+0x1f0>)
 8004e8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	f3bf 8f4f 	dsb	sy
 8004e98:	f3bf 8f6f 	isb	sy
 8004e9c:	e00a      	b.n	8004eb4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d007      	beq.n	8004eb4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004ea4:	4b39      	ldr	r3, [pc, #228]	; (8004f8c <xQueueGenericSend+0x1f0>)
 8004ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004eb4:	f7ff fb10 	bl	80044d8 <vPortExitCritical>
				return pdPASS;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e063      	b.n	8004f84 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d103      	bne.n	8004eca <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ec2:	f7ff fb09 	bl	80044d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	e05c      	b.n	8004f84 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004eca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d106      	bne.n	8004ede <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ed0:	f107 0314 	add.w	r3, r7, #20
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f001 f9a9 	bl	800622c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004eda:	2301      	movs	r3, #1
 8004edc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ede:	f7ff fafb 	bl	80044d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ee2:	f000 ff1f 	bl	8005d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ee6:	f7ff fac9 	bl	800447c <vPortEnterCritical>
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ef0:	b25b      	sxtb	r3, r3
 8004ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef6:	d103      	bne.n	8004f00 <xQueueGenericSend+0x164>
 8004ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f06:	b25b      	sxtb	r3, r3
 8004f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0c:	d103      	bne.n	8004f16 <xQueueGenericSend+0x17a>
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f16:	f7ff fadf 	bl	80044d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f1a:	1d3a      	adds	r2, r7, #4
 8004f1c:	f107 0314 	add.w	r3, r7, #20
 8004f20:	4611      	mov	r1, r2
 8004f22:	4618      	mov	r0, r3
 8004f24:	f001 f998 	bl	8006258 <xTaskCheckForTimeOut>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d124      	bne.n	8004f78 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f30:	f000 fc62 	bl	80057f8 <prvIsQueueFull>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d018      	beq.n	8004f6c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f3c:	3310      	adds	r3, #16
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	4611      	mov	r1, r2
 8004f42:	4618      	mov	r0, r3
 8004f44:	f001 f8c2 	bl	80060cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f4a:	f000 fbed 	bl	8005728 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f4e:	f000 fef7 	bl	8005d40 <xTaskResumeAll>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f47f af7c 	bne.w	8004e52 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004f5a:	4b0c      	ldr	r3, [pc, #48]	; (8004f8c <xQueueGenericSend+0x1f0>)
 8004f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	f3bf 8f4f 	dsb	sy
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	e772      	b.n	8004e52 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004f6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f6e:	f000 fbdb 	bl	8005728 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f72:	f000 fee5 	bl	8005d40 <xTaskResumeAll>
 8004f76:	e76c      	b.n	8004e52 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f7a:	f000 fbd5 	bl	8005728 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f7e:	f000 fedf 	bl	8005d40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f82:	2300      	movs	r3, #0
		}
	}
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3738      	adds	r7, #56	; 0x38
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	e000ed04 	.word	0xe000ed04

08004f90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08e      	sub	sp, #56	; 0x38
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d109      	bne.n	8004fbc <xQueueGenericSendFromISR+0x2c>
 8004fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fac:	f383 8811 	msr	BASEPRI, r3
 8004fb0:	f3bf 8f6f 	isb	sy
 8004fb4:	f3bf 8f4f 	dsb	sy
 8004fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8004fba:	e7fe      	b.n	8004fba <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d103      	bne.n	8004fca <xQueueGenericSendFromISR+0x3a>
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <xQueueGenericSendFromISR+0x3e>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e000      	b.n	8004fd0 <xQueueGenericSendFromISR+0x40>
 8004fce:	2300      	movs	r3, #0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d109      	bne.n	8004fe8 <xQueueGenericSendFromISR+0x58>
 8004fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	623b      	str	r3, [r7, #32]
 8004fe6:	e7fe      	b.n	8004fe6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d103      	bne.n	8004ff6 <xQueueGenericSendFromISR+0x66>
 8004fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d101      	bne.n	8004ffa <xQueueGenericSendFromISR+0x6a>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e000      	b.n	8004ffc <xQueueGenericSendFromISR+0x6c>
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d109      	bne.n	8005014 <xQueueGenericSendFromISR+0x84>
 8005000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005004:	f383 8811 	msr	BASEPRI, r3
 8005008:	f3bf 8f6f 	isb	sy
 800500c:	f3bf 8f4f 	dsb	sy
 8005010:	61fb      	str	r3, [r7, #28]
 8005012:	e7fe      	b.n	8005012 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005014:	f7ff fb0e 	bl	8004634 <vPortValidateInterruptPriority>
	__asm volatile
 8005018:	f3ef 8211 	mrs	r2, BASEPRI
 800501c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005020:	f383 8811 	msr	BASEPRI, r3
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	61ba      	str	r2, [r7, #24]
 800502e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005030:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005032:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005036:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800503a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503c:	429a      	cmp	r2, r3
 800503e:	d302      	bcc.n	8005046 <xQueueGenericSendFromISR+0xb6>
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d12c      	bne.n	80050a0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005048:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800504c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	68b9      	ldr	r1, [r7, #8]
 8005054:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005056:	f000 fad7 	bl	8005608 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800505a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800505e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005062:	d112      	bne.n	800508a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	2b00      	cmp	r3, #0
 800506a:	d016      	beq.n	800509a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800506c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800506e:	3324      	adds	r3, #36	; 0x24
 8005070:	4618      	mov	r0, r3
 8005072:	f001 f879 	bl	8006168 <xTaskRemoveFromEventList>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00e      	beq.n	800509a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00b      	beq.n	800509a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	e007      	b.n	800509a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800508a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800508e:	3301      	adds	r3, #1
 8005090:	b2db      	uxtb	r3, r3
 8005092:	b25a      	sxtb	r2, r3
 8005094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005096:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800509a:	2301      	movs	r3, #1
 800509c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800509e:	e001      	b.n	80050a4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80050a0:	2300      	movs	r3, #0
 80050a2:	637b      	str	r3, [r7, #52]	; 0x34
 80050a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a6:	613b      	str	r3, [r7, #16]
	__asm volatile
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80050ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3738      	adds	r7, #56	; 0x38
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08e      	sub	sp, #56	; 0x38
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80050c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d109      	bne.n	80050e0 <xQueueGiveFromISR+0x28>
	__asm volatile
 80050cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d0:	f383 8811 	msr	BASEPRI, r3
 80050d4:	f3bf 8f6f 	isb	sy
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	623b      	str	r3, [r7, #32]
 80050de:	e7fe      	b.n	80050de <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80050e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d009      	beq.n	80050fc <xQueueGiveFromISR+0x44>
 80050e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	61fb      	str	r3, [r7, #28]
 80050fa:	e7fe      	b.n	80050fa <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80050fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d103      	bne.n	800510c <xQueueGiveFromISR+0x54>
 8005104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <xQueueGiveFromISR+0x58>
 800510c:	2301      	movs	r3, #1
 800510e:	e000      	b.n	8005112 <xQueueGiveFromISR+0x5a>
 8005110:	2300      	movs	r3, #0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d109      	bne.n	800512a <xQueueGiveFromISR+0x72>
 8005116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511a:	f383 8811 	msr	BASEPRI, r3
 800511e:	f3bf 8f6f 	isb	sy
 8005122:	f3bf 8f4f 	dsb	sy
 8005126:	61bb      	str	r3, [r7, #24]
 8005128:	e7fe      	b.n	8005128 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800512a:	f7ff fa83 	bl	8004634 <vPortValidateInterruptPriority>
	__asm volatile
 800512e:	f3ef 8211 	mrs	r2, BASEPRI
 8005132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	617a      	str	r2, [r7, #20]
 8005144:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005146:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005148:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800514a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005152:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005156:	429a      	cmp	r2, r3
 8005158:	d92b      	bls.n	80051b2 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800515a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005166:	1c5a      	adds	r2, r3, #1
 8005168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800516a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800516c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005174:	d112      	bne.n	800519c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517a:	2b00      	cmp	r3, #0
 800517c:	d016      	beq.n	80051ac <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800517e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005180:	3324      	adds	r3, #36	; 0x24
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fff0 	bl	8006168 <xTaskRemoveFromEventList>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00e      	beq.n	80051ac <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00b      	beq.n	80051ac <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2201      	movs	r2, #1
 8005198:	601a      	str	r2, [r3, #0]
 800519a:	e007      	b.n	80051ac <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800519c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80051a0:	3301      	adds	r3, #1
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	b25a      	sxtb	r2, r3
 80051a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80051ac:	2301      	movs	r3, #1
 80051ae:	637b      	str	r3, [r7, #52]	; 0x34
 80051b0:	e001      	b.n	80051b6 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80051b2:	2300      	movs	r3, #0
 80051b4:	637b      	str	r3, [r7, #52]	; 0x34
 80051b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80051c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3738      	adds	r7, #56	; 0x38
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
	...

080051cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08c      	sub	sp, #48	; 0x30
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80051d8:	2300      	movs	r3, #0
 80051da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d109      	bne.n	80051fa <xQueueReceive+0x2e>
	__asm volatile
 80051e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ea:	f383 8811 	msr	BASEPRI, r3
 80051ee:	f3bf 8f6f 	isb	sy
 80051f2:	f3bf 8f4f 	dsb	sy
 80051f6:	623b      	str	r3, [r7, #32]
 80051f8:	e7fe      	b.n	80051f8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d103      	bne.n	8005208 <xQueueReceive+0x3c>
 8005200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <xQueueReceive+0x40>
 8005208:	2301      	movs	r3, #1
 800520a:	e000      	b.n	800520e <xQueueReceive+0x42>
 800520c:	2300      	movs	r3, #0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d109      	bne.n	8005226 <xQueueReceive+0x5a>
 8005212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005216:	f383 8811 	msr	BASEPRI, r3
 800521a:	f3bf 8f6f 	isb	sy
 800521e:	f3bf 8f4f 	dsb	sy
 8005222:	61fb      	str	r3, [r7, #28]
 8005224:	e7fe      	b.n	8005224 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005226:	f001 f95b 	bl	80064e0 <xTaskGetSchedulerState>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d102      	bne.n	8005236 <xQueueReceive+0x6a>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <xQueueReceive+0x6e>
 8005236:	2301      	movs	r3, #1
 8005238:	e000      	b.n	800523c <xQueueReceive+0x70>
 800523a:	2300      	movs	r3, #0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d109      	bne.n	8005254 <xQueueReceive+0x88>
 8005240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	61bb      	str	r3, [r7, #24]
 8005252:	e7fe      	b.n	8005252 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005254:	f7ff f912 	bl	800447c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800525e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005260:	2b00      	cmp	r3, #0
 8005262:	d01f      	beq.n	80052a4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005268:	f000 fa38 	bl	80056dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800526c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526e:	1e5a      	subs	r2, r3, #1
 8005270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005272:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00f      	beq.n	800529c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800527c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800527e:	3310      	adds	r3, #16
 8005280:	4618      	mov	r0, r3
 8005282:	f000 ff71 	bl	8006168 <xTaskRemoveFromEventList>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d007      	beq.n	800529c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800528c:	4b3c      	ldr	r3, [pc, #240]	; (8005380 <xQueueReceive+0x1b4>)
 800528e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	f3bf 8f4f 	dsb	sy
 8005298:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800529c:	f7ff f91c 	bl	80044d8 <vPortExitCritical>
				return pdPASS;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e069      	b.n	8005378 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d103      	bne.n	80052b2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052aa:	f7ff f915 	bl	80044d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052ae:	2300      	movs	r3, #0
 80052b0:	e062      	b.n	8005378 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d106      	bne.n	80052c6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052b8:	f107 0310 	add.w	r3, r7, #16
 80052bc:	4618      	mov	r0, r3
 80052be:	f000 ffb5 	bl	800622c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052c2:	2301      	movs	r3, #1
 80052c4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052c6:	f7ff f907 	bl	80044d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052ca:	f000 fd2b 	bl	8005d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052ce:	f7ff f8d5 	bl	800447c <vPortEnterCritical>
 80052d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052d8:	b25b      	sxtb	r3, r3
 80052da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052de:	d103      	bne.n	80052e8 <xQueueReceive+0x11c>
 80052e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052ee:	b25b      	sxtb	r3, r3
 80052f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f4:	d103      	bne.n	80052fe <xQueueReceive+0x132>
 80052f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052fe:	f7ff f8eb 	bl	80044d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005302:	1d3a      	adds	r2, r7, #4
 8005304:	f107 0310 	add.w	r3, r7, #16
 8005308:	4611      	mov	r1, r2
 800530a:	4618      	mov	r0, r3
 800530c:	f000 ffa4 	bl	8006258 <xTaskCheckForTimeOut>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d123      	bne.n	800535e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005316:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005318:	f000 fa58 	bl	80057cc <prvIsQueueEmpty>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d017      	beq.n	8005352 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005324:	3324      	adds	r3, #36	; 0x24
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	4611      	mov	r1, r2
 800532a:	4618      	mov	r0, r3
 800532c:	f000 fece 	bl	80060cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005330:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005332:	f000 f9f9 	bl	8005728 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005336:	f000 fd03 	bl	8005d40 <xTaskResumeAll>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d189      	bne.n	8005254 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8005340:	4b0f      	ldr	r3, [pc, #60]	; (8005380 <xQueueReceive+0x1b4>)
 8005342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005346:	601a      	str	r2, [r3, #0]
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	f3bf 8f6f 	isb	sy
 8005350:	e780      	b.n	8005254 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005352:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005354:	f000 f9e8 	bl	8005728 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005358:	f000 fcf2 	bl	8005d40 <xTaskResumeAll>
 800535c:	e77a      	b.n	8005254 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800535e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005360:	f000 f9e2 	bl	8005728 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005364:	f000 fcec 	bl	8005d40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005368:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800536a:	f000 fa2f 	bl	80057cc <prvIsQueueEmpty>
 800536e:	4603      	mov	r3, r0
 8005370:	2b00      	cmp	r3, #0
 8005372:	f43f af6f 	beq.w	8005254 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005376:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005378:	4618      	mov	r0, r3
 800537a:	3730      	adds	r7, #48	; 0x30
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	e000ed04 	.word	0xe000ed04

08005384 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b08e      	sub	sp, #56	; 0x38
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800538e:	2300      	movs	r3, #0
 8005390:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005396:	2300      	movs	r3, #0
 8005398:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800539a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800539c:	2b00      	cmp	r3, #0
 800539e:	d109      	bne.n	80053b4 <xQueueSemaphoreTake+0x30>
 80053a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	623b      	str	r3, [r7, #32]
 80053b2:	e7fe      	b.n	80053b2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80053b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d009      	beq.n	80053d0 <xQueueSemaphoreTake+0x4c>
 80053bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c0:	f383 8811 	msr	BASEPRI, r3
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	61fb      	str	r3, [r7, #28]
 80053ce:	e7fe      	b.n	80053ce <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053d0:	f001 f886 	bl	80064e0 <xTaskGetSchedulerState>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d102      	bne.n	80053e0 <xQueueSemaphoreTake+0x5c>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <xQueueSemaphoreTake+0x60>
 80053e0:	2301      	movs	r3, #1
 80053e2:	e000      	b.n	80053e6 <xQueueSemaphoreTake+0x62>
 80053e4:	2300      	movs	r3, #0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d109      	bne.n	80053fe <xQueueSemaphoreTake+0x7a>
 80053ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ee:	f383 8811 	msr	BASEPRI, r3
 80053f2:	f3bf 8f6f 	isb	sy
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	61bb      	str	r3, [r7, #24]
 80053fc:	e7fe      	b.n	80053fc <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80053fe:	f7ff f83d 	bl	800447c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005406:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540a:	2b00      	cmp	r3, #0
 800540c:	d024      	beq.n	8005458 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800540e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005410:	1e5a      	subs	r2, r3, #1
 8005412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005414:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d104      	bne.n	8005428 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800541e:	f001 f9db 	bl	80067d8 <pvTaskIncrementMutexHeldCount>
 8005422:	4602      	mov	r2, r0
 8005424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005426:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00f      	beq.n	8005450 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005432:	3310      	adds	r3, #16
 8005434:	4618      	mov	r0, r3
 8005436:	f000 fe97 	bl	8006168 <xTaskRemoveFromEventList>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d007      	beq.n	8005450 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005440:	4b53      	ldr	r3, [pc, #332]	; (8005590 <xQueueSemaphoreTake+0x20c>)
 8005442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	f3bf 8f4f 	dsb	sy
 800544c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005450:	f7ff f842 	bl	80044d8 <vPortExitCritical>
				return pdPASS;
 8005454:	2301      	movs	r3, #1
 8005456:	e096      	b.n	8005586 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d110      	bne.n	8005480 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800545e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005460:	2b00      	cmp	r3, #0
 8005462:	d009      	beq.n	8005478 <xQueueSemaphoreTake+0xf4>
 8005464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	e7fe      	b.n	8005476 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005478:	f7ff f82e 	bl	80044d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800547c:	2300      	movs	r3, #0
 800547e:	e082      	b.n	8005586 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005482:	2b00      	cmp	r3, #0
 8005484:	d106      	bne.n	8005494 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005486:	f107 030c 	add.w	r3, r7, #12
 800548a:	4618      	mov	r0, r3
 800548c:	f000 fece 	bl	800622c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005490:	2301      	movs	r3, #1
 8005492:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005494:	f7ff f820 	bl	80044d8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005498:	f000 fc44 	bl	8005d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800549c:	f7fe ffee 	bl	800447c <vPortEnterCritical>
 80054a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054a6:	b25b      	sxtb	r3, r3
 80054a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ac:	d103      	bne.n	80054b6 <xQueueSemaphoreTake+0x132>
 80054ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054bc:	b25b      	sxtb	r3, r3
 80054be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c2:	d103      	bne.n	80054cc <xQueueSemaphoreTake+0x148>
 80054c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054cc:	f7ff f804 	bl	80044d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054d0:	463a      	mov	r2, r7
 80054d2:	f107 030c 	add.w	r3, r7, #12
 80054d6:	4611      	mov	r1, r2
 80054d8:	4618      	mov	r0, r3
 80054da:	f000 febd 	bl	8006258 <xTaskCheckForTimeOut>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d132      	bne.n	800554a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80054e6:	f000 f971 	bl	80057cc <prvIsQueueEmpty>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d026      	beq.n	800553e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d109      	bne.n	800550c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80054f8:	f7fe ffc0 	bl	800447c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80054fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	4618      	mov	r0, r3
 8005502:	f001 f80b 	bl	800651c <xTaskPriorityInherit>
 8005506:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005508:	f7fe ffe6 	bl	80044d8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800550c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800550e:	3324      	adds	r3, #36	; 0x24
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	4611      	mov	r1, r2
 8005514:	4618      	mov	r0, r3
 8005516:	f000 fdd9 	bl	80060cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800551a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800551c:	f000 f904 	bl	8005728 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005520:	f000 fc0e 	bl	8005d40 <xTaskResumeAll>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	f47f af69 	bne.w	80053fe <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800552c:	4b18      	ldr	r3, [pc, #96]	; (8005590 <xQueueSemaphoreTake+0x20c>)
 800552e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	f3bf 8f6f 	isb	sy
 800553c:	e75f      	b.n	80053fe <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800553e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005540:	f000 f8f2 	bl	8005728 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005544:	f000 fbfc 	bl	8005d40 <xTaskResumeAll>
 8005548:	e759      	b.n	80053fe <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800554a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800554c:	f000 f8ec 	bl	8005728 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005550:	f000 fbf6 	bl	8005d40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005554:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005556:	f000 f939 	bl	80057cc <prvIsQueueEmpty>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	f43f af4e 	beq.w	80053fe <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00d      	beq.n	8005584 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8005568:	f7fe ff88 	bl	800447c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800556c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800556e:	f000 f833 	bl	80055d8 <prvGetDisinheritPriorityAfterTimeout>
 8005572:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800557a:	4618      	mov	r0, r3
 800557c:	f001 f8a8 	bl	80066d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005580:	f7fe ffaa 	bl	80044d8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005584:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005586:	4618      	mov	r0, r3
 8005588:	3738      	adds	r7, #56	; 0x38
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	e000ed04 	.word	0xe000ed04

08005594 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d109      	bne.n	80055ba <vQueueDelete+0x26>
 80055a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055aa:	f383 8811 	msr	BASEPRI, r3
 80055ae:	f3bf 8f6f 	isb	sy
 80055b2:	f3bf 8f4f 	dsb	sy
 80055b6:	60bb      	str	r3, [r7, #8]
 80055b8:	e7fe      	b.n	80055b8 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f000 f95c 	bl	8005878 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d102      	bne.n	80055d0 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f7ff f932 	bl	8004834 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80055d0:	bf00      	nop
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d006      	beq.n	80055f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80055f2:	60fb      	str	r3, [r7, #12]
 80055f4:	e001      	b.n	80055fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80055f6:	2300      	movs	r3, #0
 80055f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80055fa:	68fb      	ldr	r3, [r7, #12]
	}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005614:	2300      	movs	r3, #0
 8005616:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d10d      	bne.n	8005642 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d14d      	bne.n	80056ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	4618      	mov	r0, r3
 8005634:	f000 ffe0 	bl	80065f8 <xTaskPriorityDisinherit>
 8005638:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	605a      	str	r2, [r3, #4]
 8005640:	e043      	b.n	80056ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d119      	bne.n	800567c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6898      	ldr	r0, [r3, #8]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005650:	461a      	mov	r2, r3
 8005652:	68b9      	ldr	r1, [r7, #8]
 8005654:	f008 f817 	bl	800d686 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005660:	441a      	add	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	689a      	ldr	r2, [r3, #8]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	429a      	cmp	r2, r3
 8005670:	d32b      	bcc.n	80056ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	609a      	str	r2, [r3, #8]
 800567a:	e026      	b.n	80056ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	68d8      	ldr	r0, [r3, #12]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005684:	461a      	mov	r2, r3
 8005686:	68b9      	ldr	r1, [r7, #8]
 8005688:	f007 fffd 	bl	800d686 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005694:	425b      	negs	r3, r3
 8005696:	441a      	add	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	68da      	ldr	r2, [r3, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d207      	bcs.n	80056b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b0:	425b      	negs	r3, r3
 80056b2:	441a      	add	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d105      	bne.n	80056ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d002      	beq.n	80056ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80056d2:	697b      	ldr	r3, [r7, #20]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3718      	adds	r7, #24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d018      	beq.n	8005720 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f6:	441a      	add	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	68da      	ldr	r2, [r3, #12]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	429a      	cmp	r2, r3
 8005706:	d303      	bcc.n	8005710 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68d9      	ldr	r1, [r3, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005718:	461a      	mov	r2, r3
 800571a:	6838      	ldr	r0, [r7, #0]
 800571c:	f007 ffb3 	bl	800d686 <memcpy>
	}
}
 8005720:	bf00      	nop
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005730:	f7fe fea4 	bl	800447c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800573a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800573c:	e011      	b.n	8005762 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005742:	2b00      	cmp	r3, #0
 8005744:	d012      	beq.n	800576c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	3324      	adds	r3, #36	; 0x24
 800574a:	4618      	mov	r0, r3
 800574c:	f000 fd0c 	bl	8006168 <xTaskRemoveFromEventList>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005756:	f000 fddf 	bl	8006318 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800575a:	7bfb      	ldrb	r3, [r7, #15]
 800575c:	3b01      	subs	r3, #1
 800575e:	b2db      	uxtb	r3, r3
 8005760:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005766:	2b00      	cmp	r3, #0
 8005768:	dce9      	bgt.n	800573e <prvUnlockQueue+0x16>
 800576a:	e000      	b.n	800576e <prvUnlockQueue+0x46>
					break;
 800576c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	22ff      	movs	r2, #255	; 0xff
 8005772:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005776:	f7fe feaf 	bl	80044d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800577a:	f7fe fe7f 	bl	800447c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005784:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005786:	e011      	b.n	80057ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d012      	beq.n	80057b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	3310      	adds	r3, #16
 8005794:	4618      	mov	r0, r3
 8005796:	f000 fce7 	bl	8006168 <xTaskRemoveFromEventList>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d001      	beq.n	80057a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80057a0:	f000 fdba 	bl	8006318 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057a4:	7bbb      	ldrb	r3, [r7, #14]
 80057a6:	3b01      	subs	r3, #1
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	dce9      	bgt.n	8005788 <prvUnlockQueue+0x60>
 80057b4:	e000      	b.n	80057b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	22ff      	movs	r2, #255	; 0xff
 80057bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80057c0:	f7fe fe8a 	bl	80044d8 <vPortExitCritical>
}
 80057c4:	bf00      	nop
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057d4:	f7fe fe52 	bl	800447c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d102      	bne.n	80057e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057e0:	2301      	movs	r3, #1
 80057e2:	60fb      	str	r3, [r7, #12]
 80057e4:	e001      	b.n	80057ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057e6:	2300      	movs	r3, #0
 80057e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057ea:	f7fe fe75 	bl	80044d8 <vPortExitCritical>

	return xReturn;
 80057ee:	68fb      	ldr	r3, [r7, #12]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005800:	f7fe fe3c 	bl	800447c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800580c:	429a      	cmp	r2, r3
 800580e:	d102      	bne.n	8005816 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005810:	2301      	movs	r3, #1
 8005812:	60fb      	str	r3, [r7, #12]
 8005814:	e001      	b.n	800581a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005816:	2300      	movs	r3, #0
 8005818:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800581a:	f7fe fe5d 	bl	80044d8 <vPortExitCritical>

	return xReturn;
 800581e:	68fb      	ldr	r3, [r7, #12]
}
 8005820:	4618      	mov	r0, r3
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005832:	2300      	movs	r3, #0
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	e014      	b.n	8005862 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005838:	4a0e      	ldr	r2, [pc, #56]	; (8005874 <vQueueAddToRegistry+0x4c>)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10b      	bne.n	800585c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005844:	490b      	ldr	r1, [pc, #44]	; (8005874 <vQueueAddToRegistry+0x4c>)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	683a      	ldr	r2, [r7, #0]
 800584a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800584e:	4a09      	ldr	r2, [pc, #36]	; (8005874 <vQueueAddToRegistry+0x4c>)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	4413      	add	r3, r2
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800585a:	e005      	b.n	8005868 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	3301      	adds	r3, #1
 8005860:	60fb      	str	r3, [r7, #12]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2b07      	cmp	r3, #7
 8005866:	d9e7      	bls.n	8005838 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005868:	bf00      	nop
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	20005084 	.word	0x20005084

08005878 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005880:	2300      	movs	r3, #0
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	e016      	b.n	80058b4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005886:	4a10      	ldr	r2, [pc, #64]	; (80058c8 <vQueueUnregisterQueue+0x50>)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	4413      	add	r3, r2
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	429a      	cmp	r2, r3
 8005894:	d10b      	bne.n	80058ae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005896:	4a0c      	ldr	r2, [pc, #48]	; (80058c8 <vQueueUnregisterQueue+0x50>)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2100      	movs	r1, #0
 800589c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80058a0:	4a09      	ldr	r2, [pc, #36]	; (80058c8 <vQueueUnregisterQueue+0x50>)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	00db      	lsls	r3, r3, #3
 80058a6:	4413      	add	r3, r2
 80058a8:	2200      	movs	r2, #0
 80058aa:	605a      	str	r2, [r3, #4]
				break;
 80058ac:	e005      	b.n	80058ba <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3301      	adds	r3, #1
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2b07      	cmp	r3, #7
 80058b8:	d9e5      	bls.n	8005886 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80058ba:	bf00      	nop
 80058bc:	3714      	adds	r7, #20
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	20005084 	.word	0x20005084

080058cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058dc:	f7fe fdce 	bl	800447c <vPortEnterCritical>
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058e6:	b25b      	sxtb	r3, r3
 80058e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ec:	d103      	bne.n	80058f6 <vQueueWaitForMessageRestricted+0x2a>
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058fc:	b25b      	sxtb	r3, r3
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005902:	d103      	bne.n	800590c <vQueueWaitForMessageRestricted+0x40>
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800590c:	f7fe fde4 	bl	80044d8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	2b00      	cmp	r3, #0
 8005916:	d106      	bne.n	8005926 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	3324      	adds	r3, #36	; 0x24
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	68b9      	ldr	r1, [r7, #8]
 8005920:	4618      	mov	r0, r3
 8005922:	f000 fbf7 	bl	8006114 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005926:	6978      	ldr	r0, [r7, #20]
 8005928:	f7ff fefe 	bl	8005728 <prvUnlockQueue>
	}
 800592c:	bf00      	nop
 800592e:	3718      	adds	r7, #24
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005934:	b580      	push	{r7, lr}
 8005936:	b08e      	sub	sp, #56	; 0x38
 8005938:	af04      	add	r7, sp, #16
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
 8005940:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005944:	2b00      	cmp	r3, #0
 8005946:	d109      	bne.n	800595c <xTaskCreateStatic+0x28>
 8005948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594c:	f383 8811 	msr	BASEPRI, r3
 8005950:	f3bf 8f6f 	isb	sy
 8005954:	f3bf 8f4f 	dsb	sy
 8005958:	623b      	str	r3, [r7, #32]
 800595a:	e7fe      	b.n	800595a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800595c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595e:	2b00      	cmp	r3, #0
 8005960:	d109      	bne.n	8005976 <xTaskCreateStatic+0x42>
 8005962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005966:	f383 8811 	msr	BASEPRI, r3
 800596a:	f3bf 8f6f 	isb	sy
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	61fb      	str	r3, [r7, #28]
 8005974:	e7fe      	b.n	8005974 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005976:	235c      	movs	r3, #92	; 0x5c
 8005978:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	2b5c      	cmp	r3, #92	; 0x5c
 800597e:	d009      	beq.n	8005994 <xTaskCreateStatic+0x60>
 8005980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	61bb      	str	r3, [r7, #24]
 8005992:	e7fe      	b.n	8005992 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005996:	2b00      	cmp	r3, #0
 8005998:	d01e      	beq.n	80059d8 <xTaskCreateStatic+0xa4>
 800599a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800599c:	2b00      	cmp	r3, #0
 800599e:	d01b      	beq.n	80059d8 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059a8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ac:	2202      	movs	r2, #2
 80059ae:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059b2:	2300      	movs	r3, #0
 80059b4:	9303      	str	r3, [sp, #12]
 80059b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b8:	9302      	str	r3, [sp, #8]
 80059ba:	f107 0314 	add.w	r3, r7, #20
 80059be:	9301      	str	r3, [sp, #4]
 80059c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 f850 	bl	8005a70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059d2:	f000 f8d3 	bl	8005b7c <prvAddNewTaskToReadyList>
 80059d6:	e001      	b.n	80059dc <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80059d8:	2300      	movs	r3, #0
 80059da:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059dc:	697b      	ldr	r3, [r7, #20]
	}
 80059de:	4618      	mov	r0, r3
 80059e0:	3728      	adds	r7, #40	; 0x28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b08c      	sub	sp, #48	; 0x30
 80059ea:	af04      	add	r7, sp, #16
 80059ec:	60f8      	str	r0, [r7, #12]
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	603b      	str	r3, [r7, #0]
 80059f2:	4613      	mov	r3, r2
 80059f4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059f6:	88fb      	ldrh	r3, [r7, #6]
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7fe fe58 	bl	80046b0 <pvPortMalloc>
 8005a00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00e      	beq.n	8005a26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005a08:	205c      	movs	r0, #92	; 0x5c
 8005a0a:	f7fe fe51 	bl	80046b0 <pvPortMalloc>
 8005a0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	631a      	str	r2, [r3, #48]	; 0x30
 8005a1c:	e005      	b.n	8005a2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a1e:	6978      	ldr	r0, [r7, #20]
 8005a20:	f7fe ff08 	bl	8004834 <vPortFree>
 8005a24:	e001      	b.n	8005a2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a26:	2300      	movs	r3, #0
 8005a28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d017      	beq.n	8005a60 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a38:	88fa      	ldrh	r2, [r7, #6]
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	9303      	str	r3, [sp, #12]
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	9302      	str	r3, [sp, #8]
 8005a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a44:	9301      	str	r3, [sp, #4]
 8005a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	68b9      	ldr	r1, [r7, #8]
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 f80e 	bl	8005a70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a54:	69f8      	ldr	r0, [r7, #28]
 8005a56:	f000 f891 	bl	8005b7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	61bb      	str	r3, [r7, #24]
 8005a5e:	e002      	b.n	8005a66 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a60:	f04f 33ff 	mov.w	r3, #4294967295
 8005a64:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a66:	69bb      	ldr	r3, [r7, #24]
	}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3720      	adds	r7, #32
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b088      	sub	sp, #32
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a80:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	461a      	mov	r2, r3
 8005a88:	21a5      	movs	r1, #165	; 0xa5
 8005a8a:	f007 fe07 	bl	800d69c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4413      	add	r3, r2
 8005a9e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	f023 0307 	bic.w	r3, r3, #7
 8005aa6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	f003 0307 	and.w	r3, r3, #7
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d009      	beq.n	8005ac6 <prvInitialiseNewTask+0x56>
 8005ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab6:	f383 8811 	msr	BASEPRI, r3
 8005aba:	f3bf 8f6f 	isb	sy
 8005abe:	f3bf 8f4f 	dsb	sy
 8005ac2:	617b      	str	r3, [r7, #20]
 8005ac4:	e7fe      	b.n	8005ac4 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	61fb      	str	r3, [r7, #28]
 8005aca:	e012      	b.n	8005af2 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	7819      	ldrb	r1, [r3, #0]
 8005ad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	4413      	add	r3, r2
 8005ada:	3334      	adds	r3, #52	; 0x34
 8005adc:	460a      	mov	r2, r1
 8005ade:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d006      	beq.n	8005afa <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	3301      	adds	r3, #1
 8005af0:	61fb      	str	r3, [r7, #28]
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	2b0f      	cmp	r3, #15
 8005af6:	d9e9      	bls.n	8005acc <prvInitialiseNewTask+0x5c>
 8005af8:	e000      	b.n	8005afc <prvInitialiseNewTask+0x8c>
		{
			break;
 8005afa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b06:	2b37      	cmp	r3, #55	; 0x37
 8005b08:	d901      	bls.n	8005b0e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b0a:	2337      	movs	r3, #55	; 0x37
 8005b0c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b12:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b18:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b22:	3304      	adds	r3, #4
 8005b24:	4618      	mov	r0, r3
 8005b26:	f7fe faef 	bl	8004108 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2c:	3318      	adds	r3, #24
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fe faea 	bl	8004108 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b38:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b42:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b48:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	68f9      	ldr	r1, [r7, #12]
 8005b5c:	69b8      	ldr	r0, [r7, #24]
 8005b5e:	f7fe fb67 	bl	8004230 <pxPortInitialiseStack>
 8005b62:	4602      	mov	r2, r0
 8005b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b66:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b72:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b74:	bf00      	nop
 8005b76:	3720      	adds	r7, #32
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b84:	f7fe fc7a 	bl	800447c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b88:	4b2d      	ldr	r3, [pc, #180]	; (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	4a2c      	ldr	r2, [pc, #176]	; (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005b90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b92:	4b2c      	ldr	r3, [pc, #176]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d109      	bne.n	8005bae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b9a:	4a2a      	ldr	r2, [pc, #168]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ba0:	4b27      	ldr	r3, [pc, #156]	; (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d110      	bne.n	8005bca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ba8:	f000 fbda 	bl	8006360 <prvInitialiseTaskLists>
 8005bac:	e00d      	b.n	8005bca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bae:	4b26      	ldr	r3, [pc, #152]	; (8005c48 <prvAddNewTaskToReadyList+0xcc>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d109      	bne.n	8005bca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bb6:	4b23      	ldr	r3, [pc, #140]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d802      	bhi.n	8005bca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005bc4:	4a1f      	ldr	r2, [pc, #124]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bca:	4b20      	ldr	r3, [pc, #128]	; (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	4a1e      	ldr	r2, [pc, #120]	; (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005bd4:	4b1d      	ldr	r3, [pc, #116]	; (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be0:	4b1b      	ldr	r3, [pc, #108]	; (8005c50 <prvAddNewTaskToReadyList+0xd4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d903      	bls.n	8005bf0 <prvAddNewTaskToReadyList+0x74>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bec:	4a18      	ldr	r2, [pc, #96]	; (8005c50 <prvAddNewTaskToReadyList+0xd4>)
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4a15      	ldr	r2, [pc, #84]	; (8005c54 <prvAddNewTaskToReadyList+0xd8>)
 8005bfe:	441a      	add	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	3304      	adds	r3, #4
 8005c04:	4619      	mov	r1, r3
 8005c06:	4610      	mov	r0, r2
 8005c08:	f7fe fa8b 	bl	8004122 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c0c:	f7fe fc64 	bl	80044d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c10:	4b0d      	ldr	r3, [pc, #52]	; (8005c48 <prvAddNewTaskToReadyList+0xcc>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00e      	beq.n	8005c36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c18:	4b0a      	ldr	r3, [pc, #40]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d207      	bcs.n	8005c36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c26:	4b0c      	ldr	r3, [pc, #48]	; (8005c58 <prvAddNewTaskToReadyList+0xdc>)
 8005c28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c36:	bf00      	nop
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	20004ec4 	.word	0x20004ec4
 8005c44:	200049f0 	.word	0x200049f0
 8005c48:	20004ed0 	.word	0x20004ed0
 8005c4c:	20004ee0 	.word	0x20004ee0
 8005c50:	20004ecc 	.word	0x20004ecc
 8005c54:	200049f4 	.word	0x200049f4
 8005c58:	e000ed04 	.word	0xe000ed04

08005c5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b08a      	sub	sp, #40	; 0x28
 8005c60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c66:	2300      	movs	r3, #0
 8005c68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c6a:	463a      	mov	r2, r7
 8005c6c:	1d39      	adds	r1, r7, #4
 8005c6e:	f107 0308 	add.w	r3, r7, #8
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fe f9f4 	bl	8004060 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c78:	6839      	ldr	r1, [r7, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	9202      	str	r2, [sp, #8]
 8005c80:	9301      	str	r3, [sp, #4]
 8005c82:	2300      	movs	r3, #0
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	2300      	movs	r3, #0
 8005c88:	460a      	mov	r2, r1
 8005c8a:	4920      	ldr	r1, [pc, #128]	; (8005d0c <vTaskStartScheduler+0xb0>)
 8005c8c:	4820      	ldr	r0, [pc, #128]	; (8005d10 <vTaskStartScheduler+0xb4>)
 8005c8e:	f7ff fe51 	bl	8005934 <xTaskCreateStatic>
 8005c92:	4602      	mov	r2, r0
 8005c94:	4b1f      	ldr	r3, [pc, #124]	; (8005d14 <vTaskStartScheduler+0xb8>)
 8005c96:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c98:	4b1e      	ldr	r3, [pc, #120]	; (8005d14 <vTaskStartScheduler+0xb8>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d002      	beq.n	8005ca6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	e001      	b.n	8005caa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d102      	bne.n	8005cb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005cb0:	f000 fdfa 	bl	80068a8 <xTimerCreateTimerTask>
 8005cb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d115      	bne.n	8005ce8 <vTaskStartScheduler+0x8c>
 8005cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc0:	f383 8811 	msr	BASEPRI, r3
 8005cc4:	f3bf 8f6f 	isb	sy
 8005cc8:	f3bf 8f4f 	dsb	sy
 8005ccc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005cce:	4b12      	ldr	r3, [pc, #72]	; (8005d18 <vTaskStartScheduler+0xbc>)
 8005cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cd6:	4b11      	ldr	r3, [pc, #68]	; (8005d1c <vTaskStartScheduler+0xc0>)
 8005cd8:	2201      	movs	r2, #1
 8005cda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005cdc:	4b10      	ldr	r3, [pc, #64]	; (8005d20 <vTaskStartScheduler+0xc4>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ce2:	f7fe fb2d 	bl	8004340 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ce6:	e00d      	b.n	8005d04 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cee:	d109      	bne.n	8005d04 <vTaskStartScheduler+0xa8>
 8005cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf4:	f383 8811 	msr	BASEPRI, r3
 8005cf8:	f3bf 8f6f 	isb	sy
 8005cfc:	f3bf 8f4f 	dsb	sy
 8005d00:	60fb      	str	r3, [r7, #12]
 8005d02:	e7fe      	b.n	8005d02 <vTaskStartScheduler+0xa6>
}
 8005d04:	bf00      	nop
 8005d06:	3718      	adds	r7, #24
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	08012750 	.word	0x08012750
 8005d10:	08006331 	.word	0x08006331
 8005d14:	20004ee8 	.word	0x20004ee8
 8005d18:	20004ee4 	.word	0x20004ee4
 8005d1c:	20004ed0 	.word	0x20004ed0
 8005d20:	20004ec8 	.word	0x20004ec8

08005d24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d24:	b480      	push	{r7}
 8005d26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005d28:	4b04      	ldr	r3, [pc, #16]	; (8005d3c <vTaskSuspendAll+0x18>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	4a03      	ldr	r2, [pc, #12]	; (8005d3c <vTaskSuspendAll+0x18>)
 8005d30:	6013      	str	r3, [r2, #0]
}
 8005d32:	bf00      	nop
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr
 8005d3c:	20004eec 	.word	0x20004eec

08005d40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d46:	2300      	movs	r3, #0
 8005d48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d4e:	4b41      	ldr	r3, [pc, #260]	; (8005e54 <xTaskResumeAll+0x114>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d109      	bne.n	8005d6a <xTaskResumeAll+0x2a>
 8005d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	e7fe      	b.n	8005d68 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d6a:	f7fe fb87 	bl	800447c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d6e:	4b39      	ldr	r3, [pc, #228]	; (8005e54 <xTaskResumeAll+0x114>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	3b01      	subs	r3, #1
 8005d74:	4a37      	ldr	r2, [pc, #220]	; (8005e54 <xTaskResumeAll+0x114>)
 8005d76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d78:	4b36      	ldr	r3, [pc, #216]	; (8005e54 <xTaskResumeAll+0x114>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d162      	bne.n	8005e46 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d80:	4b35      	ldr	r3, [pc, #212]	; (8005e58 <xTaskResumeAll+0x118>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d05e      	beq.n	8005e46 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d88:	e02f      	b.n	8005dea <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005d8a:	4b34      	ldr	r3, [pc, #208]	; (8005e5c <xTaskResumeAll+0x11c>)
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	3318      	adds	r3, #24
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fe fa20 	bl	80041dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	3304      	adds	r3, #4
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7fe fa1b 	bl	80041dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005daa:	4b2d      	ldr	r3, [pc, #180]	; (8005e60 <xTaskResumeAll+0x120>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d903      	bls.n	8005dba <xTaskResumeAll+0x7a>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db6:	4a2a      	ldr	r2, [pc, #168]	; (8005e60 <xTaskResumeAll+0x120>)
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	4413      	add	r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	4a27      	ldr	r2, [pc, #156]	; (8005e64 <xTaskResumeAll+0x124>)
 8005dc8:	441a      	add	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	3304      	adds	r3, #4
 8005dce:	4619      	mov	r1, r3
 8005dd0:	4610      	mov	r0, r2
 8005dd2:	f7fe f9a6 	bl	8004122 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dda:	4b23      	ldr	r3, [pc, #140]	; (8005e68 <xTaskResumeAll+0x128>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d302      	bcc.n	8005dea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005de4:	4b21      	ldr	r3, [pc, #132]	; (8005e6c <xTaskResumeAll+0x12c>)
 8005de6:	2201      	movs	r2, #1
 8005de8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dea:	4b1c      	ldr	r3, [pc, #112]	; (8005e5c <xTaskResumeAll+0x11c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1cb      	bne.n	8005d8a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005df8:	f000 fb4c 	bl	8006494 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005dfc:	4b1c      	ldr	r3, [pc, #112]	; (8005e70 <xTaskResumeAll+0x130>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d010      	beq.n	8005e2a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e08:	f000 f846 	bl	8005e98 <xTaskIncrementTick>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d002      	beq.n	8005e18 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005e12:	4b16      	ldr	r3, [pc, #88]	; (8005e6c <xTaskResumeAll+0x12c>)
 8005e14:	2201      	movs	r2, #1
 8005e16:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1f1      	bne.n	8005e08 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005e24:	4b12      	ldr	r3, [pc, #72]	; (8005e70 <xTaskResumeAll+0x130>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e2a:	4b10      	ldr	r3, [pc, #64]	; (8005e6c <xTaskResumeAll+0x12c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d009      	beq.n	8005e46 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e32:	2301      	movs	r3, #1
 8005e34:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e36:	4b0f      	ldr	r3, [pc, #60]	; (8005e74 <xTaskResumeAll+0x134>)
 8005e38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e46:	f7fe fb47 	bl	80044d8 <vPortExitCritical>

	return xAlreadyYielded;
 8005e4a:	68bb      	ldr	r3, [r7, #8]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3710      	adds	r7, #16
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	20004eec 	.word	0x20004eec
 8005e58:	20004ec4 	.word	0x20004ec4
 8005e5c:	20004e84 	.word	0x20004e84
 8005e60:	20004ecc 	.word	0x20004ecc
 8005e64:	200049f4 	.word	0x200049f4
 8005e68:	200049f0 	.word	0x200049f0
 8005e6c:	20004ed8 	.word	0x20004ed8
 8005e70:	20004ed4 	.word	0x20004ed4
 8005e74:	e000ed04 	.word	0xe000ed04

08005e78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e7e:	4b05      	ldr	r3, [pc, #20]	; (8005e94 <xTaskGetTickCount+0x1c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e84:	687b      	ldr	r3, [r7, #4]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	20004ec8 	.word	0x20004ec8

08005e98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ea2:	4b51      	ldr	r3, [pc, #324]	; (8005fe8 <xTaskIncrementTick+0x150>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f040 808d 	bne.w	8005fc6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005eac:	4b4f      	ldr	r3, [pc, #316]	; (8005fec <xTaskIncrementTick+0x154>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005eb4:	4a4d      	ldr	r2, [pc, #308]	; (8005fec <xTaskIncrementTick+0x154>)
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d11f      	bne.n	8005f00 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ec0:	4b4b      	ldr	r3, [pc, #300]	; (8005ff0 <xTaskIncrementTick+0x158>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d009      	beq.n	8005ede <xTaskIncrementTick+0x46>
 8005eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ece:	f383 8811 	msr	BASEPRI, r3
 8005ed2:	f3bf 8f6f 	isb	sy
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	603b      	str	r3, [r7, #0]
 8005edc:	e7fe      	b.n	8005edc <xTaskIncrementTick+0x44>
 8005ede:	4b44      	ldr	r3, [pc, #272]	; (8005ff0 <xTaskIncrementTick+0x158>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	60fb      	str	r3, [r7, #12]
 8005ee4:	4b43      	ldr	r3, [pc, #268]	; (8005ff4 <xTaskIncrementTick+0x15c>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a41      	ldr	r2, [pc, #260]	; (8005ff0 <xTaskIncrementTick+0x158>)
 8005eea:	6013      	str	r3, [r2, #0]
 8005eec:	4a41      	ldr	r2, [pc, #260]	; (8005ff4 <xTaskIncrementTick+0x15c>)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6013      	str	r3, [r2, #0]
 8005ef2:	4b41      	ldr	r3, [pc, #260]	; (8005ff8 <xTaskIncrementTick+0x160>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	4a3f      	ldr	r2, [pc, #252]	; (8005ff8 <xTaskIncrementTick+0x160>)
 8005efa:	6013      	str	r3, [r2, #0]
 8005efc:	f000 faca 	bl	8006494 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f00:	4b3e      	ldr	r3, [pc, #248]	; (8005ffc <xTaskIncrementTick+0x164>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d34e      	bcc.n	8005fa8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f0a:	4b39      	ldr	r3, [pc, #228]	; (8005ff0 <xTaskIncrementTick+0x158>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <xTaskIncrementTick+0x80>
 8005f14:	2301      	movs	r3, #1
 8005f16:	e000      	b.n	8005f1a <xTaskIncrementTick+0x82>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d004      	beq.n	8005f28 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f1e:	4b37      	ldr	r3, [pc, #220]	; (8005ffc <xTaskIncrementTick+0x164>)
 8005f20:	f04f 32ff 	mov.w	r2, #4294967295
 8005f24:	601a      	str	r2, [r3, #0]
					break;
 8005f26:	e03f      	b.n	8005fa8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f28:	4b31      	ldr	r3, [pc, #196]	; (8005ff0 <xTaskIncrementTick+0x158>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d203      	bcs.n	8005f48 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f40:	4a2e      	ldr	r2, [pc, #184]	; (8005ffc <xTaskIncrementTick+0x164>)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6013      	str	r3, [r2, #0]
						break;
 8005f46:	e02f      	b.n	8005fa8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7fe f945 	bl	80041dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d004      	beq.n	8005f64 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	3318      	adds	r3, #24
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7fe f93c 	bl	80041dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f68:	4b25      	ldr	r3, [pc, #148]	; (8006000 <xTaskIncrementTick+0x168>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d903      	bls.n	8005f78 <xTaskIncrementTick+0xe0>
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f74:	4a22      	ldr	r2, [pc, #136]	; (8006000 <xTaskIncrementTick+0x168>)
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	4413      	add	r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	4a1f      	ldr	r2, [pc, #124]	; (8006004 <xTaskIncrementTick+0x16c>)
 8005f86:	441a      	add	r2, r3
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4610      	mov	r0, r2
 8005f90:	f7fe f8c7 	bl	8004122 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f98:	4b1b      	ldr	r3, [pc, #108]	; (8006008 <xTaskIncrementTick+0x170>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d3b3      	bcc.n	8005f0a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fa6:	e7b0      	b.n	8005f0a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005fa8:	4b17      	ldr	r3, [pc, #92]	; (8006008 <xTaskIncrementTick+0x170>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fae:	4915      	ldr	r1, [pc, #84]	; (8006004 <xTaskIncrementTick+0x16c>)
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	440b      	add	r3, r1
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d907      	bls.n	8005fd0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	617b      	str	r3, [r7, #20]
 8005fc4:	e004      	b.n	8005fd0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005fc6:	4b11      	ldr	r3, [pc, #68]	; (800600c <xTaskIncrementTick+0x174>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	3301      	adds	r3, #1
 8005fcc:	4a0f      	ldr	r2, [pc, #60]	; (800600c <xTaskIncrementTick+0x174>)
 8005fce:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005fd0:	4b0f      	ldr	r3, [pc, #60]	; (8006010 <xTaskIncrementTick+0x178>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005fdc:	697b      	ldr	r3, [r7, #20]
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3718      	adds	r7, #24
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	20004eec 	.word	0x20004eec
 8005fec:	20004ec8 	.word	0x20004ec8
 8005ff0:	20004e7c 	.word	0x20004e7c
 8005ff4:	20004e80 	.word	0x20004e80
 8005ff8:	20004edc 	.word	0x20004edc
 8005ffc:	20004ee4 	.word	0x20004ee4
 8006000:	20004ecc 	.word	0x20004ecc
 8006004:	200049f4 	.word	0x200049f4
 8006008:	200049f0 	.word	0x200049f0
 800600c:	20004ed4 	.word	0x20004ed4
 8006010:	20004ed8 	.word	0x20004ed8

08006014 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800601a:	4b27      	ldr	r3, [pc, #156]	; (80060b8 <vTaskSwitchContext+0xa4>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006022:	4b26      	ldr	r3, [pc, #152]	; (80060bc <vTaskSwitchContext+0xa8>)
 8006024:	2201      	movs	r2, #1
 8006026:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006028:	e040      	b.n	80060ac <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800602a:	4b24      	ldr	r3, [pc, #144]	; (80060bc <vTaskSwitchContext+0xa8>)
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006030:	4b23      	ldr	r3, [pc, #140]	; (80060c0 <vTaskSwitchContext+0xac>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	60fb      	str	r3, [r7, #12]
 8006036:	e00f      	b.n	8006058 <vTaskSwitchContext+0x44>
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d109      	bne.n	8006052 <vTaskSwitchContext+0x3e>
 800603e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006042:	f383 8811 	msr	BASEPRI, r3
 8006046:	f3bf 8f6f 	isb	sy
 800604a:	f3bf 8f4f 	dsb	sy
 800604e:	607b      	str	r3, [r7, #4]
 8006050:	e7fe      	b.n	8006050 <vTaskSwitchContext+0x3c>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	3b01      	subs	r3, #1
 8006056:	60fb      	str	r3, [r7, #12]
 8006058:	491a      	ldr	r1, [pc, #104]	; (80060c4 <vTaskSwitchContext+0xb0>)
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	4613      	mov	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	4413      	add	r3, r2
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	440b      	add	r3, r1
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d0e5      	beq.n	8006038 <vTaskSwitchContext+0x24>
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	4613      	mov	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	4413      	add	r3, r2
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	4a13      	ldr	r2, [pc, #76]	; (80060c4 <vTaskSwitchContext+0xb0>)
 8006078:	4413      	add	r3, r2
 800607a:	60bb      	str	r3, [r7, #8]
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	605a      	str	r2, [r3, #4]
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	685a      	ldr	r2, [r3, #4]
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	3308      	adds	r3, #8
 800608e:	429a      	cmp	r2, r3
 8006090:	d104      	bne.n	800609c <vTaskSwitchContext+0x88>
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	685a      	ldr	r2, [r3, #4]
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	605a      	str	r2, [r3, #4]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	4a09      	ldr	r2, [pc, #36]	; (80060c8 <vTaskSwitchContext+0xb4>)
 80060a4:	6013      	str	r3, [r2, #0]
 80060a6:	4a06      	ldr	r2, [pc, #24]	; (80060c0 <vTaskSwitchContext+0xac>)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6013      	str	r3, [r2, #0]
}
 80060ac:	bf00      	nop
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	20004eec 	.word	0x20004eec
 80060bc:	20004ed8 	.word	0x20004ed8
 80060c0:	20004ecc 	.word	0x20004ecc
 80060c4:	200049f4 	.word	0x200049f4
 80060c8:	200049f0 	.word	0x200049f0

080060cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d109      	bne.n	80060f0 <vTaskPlaceOnEventList+0x24>
 80060dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e0:	f383 8811 	msr	BASEPRI, r3
 80060e4:	f3bf 8f6f 	isb	sy
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	60fb      	str	r3, [r7, #12]
 80060ee:	e7fe      	b.n	80060ee <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060f0:	4b07      	ldr	r3, [pc, #28]	; (8006110 <vTaskPlaceOnEventList+0x44>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	3318      	adds	r3, #24
 80060f6:	4619      	mov	r1, r3
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f7fe f836 	bl	800416a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80060fe:	2101      	movs	r1, #1
 8006100:	6838      	ldr	r0, [r7, #0]
 8006102:	f000 fb7d 	bl	8006800 <prvAddCurrentTaskToDelayedList>
}
 8006106:	bf00      	nop
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	200049f0 	.word	0x200049f0

08006114 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006114:	b580      	push	{r7, lr}
 8006116:	b086      	sub	sp, #24
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d109      	bne.n	800613a <vTaskPlaceOnEventListRestricted+0x26>
 8006126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800612a:	f383 8811 	msr	BASEPRI, r3
 800612e:	f3bf 8f6f 	isb	sy
 8006132:	f3bf 8f4f 	dsb	sy
 8006136:	617b      	str	r3, [r7, #20]
 8006138:	e7fe      	b.n	8006138 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800613a:	4b0a      	ldr	r3, [pc, #40]	; (8006164 <vTaskPlaceOnEventListRestricted+0x50>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	3318      	adds	r3, #24
 8006140:	4619      	mov	r1, r3
 8006142:	68f8      	ldr	r0, [r7, #12]
 8006144:	f7fd ffed 	bl	8004122 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d002      	beq.n	8006154 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800614e:	f04f 33ff 	mov.w	r3, #4294967295
 8006152:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006154:	6879      	ldr	r1, [r7, #4]
 8006156:	68b8      	ldr	r0, [r7, #8]
 8006158:	f000 fb52 	bl	8006800 <prvAddCurrentTaskToDelayedList>
	}
 800615c:	bf00      	nop
 800615e:	3718      	adds	r7, #24
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	200049f0 	.word	0x200049f0

08006168 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d109      	bne.n	8006192 <xTaskRemoveFromEventList+0x2a>
 800617e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	60fb      	str	r3, [r7, #12]
 8006190:	e7fe      	b.n	8006190 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	3318      	adds	r3, #24
 8006196:	4618      	mov	r0, r3
 8006198:	f7fe f820 	bl	80041dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800619c:	4b1d      	ldr	r3, [pc, #116]	; (8006214 <xTaskRemoveFromEventList+0xac>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d11d      	bne.n	80061e0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	3304      	adds	r3, #4
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7fe f817 	bl	80041dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061b2:	4b19      	ldr	r3, [pc, #100]	; (8006218 <xTaskRemoveFromEventList+0xb0>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d903      	bls.n	80061c2 <xTaskRemoveFromEventList+0x5a>
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061be:	4a16      	ldr	r2, [pc, #88]	; (8006218 <xTaskRemoveFromEventList+0xb0>)
 80061c0:	6013      	str	r3, [r2, #0]
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c6:	4613      	mov	r3, r2
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	4413      	add	r3, r2
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	4a13      	ldr	r2, [pc, #76]	; (800621c <xTaskRemoveFromEventList+0xb4>)
 80061d0:	441a      	add	r2, r3
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	3304      	adds	r3, #4
 80061d6:	4619      	mov	r1, r3
 80061d8:	4610      	mov	r0, r2
 80061da:	f7fd ffa2 	bl	8004122 <vListInsertEnd>
 80061de:	e005      	b.n	80061ec <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	3318      	adds	r3, #24
 80061e4:	4619      	mov	r1, r3
 80061e6:	480e      	ldr	r0, [pc, #56]	; (8006220 <xTaskRemoveFromEventList+0xb8>)
 80061e8:	f7fd ff9b 	bl	8004122 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061f0:	4b0c      	ldr	r3, [pc, #48]	; (8006224 <xTaskRemoveFromEventList+0xbc>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d905      	bls.n	8006206 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80061fa:	2301      	movs	r3, #1
 80061fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061fe:	4b0a      	ldr	r3, [pc, #40]	; (8006228 <xTaskRemoveFromEventList+0xc0>)
 8006200:	2201      	movs	r2, #1
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	e001      	b.n	800620a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006206:	2300      	movs	r3, #0
 8006208:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800620a:	697b      	ldr	r3, [r7, #20]
}
 800620c:	4618      	mov	r0, r3
 800620e:	3718      	adds	r7, #24
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	20004eec 	.word	0x20004eec
 8006218:	20004ecc 	.word	0x20004ecc
 800621c:	200049f4 	.word	0x200049f4
 8006220:	20004e84 	.word	0x20004e84
 8006224:	200049f0 	.word	0x200049f0
 8006228:	20004ed8 	.word	0x20004ed8

0800622c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006234:	4b06      	ldr	r3, [pc, #24]	; (8006250 <vTaskInternalSetTimeOutState+0x24>)
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800623c:	4b05      	ldr	r3, [pc, #20]	; (8006254 <vTaskInternalSetTimeOutState+0x28>)
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	605a      	str	r2, [r3, #4]
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	20004edc 	.word	0x20004edc
 8006254:	20004ec8 	.word	0x20004ec8

08006258 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b088      	sub	sp, #32
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d109      	bne.n	800627c <xTaskCheckForTimeOut+0x24>
 8006268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626c:	f383 8811 	msr	BASEPRI, r3
 8006270:	f3bf 8f6f 	isb	sy
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	613b      	str	r3, [r7, #16]
 800627a:	e7fe      	b.n	800627a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d109      	bne.n	8006296 <xTaskCheckForTimeOut+0x3e>
 8006282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006286:	f383 8811 	msr	BASEPRI, r3
 800628a:	f3bf 8f6f 	isb	sy
 800628e:	f3bf 8f4f 	dsb	sy
 8006292:	60fb      	str	r3, [r7, #12]
 8006294:	e7fe      	b.n	8006294 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8006296:	f7fe f8f1 	bl	800447c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800629a:	4b1d      	ldr	r3, [pc, #116]	; (8006310 <xTaskCheckForTimeOut+0xb8>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	69ba      	ldr	r2, [r7, #24]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b2:	d102      	bne.n	80062ba <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80062b4:	2300      	movs	r3, #0
 80062b6:	61fb      	str	r3, [r7, #28]
 80062b8:	e023      	b.n	8006302 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	4b15      	ldr	r3, [pc, #84]	; (8006314 <xTaskCheckForTimeOut+0xbc>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d007      	beq.n	80062d6 <xTaskCheckForTimeOut+0x7e>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d802      	bhi.n	80062d6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80062d0:	2301      	movs	r3, #1
 80062d2:	61fb      	str	r3, [r7, #28]
 80062d4:	e015      	b.n	8006302 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d90b      	bls.n	80062f8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	1ad2      	subs	r2, r2, r3
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f7ff ff9d 	bl	800622c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80062f2:	2300      	movs	r3, #0
 80062f4:	61fb      	str	r3, [r7, #28]
 80062f6:	e004      	b.n	8006302 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2200      	movs	r2, #0
 80062fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80062fe:	2301      	movs	r3, #1
 8006300:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006302:	f7fe f8e9 	bl	80044d8 <vPortExitCritical>

	return xReturn;
 8006306:	69fb      	ldr	r3, [r7, #28]
}
 8006308:	4618      	mov	r0, r3
 800630a:	3720      	adds	r7, #32
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	20004ec8 	.word	0x20004ec8
 8006314:	20004edc 	.word	0x20004edc

08006318 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006318:	b480      	push	{r7}
 800631a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800631c:	4b03      	ldr	r3, [pc, #12]	; (800632c <vTaskMissedYield+0x14>)
 800631e:	2201      	movs	r2, #1
 8006320:	601a      	str	r2, [r3, #0]
}
 8006322:	bf00      	nop
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr
 800632c:	20004ed8 	.word	0x20004ed8

08006330 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006338:	f000 f852 	bl	80063e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800633c:	4b06      	ldr	r3, [pc, #24]	; (8006358 <prvIdleTask+0x28>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d9f9      	bls.n	8006338 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006344:	4b05      	ldr	r3, [pc, #20]	; (800635c <prvIdleTask+0x2c>)
 8006346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006354:	e7f0      	b.n	8006338 <prvIdleTask+0x8>
 8006356:	bf00      	nop
 8006358:	200049f4 	.word	0x200049f4
 800635c:	e000ed04 	.word	0xe000ed04

08006360 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006366:	2300      	movs	r3, #0
 8006368:	607b      	str	r3, [r7, #4]
 800636a:	e00c      	b.n	8006386 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	4a12      	ldr	r2, [pc, #72]	; (80063c0 <prvInitialiseTaskLists+0x60>)
 8006378:	4413      	add	r3, r2
 800637a:	4618      	mov	r0, r3
 800637c:	f7fd fea4 	bl	80040c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	3301      	adds	r3, #1
 8006384:	607b      	str	r3, [r7, #4]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2b37      	cmp	r3, #55	; 0x37
 800638a:	d9ef      	bls.n	800636c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800638c:	480d      	ldr	r0, [pc, #52]	; (80063c4 <prvInitialiseTaskLists+0x64>)
 800638e:	f7fd fe9b 	bl	80040c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006392:	480d      	ldr	r0, [pc, #52]	; (80063c8 <prvInitialiseTaskLists+0x68>)
 8006394:	f7fd fe98 	bl	80040c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006398:	480c      	ldr	r0, [pc, #48]	; (80063cc <prvInitialiseTaskLists+0x6c>)
 800639a:	f7fd fe95 	bl	80040c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800639e:	480c      	ldr	r0, [pc, #48]	; (80063d0 <prvInitialiseTaskLists+0x70>)
 80063a0:	f7fd fe92 	bl	80040c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063a4:	480b      	ldr	r0, [pc, #44]	; (80063d4 <prvInitialiseTaskLists+0x74>)
 80063a6:	f7fd fe8f 	bl	80040c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063aa:	4b0b      	ldr	r3, [pc, #44]	; (80063d8 <prvInitialiseTaskLists+0x78>)
 80063ac:	4a05      	ldr	r2, [pc, #20]	; (80063c4 <prvInitialiseTaskLists+0x64>)
 80063ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063b0:	4b0a      	ldr	r3, [pc, #40]	; (80063dc <prvInitialiseTaskLists+0x7c>)
 80063b2:	4a05      	ldr	r2, [pc, #20]	; (80063c8 <prvInitialiseTaskLists+0x68>)
 80063b4:	601a      	str	r2, [r3, #0]
}
 80063b6:	bf00      	nop
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	200049f4 	.word	0x200049f4
 80063c4:	20004e54 	.word	0x20004e54
 80063c8:	20004e68 	.word	0x20004e68
 80063cc:	20004e84 	.word	0x20004e84
 80063d0:	20004e98 	.word	0x20004e98
 80063d4:	20004eb0 	.word	0x20004eb0
 80063d8:	20004e7c 	.word	0x20004e7c
 80063dc:	20004e80 	.word	0x20004e80

080063e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063e6:	e019      	b.n	800641c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80063e8:	f7fe f848 	bl	800447c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80063ec:	4b0f      	ldr	r3, [pc, #60]	; (800642c <prvCheckTasksWaitingTermination+0x4c>)
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	3304      	adds	r3, #4
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7fd feef 	bl	80041dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80063fe:	4b0c      	ldr	r3, [pc, #48]	; (8006430 <prvCheckTasksWaitingTermination+0x50>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3b01      	subs	r3, #1
 8006404:	4a0a      	ldr	r2, [pc, #40]	; (8006430 <prvCheckTasksWaitingTermination+0x50>)
 8006406:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006408:	4b0a      	ldr	r3, [pc, #40]	; (8006434 <prvCheckTasksWaitingTermination+0x54>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3b01      	subs	r3, #1
 800640e:	4a09      	ldr	r2, [pc, #36]	; (8006434 <prvCheckTasksWaitingTermination+0x54>)
 8006410:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006412:	f7fe f861 	bl	80044d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f80e 	bl	8006438 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800641c:	4b05      	ldr	r3, [pc, #20]	; (8006434 <prvCheckTasksWaitingTermination+0x54>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1e1      	bne.n	80063e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006424:	bf00      	nop
 8006426:	3708      	adds	r7, #8
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}
 800642c:	20004e98 	.word	0x20004e98
 8006430:	20004ec4 	.word	0x20004ec4
 8006434:	20004eac 	.word	0x20004eac

08006438 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006446:	2b00      	cmp	r3, #0
 8006448:	d108      	bne.n	800645c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800644e:	4618      	mov	r0, r3
 8006450:	f7fe f9f0 	bl	8004834 <vPortFree>
				vPortFree( pxTCB );
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7fe f9ed 	bl	8004834 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800645a:	e017      	b.n	800648c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006462:	2b01      	cmp	r3, #1
 8006464:	d103      	bne.n	800646e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f7fe f9e4 	bl	8004834 <vPortFree>
	}
 800646c:	e00e      	b.n	800648c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006474:	2b02      	cmp	r3, #2
 8006476:	d009      	beq.n	800648c <prvDeleteTCB+0x54>
 8006478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800647c:	f383 8811 	msr	BASEPRI, r3
 8006480:	f3bf 8f6f 	isb	sy
 8006484:	f3bf 8f4f 	dsb	sy
 8006488:	60fb      	str	r3, [r7, #12]
 800648a:	e7fe      	b.n	800648a <prvDeleteTCB+0x52>
	}
 800648c:	bf00      	nop
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006494:	b480      	push	{r7}
 8006496:	b083      	sub	sp, #12
 8006498:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800649a:	4b0f      	ldr	r3, [pc, #60]	; (80064d8 <prvResetNextTaskUnblockTime+0x44>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d101      	bne.n	80064a8 <prvResetNextTaskUnblockTime+0x14>
 80064a4:	2301      	movs	r3, #1
 80064a6:	e000      	b.n	80064aa <prvResetNextTaskUnblockTime+0x16>
 80064a8:	2300      	movs	r3, #0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d004      	beq.n	80064b8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064ae:	4b0b      	ldr	r3, [pc, #44]	; (80064dc <prvResetNextTaskUnblockTime+0x48>)
 80064b0:	f04f 32ff 	mov.w	r2, #4294967295
 80064b4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064b6:	e008      	b.n	80064ca <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80064b8:	4b07      	ldr	r3, [pc, #28]	; (80064d8 <prvResetNextTaskUnblockTime+0x44>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	4a05      	ldr	r2, [pc, #20]	; (80064dc <prvResetNextTaskUnblockTime+0x48>)
 80064c8:	6013      	str	r3, [r2, #0]
}
 80064ca:	bf00      	nop
 80064cc:	370c      	adds	r7, #12
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	20004e7c 	.word	0x20004e7c
 80064dc:	20004ee4 	.word	0x20004ee4

080064e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80064e6:	4b0b      	ldr	r3, [pc, #44]	; (8006514 <xTaskGetSchedulerState+0x34>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d102      	bne.n	80064f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80064ee:	2301      	movs	r3, #1
 80064f0:	607b      	str	r3, [r7, #4]
 80064f2:	e008      	b.n	8006506 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064f4:	4b08      	ldr	r3, [pc, #32]	; (8006518 <xTaskGetSchedulerState+0x38>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d102      	bne.n	8006502 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80064fc:	2302      	movs	r3, #2
 80064fe:	607b      	str	r3, [r7, #4]
 8006500:	e001      	b.n	8006506 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006502:	2300      	movs	r3, #0
 8006504:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006506:	687b      	ldr	r3, [r7, #4]
	}
 8006508:	4618      	mov	r0, r3
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	20004ed0 	.word	0x20004ed0
 8006518:	20004eec 	.word	0x20004eec

0800651c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006528:	2300      	movs	r3, #0
 800652a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d056      	beq.n	80065e0 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006536:	4b2d      	ldr	r3, [pc, #180]	; (80065ec <xTaskPriorityInherit+0xd0>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653c:	429a      	cmp	r2, r3
 800653e:	d246      	bcs.n	80065ce <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	699b      	ldr	r3, [r3, #24]
 8006544:	2b00      	cmp	r3, #0
 8006546:	db06      	blt.n	8006556 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006548:	4b28      	ldr	r3, [pc, #160]	; (80065ec <xTaskPriorityInherit+0xd0>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800654e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	6959      	ldr	r1, [r3, #20]
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800655e:	4613      	mov	r3, r2
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	4413      	add	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4a22      	ldr	r2, [pc, #136]	; (80065f0 <xTaskPriorityInherit+0xd4>)
 8006568:	4413      	add	r3, r2
 800656a:	4299      	cmp	r1, r3
 800656c:	d101      	bne.n	8006572 <xTaskPriorityInherit+0x56>
 800656e:	2301      	movs	r3, #1
 8006570:	e000      	b.n	8006574 <xTaskPriorityInherit+0x58>
 8006572:	2300      	movs	r3, #0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d022      	beq.n	80065be <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	3304      	adds	r3, #4
 800657c:	4618      	mov	r0, r3
 800657e:	f7fd fe2d 	bl	80041dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006582:	4b1a      	ldr	r3, [pc, #104]	; (80065ec <xTaskPriorityInherit+0xd0>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006590:	4b18      	ldr	r3, [pc, #96]	; (80065f4 <xTaskPriorityInherit+0xd8>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	429a      	cmp	r2, r3
 8006596:	d903      	bls.n	80065a0 <xTaskPriorityInherit+0x84>
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800659c:	4a15      	ldr	r2, [pc, #84]	; (80065f4 <xTaskPriorityInherit+0xd8>)
 800659e:	6013      	str	r3, [r2, #0]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065a4:	4613      	mov	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	4a10      	ldr	r2, [pc, #64]	; (80065f0 <xTaskPriorityInherit+0xd4>)
 80065ae:	441a      	add	r2, r3
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	3304      	adds	r3, #4
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f7fd fdb3 	bl	8004122 <vListInsertEnd>
 80065bc:	e004      	b.n	80065c8 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80065be:	4b0b      	ldr	r3, [pc, #44]	; (80065ec <xTaskPriorityInherit+0xd0>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80065c8:	2301      	movs	r3, #1
 80065ca:	60fb      	str	r3, [r7, #12]
 80065cc:	e008      	b.n	80065e0 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065d2:	4b06      	ldr	r3, [pc, #24]	; (80065ec <xTaskPriorityInherit+0xd0>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d8:	429a      	cmp	r2, r3
 80065da:	d201      	bcs.n	80065e0 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80065dc:	2301      	movs	r3, #1
 80065de:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065e0:	68fb      	ldr	r3, [r7, #12]
	}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	200049f0 	.word	0x200049f0
 80065f0:	200049f4 	.word	0x200049f4
 80065f4:	20004ecc 	.word	0x20004ecc

080065f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006604:	2300      	movs	r3, #0
 8006606:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d054      	beq.n	80066b8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800660e:	4b2d      	ldr	r3, [pc, #180]	; (80066c4 <xTaskPriorityDisinherit+0xcc>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	429a      	cmp	r2, r3
 8006616:	d009      	beq.n	800662c <xTaskPriorityDisinherit+0x34>
 8006618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	60fb      	str	r3, [r7, #12]
 800662a:	e7fe      	b.n	800662a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006630:	2b00      	cmp	r3, #0
 8006632:	d109      	bne.n	8006648 <xTaskPriorityDisinherit+0x50>
 8006634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	60bb      	str	r3, [r7, #8]
 8006646:	e7fe      	b.n	8006646 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800664c:	1e5a      	subs	r2, r3, #1
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800665a:	429a      	cmp	r2, r3
 800665c:	d02c      	beq.n	80066b8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006662:	2b00      	cmp	r3, #0
 8006664:	d128      	bne.n	80066b8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	3304      	adds	r3, #4
 800666a:	4618      	mov	r0, r3
 800666c:	f7fd fdb6 	bl	80041dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800667c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006688:	4b0f      	ldr	r3, [pc, #60]	; (80066c8 <xTaskPriorityDisinherit+0xd0>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	429a      	cmp	r2, r3
 800668e:	d903      	bls.n	8006698 <xTaskPriorityDisinherit+0xa0>
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006694:	4a0c      	ldr	r2, [pc, #48]	; (80066c8 <xTaskPriorityDisinherit+0xd0>)
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800669c:	4613      	mov	r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4a09      	ldr	r2, [pc, #36]	; (80066cc <xTaskPriorityDisinherit+0xd4>)
 80066a6:	441a      	add	r2, r3
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	3304      	adds	r3, #4
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f7fd fd37 	bl	8004122 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066b4:	2301      	movs	r3, #1
 80066b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066b8:	697b      	ldr	r3, [r7, #20]
	}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	200049f0 	.word	0x200049f0
 80066c8:	20004ecc 	.word	0x20004ecc
 80066cc:	200049f4 	.word	0x200049f4

080066d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b088      	sub	sp, #32
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80066de:	2301      	movs	r3, #1
 80066e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d06d      	beq.n	80067c4 <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d109      	bne.n	8006704 <vTaskPriorityDisinheritAfterTimeout+0x34>
 80066f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	60fb      	str	r3, [r7, #12]
 8006702:	e7fe      	b.n	8006702 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	429a      	cmp	r2, r3
 800670c:	d202      	bcs.n	8006714 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	61fb      	str	r3, [r7, #28]
 8006712:	e002      	b.n	800671a <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006718:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	429a      	cmp	r2, r3
 8006722:	d04f      	beq.n	80067c4 <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	429a      	cmp	r2, r3
 800672c:	d14a      	bne.n	80067c4 <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800672e:	4b27      	ldr	r3, [pc, #156]	; (80067cc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	429a      	cmp	r2, r3
 8006736:	d109      	bne.n	800674c <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8006738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673c:	f383 8811 	msr	BASEPRI, r3
 8006740:	f3bf 8f6f 	isb	sy
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	60bb      	str	r3, [r7, #8]
 800674a:	e7fe      	b.n	800674a <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006750:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	69fa      	ldr	r2, [r7, #28]
 8006756:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	2b00      	cmp	r3, #0
 800675e:	db04      	blt.n	800676a <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	6959      	ldr	r1, [r3, #20]
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	4613      	mov	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4a15      	ldr	r2, [pc, #84]	; (80067d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800677a:	4413      	add	r3, r2
 800677c:	4299      	cmp	r1, r3
 800677e:	d101      	bne.n	8006784 <vTaskPriorityDisinheritAfterTimeout+0xb4>
 8006780:	2301      	movs	r3, #1
 8006782:	e000      	b.n	8006786 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8006784:	2300      	movs	r3, #0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d01c      	beq.n	80067c4 <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800678a:	69bb      	ldr	r3, [r7, #24]
 800678c:	3304      	adds	r3, #4
 800678e:	4618      	mov	r0, r3
 8006790:	f7fd fd24 	bl	80041dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006798:	4b0e      	ldr	r3, [pc, #56]	; (80067d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	429a      	cmp	r2, r3
 800679e:	d903      	bls.n	80067a8 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a4:	4a0b      	ldr	r2, [pc, #44]	; (80067d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80067a6:	6013      	str	r3, [r2, #0]
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ac:	4613      	mov	r3, r2
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	4413      	add	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4a06      	ldr	r2, [pc, #24]	; (80067d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80067b6:	441a      	add	r2, r3
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	3304      	adds	r3, #4
 80067bc:	4619      	mov	r1, r3
 80067be:	4610      	mov	r0, r2
 80067c0:	f7fd fcaf 	bl	8004122 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80067c4:	bf00      	nop
 80067c6:	3720      	adds	r7, #32
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	200049f0 	.word	0x200049f0
 80067d0:	200049f4 	.word	0x200049f4
 80067d4:	20004ecc 	.word	0x20004ecc

080067d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80067d8:	b480      	push	{r7}
 80067da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80067dc:	4b07      	ldr	r3, [pc, #28]	; (80067fc <pvTaskIncrementMutexHeldCount+0x24>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d004      	beq.n	80067ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80067e4:	4b05      	ldr	r3, [pc, #20]	; (80067fc <pvTaskIncrementMutexHeldCount+0x24>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067ea:	3201      	adds	r2, #1
 80067ec:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80067ee:	4b03      	ldr	r3, [pc, #12]	; (80067fc <pvTaskIncrementMutexHeldCount+0x24>)
 80067f0:	681b      	ldr	r3, [r3, #0]
	}
 80067f2:	4618      	mov	r0, r3
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr
 80067fc:	200049f0 	.word	0x200049f0

08006800 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800680a:	4b21      	ldr	r3, [pc, #132]	; (8006890 <prvAddCurrentTaskToDelayedList+0x90>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006810:	4b20      	ldr	r3, [pc, #128]	; (8006894 <prvAddCurrentTaskToDelayedList+0x94>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3304      	adds	r3, #4
 8006816:	4618      	mov	r0, r3
 8006818:	f7fd fce0 	bl	80041dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006822:	d10a      	bne.n	800683a <prvAddCurrentTaskToDelayedList+0x3a>
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d007      	beq.n	800683a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800682a:	4b1a      	ldr	r3, [pc, #104]	; (8006894 <prvAddCurrentTaskToDelayedList+0x94>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	3304      	adds	r3, #4
 8006830:	4619      	mov	r1, r3
 8006832:	4819      	ldr	r0, [pc, #100]	; (8006898 <prvAddCurrentTaskToDelayedList+0x98>)
 8006834:	f7fd fc75 	bl	8004122 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006838:	e026      	b.n	8006888 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4413      	add	r3, r2
 8006840:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006842:	4b14      	ldr	r3, [pc, #80]	; (8006894 <prvAddCurrentTaskToDelayedList+0x94>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	429a      	cmp	r2, r3
 8006850:	d209      	bcs.n	8006866 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006852:	4b12      	ldr	r3, [pc, #72]	; (800689c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	4b0f      	ldr	r3, [pc, #60]	; (8006894 <prvAddCurrentTaskToDelayedList+0x94>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3304      	adds	r3, #4
 800685c:	4619      	mov	r1, r3
 800685e:	4610      	mov	r0, r2
 8006860:	f7fd fc83 	bl	800416a <vListInsert>
}
 8006864:	e010      	b.n	8006888 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006866:	4b0e      	ldr	r3, [pc, #56]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	4b0a      	ldr	r3, [pc, #40]	; (8006894 <prvAddCurrentTaskToDelayedList+0x94>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3304      	adds	r3, #4
 8006870:	4619      	mov	r1, r3
 8006872:	4610      	mov	r0, r2
 8006874:	f7fd fc79 	bl	800416a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006878:	4b0a      	ldr	r3, [pc, #40]	; (80068a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	429a      	cmp	r2, r3
 8006880:	d202      	bcs.n	8006888 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006882:	4a08      	ldr	r2, [pc, #32]	; (80068a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	6013      	str	r3, [r2, #0]
}
 8006888:	bf00      	nop
 800688a:	3710      	adds	r7, #16
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	20004ec8 	.word	0x20004ec8
 8006894:	200049f0 	.word	0x200049f0
 8006898:	20004eb0 	.word	0x20004eb0
 800689c:	20004e80 	.word	0x20004e80
 80068a0:	20004e7c 	.word	0x20004e7c
 80068a4:	20004ee4 	.word	0x20004ee4

080068a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08a      	sub	sp, #40	; 0x28
 80068ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068b2:	f000 fac3 	bl	8006e3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068b6:	4b1c      	ldr	r3, [pc, #112]	; (8006928 <xTimerCreateTimerTask+0x80>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d021      	beq.n	8006902 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80068be:	2300      	movs	r3, #0
 80068c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80068c2:	2300      	movs	r3, #0
 80068c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80068c6:	1d3a      	adds	r2, r7, #4
 80068c8:	f107 0108 	add.w	r1, r7, #8
 80068cc:	f107 030c 	add.w	r3, r7, #12
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7fd fbdf 	bl	8004094 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80068d6:	6879      	ldr	r1, [r7, #4]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	9202      	str	r2, [sp, #8]
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	2302      	movs	r3, #2
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	2300      	movs	r3, #0
 80068e6:	460a      	mov	r2, r1
 80068e8:	4910      	ldr	r1, [pc, #64]	; (800692c <xTimerCreateTimerTask+0x84>)
 80068ea:	4811      	ldr	r0, [pc, #68]	; (8006930 <xTimerCreateTimerTask+0x88>)
 80068ec:	f7ff f822 	bl	8005934 <xTaskCreateStatic>
 80068f0:	4602      	mov	r2, r0
 80068f2:	4b10      	ldr	r3, [pc, #64]	; (8006934 <xTimerCreateTimerTask+0x8c>)
 80068f4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80068f6:	4b0f      	ldr	r3, [pc, #60]	; (8006934 <xTimerCreateTimerTask+0x8c>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d001      	beq.n	8006902 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80068fe:	2301      	movs	r3, #1
 8006900:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d109      	bne.n	800691c <xTimerCreateTimerTask+0x74>
 8006908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690c:	f383 8811 	msr	BASEPRI, r3
 8006910:	f3bf 8f6f 	isb	sy
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	613b      	str	r3, [r7, #16]
 800691a:	e7fe      	b.n	800691a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800691c:	697b      	ldr	r3, [r7, #20]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3718      	adds	r7, #24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	20004f20 	.word	0x20004f20
 800692c:	08012758 	.word	0x08012758
 8006930:	08006a51 	.word	0x08006a51
 8006934:	20004f24 	.word	0x20004f24

08006938 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b08a      	sub	sp, #40	; 0x28
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
 8006944:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006946:	2300      	movs	r3, #0
 8006948:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d109      	bne.n	8006964 <xTimerGenericCommand+0x2c>
 8006950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	623b      	str	r3, [r7, #32]
 8006962:	e7fe      	b.n	8006962 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006964:	4b19      	ldr	r3, [pc, #100]	; (80069cc <xTimerGenericCommand+0x94>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d02a      	beq.n	80069c2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b05      	cmp	r3, #5
 800697c:	dc18      	bgt.n	80069b0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800697e:	f7ff fdaf 	bl	80064e0 <xTaskGetSchedulerState>
 8006982:	4603      	mov	r3, r0
 8006984:	2b02      	cmp	r3, #2
 8006986:	d109      	bne.n	800699c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006988:	4b10      	ldr	r3, [pc, #64]	; (80069cc <xTimerGenericCommand+0x94>)
 800698a:	6818      	ldr	r0, [r3, #0]
 800698c:	f107 0110 	add.w	r1, r7, #16
 8006990:	2300      	movs	r3, #0
 8006992:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006994:	f7fe fa02 	bl	8004d9c <xQueueGenericSend>
 8006998:	6278      	str	r0, [r7, #36]	; 0x24
 800699a:	e012      	b.n	80069c2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800699c:	4b0b      	ldr	r3, [pc, #44]	; (80069cc <xTimerGenericCommand+0x94>)
 800699e:	6818      	ldr	r0, [r3, #0]
 80069a0:	f107 0110 	add.w	r1, r7, #16
 80069a4:	2300      	movs	r3, #0
 80069a6:	2200      	movs	r2, #0
 80069a8:	f7fe f9f8 	bl	8004d9c <xQueueGenericSend>
 80069ac:	6278      	str	r0, [r7, #36]	; 0x24
 80069ae:	e008      	b.n	80069c2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069b0:	4b06      	ldr	r3, [pc, #24]	; (80069cc <xTimerGenericCommand+0x94>)
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	f107 0110 	add.w	r1, r7, #16
 80069b8:	2300      	movs	r3, #0
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	f7fe fae8 	bl	8004f90 <xQueueGenericSendFromISR>
 80069c0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3728      	adds	r7, #40	; 0x28
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	20004f20 	.word	0x20004f20

080069d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af02      	add	r7, sp, #8
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069da:	4b1c      	ldr	r3, [pc, #112]	; (8006a4c <prvProcessExpiredTimer+0x7c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	3304      	adds	r3, #4
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7fd fbf7 	bl	80041dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	69db      	ldr	r3, [r3, #28]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d121      	bne.n	8006a3a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	699a      	ldr	r2, [r3, #24]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	18d1      	adds	r1, r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	683a      	ldr	r2, [r7, #0]
 8006a02:	6978      	ldr	r0, [r7, #20]
 8006a04:	f000 f8c8 	bl	8006b98 <prvInsertTimerInActiveList>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d015      	beq.n	8006a3a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a0e:	2300      	movs	r3, #0
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	2300      	movs	r3, #0
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	2100      	movs	r1, #0
 8006a18:	6978      	ldr	r0, [r7, #20]
 8006a1a:	f7ff ff8d 	bl	8006938 <xTimerGenericCommand>
 8006a1e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d109      	bne.n	8006a3a <prvProcessExpiredTimer+0x6a>
 8006a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	60fb      	str	r3, [r7, #12]
 8006a38:	e7fe      	b.n	8006a38 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3e:	6978      	ldr	r0, [r7, #20]
 8006a40:	4798      	blx	r3
}
 8006a42:	bf00      	nop
 8006a44:	3718      	adds	r7, #24
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	20004f18 	.word	0x20004f18

08006a50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a58:	f107 0308 	add.w	r3, r7, #8
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 f857 	bl	8006b10 <prvGetNextExpireTime>
 8006a62:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	4619      	mov	r1, r3
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f000 f803 	bl	8006a74 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a6e:	f000 f8d5 	bl	8006c1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a72:	e7f1      	b.n	8006a58 <prvTimerTask+0x8>

08006a74 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a7e:	f7ff f951 	bl	8005d24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a82:	f107 0308 	add.w	r3, r7, #8
 8006a86:	4618      	mov	r0, r3
 8006a88:	f000 f866 	bl	8006b58 <prvSampleTimeNow>
 8006a8c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d130      	bne.n	8006af6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10a      	bne.n	8006ab0 <prvProcessTimerOrBlockTask+0x3c>
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d806      	bhi.n	8006ab0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006aa2:	f7ff f94d 	bl	8005d40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006aa6:	68f9      	ldr	r1, [r7, #12]
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7ff ff91 	bl	80069d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006aae:	e024      	b.n	8006afa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d008      	beq.n	8006ac8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ab6:	4b13      	ldr	r3, [pc, #76]	; (8006b04 <prvProcessTimerOrBlockTask+0x90>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	bf0c      	ite	eq
 8006ac0:	2301      	moveq	r3, #1
 8006ac2:	2300      	movne	r3, #0
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ac8:	4b0f      	ldr	r3, [pc, #60]	; (8006b08 <prvProcessTimerOrBlockTask+0x94>)
 8006aca:	6818      	ldr	r0, [r3, #0]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	f7fe fef9 	bl	80058cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006ada:	f7ff f931 	bl	8005d40 <xTaskResumeAll>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d10a      	bne.n	8006afa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006ae4:	4b09      	ldr	r3, [pc, #36]	; (8006b0c <prvProcessTimerOrBlockTask+0x98>)
 8006ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aea:	601a      	str	r2, [r3, #0]
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	f3bf 8f6f 	isb	sy
}
 8006af4:	e001      	b.n	8006afa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006af6:	f7ff f923 	bl	8005d40 <xTaskResumeAll>
}
 8006afa:	bf00      	nop
 8006afc:	3710      	adds	r7, #16
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	20004f1c 	.word	0x20004f1c
 8006b08:	20004f20 	.word	0x20004f20
 8006b0c:	e000ed04 	.word	0xe000ed04

08006b10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b18:	4b0e      	ldr	r3, [pc, #56]	; (8006b54 <prvGetNextExpireTime+0x44>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bf0c      	ite	eq
 8006b22:	2301      	moveq	r3, #1
 8006b24:	2300      	movne	r3, #0
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	461a      	mov	r2, r3
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d105      	bne.n	8006b42 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b36:	4b07      	ldr	r3, [pc, #28]	; (8006b54 <prvGetNextExpireTime+0x44>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	e001      	b.n	8006b46 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b46:	68fb      	ldr	r3, [r7, #12]
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr
 8006b54:	20004f18 	.word	0x20004f18

08006b58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b60:	f7ff f98a 	bl	8005e78 <xTaskGetTickCount>
 8006b64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b66:	4b0b      	ldr	r3, [pc, #44]	; (8006b94 <prvSampleTimeNow+0x3c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d205      	bcs.n	8006b7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b70:	f000 f904 	bl	8006d7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	601a      	str	r2, [r3, #0]
 8006b7a:	e002      	b.n	8006b82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b82:	4a04      	ldr	r2, [pc, #16]	; (8006b94 <prvSampleTimeNow+0x3c>)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006b88:	68fb      	ldr	r3, [r7, #12]
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	20004f28 	.word	0x20004f28

08006b98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
 8006ba4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006bb6:	68ba      	ldr	r2, [r7, #8]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d812      	bhi.n	8006be4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	1ad2      	subs	r2, r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d302      	bcc.n	8006bd2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	e01b      	b.n	8006c0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006bd2:	4b10      	ldr	r3, [pc, #64]	; (8006c14 <prvInsertTimerInActiveList+0x7c>)
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	3304      	adds	r3, #4
 8006bda:	4619      	mov	r1, r3
 8006bdc:	4610      	mov	r0, r2
 8006bde:	f7fd fac4 	bl	800416a <vListInsert>
 8006be2:	e012      	b.n	8006c0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d206      	bcs.n	8006bfa <prvInsertTimerInActiveList+0x62>
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d302      	bcc.n	8006bfa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	e007      	b.n	8006c0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bfa:	4b07      	ldr	r3, [pc, #28]	; (8006c18 <prvInsertTimerInActiveList+0x80>)
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	3304      	adds	r3, #4
 8006c02:	4619      	mov	r1, r3
 8006c04:	4610      	mov	r0, r2
 8006c06:	f7fd fab0 	bl	800416a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c0a:	697b      	ldr	r3, [r7, #20]
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3718      	adds	r7, #24
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	20004f1c 	.word	0x20004f1c
 8006c18:	20004f18 	.word	0x20004f18

08006c1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b08e      	sub	sp, #56	; 0x38
 8006c20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c22:	e099      	b.n	8006d58 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	da17      	bge.n	8006c5a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c2a:	1d3b      	adds	r3, r7, #4
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d109      	bne.n	8006c4a <prvProcessReceivedCommands+0x2e>
 8006c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c3a:	f383 8811 	msr	BASEPRI, r3
 8006c3e:	f3bf 8f6f 	isb	sy
 8006c42:	f3bf 8f4f 	dsb	sy
 8006c46:	61fb      	str	r3, [r7, #28]
 8006c48:	e7fe      	b.n	8006c48 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c50:	6850      	ldr	r0, [r2, #4]
 8006c52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c54:	6892      	ldr	r2, [r2, #8]
 8006c56:	4611      	mov	r1, r2
 8006c58:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	db7b      	blt.n	8006d58 <prvProcessReceivedCommands+0x13c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c66:	695b      	ldr	r3, [r3, #20]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d004      	beq.n	8006c76 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6e:	3304      	adds	r3, #4
 8006c70:	4618      	mov	r0, r3
 8006c72:	f7fd fab3 	bl	80041dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c76:	463b      	mov	r3, r7
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7ff ff6d 	bl	8006b58 <prvSampleTimeNow>
 8006c7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2b09      	cmp	r3, #9
 8006c84:	d867      	bhi.n	8006d56 <prvProcessReceivedCommands+0x13a>
 8006c86:	a201      	add	r2, pc, #4	; (adr r2, 8006c8c <prvProcessReceivedCommands+0x70>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006cb5 	.word	0x08006cb5
 8006c90:	08006cb5 	.word	0x08006cb5
 8006c94:	08006cb5 	.word	0x08006cb5
 8006c98:	08006d59 	.word	0x08006d59
 8006c9c:	08006d0f 	.word	0x08006d0f
 8006ca0:	08006d45 	.word	0x08006d45
 8006ca4:	08006cb5 	.word	0x08006cb5
 8006ca8:	08006cb5 	.word	0x08006cb5
 8006cac:	08006d59 	.word	0x08006d59
 8006cb0:	08006d0f 	.word	0x08006d0f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	18d1      	adds	r1, r2, r3
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cc2:	f7ff ff69 	bl	8006b98 <prvInsertTimerInActiveList>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d045      	beq.n	8006d58 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cd2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd6:	69db      	ldr	r3, [r3, #28]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d13d      	bne.n	8006d58 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	441a      	add	r2, r3
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	2300      	movs	r3, #0
 8006cea:	2100      	movs	r1, #0
 8006cec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cee:	f7ff fe23 	bl	8006938 <xTimerGenericCommand>
 8006cf2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006cf4:	6a3b      	ldr	r3, [r7, #32]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d12e      	bne.n	8006d58 <prvProcessReceivedCommands+0x13c>
 8006cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cfe:	f383 8811 	msr	BASEPRI, r3
 8006d02:	f3bf 8f6f 	isb	sy
 8006d06:	f3bf 8f4f 	dsb	sy
 8006d0a:	61bb      	str	r3, [r7, #24]
 8006d0c:	e7fe      	b.n	8006d0c <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d12:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d109      	bne.n	8006d30 <prvProcessReceivedCommands+0x114>
 8006d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d20:	f383 8811 	msr	BASEPRI, r3
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	617b      	str	r3, [r7, #20]
 8006d2e:	e7fe      	b.n	8006d2e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d32:	699a      	ldr	r2, [r3, #24]
 8006d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d36:	18d1      	adds	r1, r2, r3
 8006d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d3e:	f7ff ff2b 	bl	8006b98 <prvInsertTimerInActiveList>
					break;
 8006d42:	e009      	b.n	8006d58 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d46:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d104      	bne.n	8006d58 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8006d4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d50:	f7fd fd70 	bl	8004834 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006d54:	e000      	b.n	8006d58 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
 8006d56:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d58:	4b07      	ldr	r3, [pc, #28]	; (8006d78 <prvProcessReceivedCommands+0x15c>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	1d39      	adds	r1, r7, #4
 8006d5e:	2200      	movs	r2, #0
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7fe fa33 	bl	80051cc <xQueueReceive>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	f47f af5b 	bne.w	8006c24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006d6e:	bf00      	nop
 8006d70:	3730      	adds	r7, #48	; 0x30
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	20004f20 	.word	0x20004f20

08006d7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b088      	sub	sp, #32
 8006d80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d82:	e044      	b.n	8006e0e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006d84:	4b2b      	ldr	r3, [pc, #172]	; (8006e34 <prvSwitchTimerLists+0xb8>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006d8e:	4b29      	ldr	r3, [pc, #164]	; (8006e34 <prvSwitchTimerLists+0xb8>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	68db      	ldr	r3, [r3, #12]
 8006d96:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	3304      	adds	r3, #4
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f7fd fa1d 	bl	80041dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	6938      	ldr	r0, [r7, #16]
 8006da8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	69db      	ldr	r3, [r3, #28]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d12d      	bne.n	8006e0e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	699a      	ldr	r2, [r3, #24]
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	4413      	add	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d90e      	bls.n	8006de2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006dd0:	4b18      	ldr	r3, [pc, #96]	; (8006e34 <prvSwitchTimerLists+0xb8>)
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	3304      	adds	r3, #4
 8006dd8:	4619      	mov	r1, r3
 8006dda:	4610      	mov	r0, r2
 8006ddc:	f7fd f9c5 	bl	800416a <vListInsert>
 8006de0:	e015      	b.n	8006e0e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006de2:	2300      	movs	r3, #0
 8006de4:	9300      	str	r3, [sp, #0]
 8006de6:	2300      	movs	r3, #0
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	2100      	movs	r1, #0
 8006dec:	6938      	ldr	r0, [r7, #16]
 8006dee:	f7ff fda3 	bl	8006938 <xTimerGenericCommand>
 8006df2:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d109      	bne.n	8006e0e <prvSwitchTimerLists+0x92>
 8006dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dfe:	f383 8811 	msr	BASEPRI, r3
 8006e02:	f3bf 8f6f 	isb	sy
 8006e06:	f3bf 8f4f 	dsb	sy
 8006e0a:	603b      	str	r3, [r7, #0]
 8006e0c:	e7fe      	b.n	8006e0c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e0e:	4b09      	ldr	r3, [pc, #36]	; (8006e34 <prvSwitchTimerLists+0xb8>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1b5      	bne.n	8006d84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006e18:	4b06      	ldr	r3, [pc, #24]	; (8006e34 <prvSwitchTimerLists+0xb8>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8006e1e:	4b06      	ldr	r3, [pc, #24]	; (8006e38 <prvSwitchTimerLists+0xbc>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a04      	ldr	r2, [pc, #16]	; (8006e34 <prvSwitchTimerLists+0xb8>)
 8006e24:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006e26:	4a04      	ldr	r2, [pc, #16]	; (8006e38 <prvSwitchTimerLists+0xbc>)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6013      	str	r3, [r2, #0]
}
 8006e2c:	bf00      	nop
 8006e2e:	3718      	adds	r7, #24
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	20004f18 	.word	0x20004f18
 8006e38:	20004f1c 	.word	0x20004f1c

08006e3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006e42:	f7fd fb1b 	bl	800447c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006e46:	4b15      	ldr	r3, [pc, #84]	; (8006e9c <prvCheckForValidListAndQueue+0x60>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d120      	bne.n	8006e90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006e4e:	4814      	ldr	r0, [pc, #80]	; (8006ea0 <prvCheckForValidListAndQueue+0x64>)
 8006e50:	f7fd f93a 	bl	80040c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006e54:	4813      	ldr	r0, [pc, #76]	; (8006ea4 <prvCheckForValidListAndQueue+0x68>)
 8006e56:	f7fd f937 	bl	80040c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006e5a:	4b13      	ldr	r3, [pc, #76]	; (8006ea8 <prvCheckForValidListAndQueue+0x6c>)
 8006e5c:	4a10      	ldr	r2, [pc, #64]	; (8006ea0 <prvCheckForValidListAndQueue+0x64>)
 8006e5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006e60:	4b12      	ldr	r3, [pc, #72]	; (8006eac <prvCheckForValidListAndQueue+0x70>)
 8006e62:	4a10      	ldr	r2, [pc, #64]	; (8006ea4 <prvCheckForValidListAndQueue+0x68>)
 8006e64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006e66:	2300      	movs	r3, #0
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	4b11      	ldr	r3, [pc, #68]	; (8006eb0 <prvCheckForValidListAndQueue+0x74>)
 8006e6c:	4a11      	ldr	r2, [pc, #68]	; (8006eb4 <prvCheckForValidListAndQueue+0x78>)
 8006e6e:	2110      	movs	r1, #16
 8006e70:	200a      	movs	r0, #10
 8006e72:	f7fd fe5b 	bl	8004b2c <xQueueGenericCreateStatic>
 8006e76:	4602      	mov	r2, r0
 8006e78:	4b08      	ldr	r3, [pc, #32]	; (8006e9c <prvCheckForValidListAndQueue+0x60>)
 8006e7a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006e7c:	4b07      	ldr	r3, [pc, #28]	; (8006e9c <prvCheckForValidListAndQueue+0x60>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d005      	beq.n	8006e90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006e84:	4b05      	ldr	r3, [pc, #20]	; (8006e9c <prvCheckForValidListAndQueue+0x60>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	490b      	ldr	r1, [pc, #44]	; (8006eb8 <prvCheckForValidListAndQueue+0x7c>)
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f7fe fccc 	bl	8005828 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e90:	f7fd fb22 	bl	80044d8 <vPortExitCritical>
}
 8006e94:	bf00      	nop
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	20004f20 	.word	0x20004f20
 8006ea0:	20004ef0 	.word	0x20004ef0
 8006ea4:	20004f04 	.word	0x20004f04
 8006ea8:	20004f18 	.word	0x20004f18
 8006eac:	20004f1c 	.word	0x20004f1c
 8006eb0:	20004fcc 	.word	0x20004fcc
 8006eb4:	20004f2c 	.word	0x20004f2c
 8006eb8:	08012760 	.word	0x08012760

08006ebc <delay_init>:
//
//ucos,ucos
//SYSTICKAHB
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	71fb      	strb	r3, [r7, #7]
#if SYSTEM_SUPPORT_OS 						//OS.
	u32 reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 8006ec6:	2004      	movs	r0, #4
 8006ec8:	f7fa f9d6 	bl	8001278 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;						//OS,fac_us
 8006ecc:	79fb      	ldrb	r3, [r7, #7]
 8006ece:	4a03      	ldr	r2, [pc, #12]	; (8006edc <delay_init+0x20>)
 8006ed0:	6013      	str	r3, [r2, #0]
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//SYSTICK
	SysTick->LOAD=reload; 					//1/OS_TICKS_PER_SEC	
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //SYSTICK
#else
#endif
}								    
 8006ed2:	bf00      	nop
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	2000501c 	.word	0x2000501c

08006ee0 <delay_us>:
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
}
*/
void delay_us(u32 nus)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 u32 temp;
 SysTick->LOAD = 9*nus;
 8006ee8:	4912      	ldr	r1, [pc, #72]	; (8006f34 <delay_us+0x54>)
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	4613      	mov	r3, r2
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	4413      	add	r3, r2
 8006ef2:	604b      	str	r3, [r1, #4]
 SysTick->VAL=0X00;//
 8006ef4:	4b0f      	ldr	r3, [pc, #60]	; (8006f34 <delay_us+0x54>)
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	609a      	str	r2, [r3, #8]
 SysTick->CTRL=0X01;//
 8006efa:	4b0e      	ldr	r3, [pc, #56]	; (8006f34 <delay_us+0x54>)
 8006efc:	2201      	movs	r2, #1
 8006efe:	601a      	str	r2, [r3, #0]
 do
 {
  temp=SysTick->CTRL;//
 8006f00:	4b0c      	ldr	r3, [pc, #48]	; (8006f34 <delay_us+0x54>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	60fb      	str	r3, [r7, #12]
 }while((temp&0x01)&&(!(temp&(1<<16))));//
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d004      	beq.n	8006f1a <delay_us+0x3a>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0f2      	beq.n	8006f00 <delay_us+0x20>
     SysTick->CTRL=0x00; //
 8006f1a:	4b06      	ldr	r3, [pc, #24]	; (8006f34 <delay_us+0x54>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]
    SysTick->VAL =0X00; //
 8006f20:	4b04      	ldr	r3, [pc, #16]	; (8006f34 <delay_us+0x54>)
 8006f22:	2200      	movs	r2, #0
 8006f24:	609a      	str	r2, [r3, #8]
}
 8006f26:	bf00      	nop
 8006f28:	3714      	adds	r7, #20
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	e000e010 	.word	0xe000e010

08006f38 <delay_ms>:
void delay_ms(u16 nms)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	4603      	mov	r3, r0
 8006f40:	80fb      	strh	r3, [r7, #6]
 u32 temp;
 SysTick->LOAD = 9000*nms;
 8006f42:	4a13      	ldr	r2, [pc, #76]	; (8006f90 <delay_ms+0x58>)
 8006f44:	88fb      	ldrh	r3, [r7, #6]
 8006f46:	f242 3128 	movw	r1, #9000	; 0x2328
 8006f4a:	fb01 f303 	mul.w	r3, r1, r3
 8006f4e:	6053      	str	r3, [r2, #4]
 SysTick->VAL=0X00;//
 8006f50:	4b0f      	ldr	r3, [pc, #60]	; (8006f90 <delay_ms+0x58>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	609a      	str	r2, [r3, #8]
 SysTick->CTRL=0X01;//
 8006f56:	4b0e      	ldr	r3, [pc, #56]	; (8006f90 <delay_ms+0x58>)
 8006f58:	2201      	movs	r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]
 do
 {
  temp=SysTick->CTRL;//
 8006f5c:	4b0c      	ldr	r3, [pc, #48]	; (8006f90 <delay_ms+0x58>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60fb      	str	r3, [r7, #12]
 }while((temp&0x01)&&(!(temp&(1<<16))));//
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f003 0301 	and.w	r3, r3, #1
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d004      	beq.n	8006f76 <delay_ms+0x3e>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d0f2      	beq.n	8006f5c <delay_ms+0x24>
    SysTick->CTRL=0x00; //
 8006f76:	4b06      	ldr	r3, [pc, #24]	; (8006f90 <delay_ms+0x58>)
 8006f78:	2200      	movs	r2, #0
 8006f7a:	601a      	str	r2, [r3, #0]
    SysTick->VAL =0X00; //
 8006f7c:	4b04      	ldr	r3, [pc, #16]	; (8006f90 <delay_ms+0x58>)
 8006f7e:	2200      	movs	r2, #0
 8006f80:	609a      	str	r2, [r3, #8]
}
 8006f82:	bf00      	nop
 8006f84:	3714      	adds	r7, #20
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	e000e010 	.word	0xe000e010

08006f94 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b0a8      	sub	sp, #160	; 0xa0
 8006f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
       
  /* USER CODE END Init */
osKernelInitialize();
 8006f9a:	f7fc feb1 	bl	8003d00 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinSem_DataReady */
  const osSemaphoreAttr_t BinSem_DataReady_attributes = {
 8006f9e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]
 8006fa6:	605a      	str	r2, [r3, #4]
 8006fa8:	609a      	str	r2, [r3, #8]
 8006faa:	60da      	str	r2, [r3, #12]
 8006fac:	4b3e      	ldr	r3, [pc, #248]	; (80070a8 <MX_FREERTOS_Init+0x114>)
 8006fae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    .name = "BinSem_DataReady"
  };
  BinSem_DataReadyHandle = osSemaphoreNew(1, 1, &BinSem_DataReady_attributes);
 8006fb2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	2101      	movs	r1, #1
 8006fba:	2001      	movs	r0, #1
 8006fbc:	f7fc ffb2 	bl	8003f24 <osSemaphoreNew>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	4b3a      	ldr	r3, [pc, #232]	; (80070ac <MX_FREERTOS_Init+0x118>)
 8006fc4:	601a      	str	r2, [r3, #0]

  /* definition and creation of BinSem_StoreReady */
  const osSemaphoreAttr_t BinSem_StoreReady_attributes = {
 8006fc6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006fca:	2200      	movs	r2, #0
 8006fcc:	601a      	str	r2, [r3, #0]
 8006fce:	605a      	str	r2, [r3, #4]
 8006fd0:	609a      	str	r2, [r3, #8]
 8006fd2:	60da      	str	r2, [r3, #12]
 8006fd4:	4b36      	ldr	r3, [pc, #216]	; (80070b0 <MX_FREERTOS_Init+0x11c>)
 8006fd6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    .name = "BinSem_StoreReady"
  };
  BinSem_StoreReadyHandle = osSemaphoreNew(1, 1, &BinSem_StoreReady_attributes);
 8006fda:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006fde:	461a      	mov	r2, r3
 8006fe0:	2101      	movs	r1, #1
 8006fe2:	2001      	movs	r0, #1
 8006fe4:	f7fc ff9e 	bl	8003f24 <osSemaphoreNew>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	4b32      	ldr	r3, [pc, #200]	; (80070b4 <MX_FREERTOS_Init+0x120>)
 8006fec:	601a      	str	r2, [r3, #0]

  /* definition and creation of myBinarySem03 */
  const osSemaphoreAttr_t myBinarySem03_attributes = {
 8006fee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	605a      	str	r2, [r3, #4]
 8006ff8:	609a      	str	r2, [r3, #8]
 8006ffa:	60da      	str	r2, [r3, #12]
 8006ffc:	4b2e      	ldr	r3, [pc, #184]	; (80070b8 <MX_FREERTOS_Init+0x124>)
 8006ffe:	673b      	str	r3, [r7, #112]	; 0x70
    .name = "myBinarySem03"
  };
  myBinarySem03Handle = osSemaphoreNew(1, 1, &myBinarySem03_attributes);
 8007000:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007004:	461a      	mov	r2, r3
 8007006:	2101      	movs	r1, #1
 8007008:	2001      	movs	r0, #1
 800700a:	f7fc ff8b 	bl	8003f24 <osSemaphoreNew>
 800700e:	4602      	mov	r2, r0
 8007010:	4b2a      	ldr	r3, [pc, #168]	; (80070bc <MX_FREERTOS_Init+0x128>)
 8007012:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of AppTask_Draw */
  const osThreadAttr_t AppTask_Draw_attributes = {
 8007014:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007018:	2224      	movs	r2, #36	; 0x24
 800701a:	2100      	movs	r1, #0
 800701c:	4618      	mov	r0, r3
 800701e:	f006 fb3d 	bl	800d69c <memset>
 8007022:	4b27      	ldr	r3, [pc, #156]	; (80070c0 <MX_FREERTOS_Init+0x12c>)
 8007024:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007026:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800702a:	663b      	str	r3, [r7, #96]	; 0x60
 800702c:	2318      	movs	r3, #24
 800702e:	667b      	str	r3, [r7, #100]	; 0x64
    .name = "AppTask_Draw",
    .priority = (osPriority_t) osPriorityNormal,
    .stack_size = 1024
  };
  AppTask_DrawHandle = osThreadNew(Task_Draw, NULL, &AppTask_Draw_attributes);
 8007030:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007034:	461a      	mov	r2, r3
 8007036:	2100      	movs	r1, #0
 8007038:	4822      	ldr	r0, [pc, #136]	; (80070c4 <MX_FREERTOS_Init+0x130>)
 800703a:	f7fc fec9 	bl	8003dd0 <osThreadNew>
 800703e:	4602      	mov	r2, r0
 8007040:	4b21      	ldr	r3, [pc, #132]	; (80070c8 <MX_FREERTOS_Init+0x134>)
 8007042:	601a      	str	r2, [r3, #0]

  /* definition and creation of AppTask_Store */
  const osThreadAttr_t AppTask_Store_attributes = {
 8007044:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007048:	2224      	movs	r2, #36	; 0x24
 800704a:	2100      	movs	r1, #0
 800704c:	4618      	mov	r0, r3
 800704e:	f006 fb25 	bl	800d69c <memset>
 8007052:	4b1e      	ldr	r3, [pc, #120]	; (80070cc <MX_FREERTOS_Init+0x138>)
 8007054:	62bb      	str	r3, [r7, #40]	; 0x28
 8007056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800705a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800705c:	2328      	movs	r3, #40	; 0x28
 800705e:	643b      	str	r3, [r7, #64]	; 0x40
    .name = "AppTask_Store",
    .priority = (osPriority_t) osPriorityHigh,
    .stack_size = 1024
  };
  AppTask_StoreHandle = osThreadNew(Task_Store, NULL, &AppTask_Store_attributes);
 8007060:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007064:	461a      	mov	r2, r3
 8007066:	2100      	movs	r1, #0
 8007068:	4819      	ldr	r0, [pc, #100]	; (80070d0 <MX_FREERTOS_Init+0x13c>)
 800706a:	f7fc feb1 	bl	8003dd0 <osThreadNew>
 800706e:	4602      	mov	r2, r0
 8007070:	4b18      	ldr	r3, [pc, #96]	; (80070d4 <MX_FREERTOS_Init+0x140>)
 8007072:	601a      	str	r2, [r3, #0]

  /* definition and creation of AppTask_Plot */
  const osThreadAttr_t AppTask_Plot_attributes = {
 8007074:	1d3b      	adds	r3, r7, #4
 8007076:	2224      	movs	r2, #36	; 0x24
 8007078:	2100      	movs	r1, #0
 800707a:	4618      	mov	r0, r3
 800707c:	f006 fb0e 	bl	800d69c <memset>
 8007080:	4b15      	ldr	r3, [pc, #84]	; (80070d8 <MX_FREERTOS_Init+0x144>)
 8007082:	607b      	str	r3, [r7, #4]
 8007084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	2328      	movs	r3, #40	; 0x28
 800708c:	61fb      	str	r3, [r7, #28]
    .name = "AppTask_Plot",
    .priority = (osPriority_t) osPriorityHigh,
    .stack_size = 1024
  };
  AppTask_PlotHandle = osThreadNew(Task_Plot, NULL, &AppTask_Plot_attributes);
 800708e:	1d3b      	adds	r3, r7, #4
 8007090:	461a      	mov	r2, r3
 8007092:	2100      	movs	r1, #0
 8007094:	4811      	ldr	r0, [pc, #68]	; (80070dc <MX_FREERTOS_Init+0x148>)
 8007096:	f7fc fe9b 	bl	8003dd0 <osThreadNew>
 800709a:	4602      	mov	r2, r0
 800709c:	4b10      	ldr	r3, [pc, #64]	; (80070e0 <MX_FREERTOS_Init+0x14c>)
 800709e:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80070a0:	bf00      	nop
 80070a2:	37a0      	adds	r7, #160	; 0xa0
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	08012768 	.word	0x08012768
 80070ac:	200050c8 	.word	0x200050c8
 80070b0:	0801277c 	.word	0x0801277c
 80070b4:	200057e8 	.word	0x200057e8
 80070b8:	08012790 	.word	0x08012790
 80070bc:	200050d4 	.word	0x200050d4
 80070c0:	080127a0 	.word	0x080127a0
 80070c4:	080070e5 	.word	0x080070e5
 80070c8:	200050c4 	.word	0x200050c4
 80070cc:	080127b0 	.word	0x080127b0
 80070d0:	08007255 	.word	0x08007255
 80070d4:	200050d8 	.word	0x200050d8
 80070d8:	080127c0 	.word	0x080127c0
 80070dc:	08007381 	.word	0x08007381
 80070e0:	200050dc 	.word	0x200050dc

080070e4 <Task_Draw>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_Task_Draw */
void Task_Draw(void *argument)
{
 80070e4:	b590      	push	{r4, r7, lr}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af02      	add	r7, sp, #8
 80070ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_Draw */
  /* Infinite loop */
	  LCD_DrawLine_Color(0,300,240,300,lcdColor_YELLOW);//
 80070ec:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80070f6:	22f0      	movs	r2, #240	; 0xf0
 80070f8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80070fc:	2000      	movs	r0, #0
 80070fe:	f005 ff72 	bl	800cfe6 <LCD_DrawLine_Color>
	  LCD_DrawLine_Color(0,300,0,100,lcdColor_YELLOW);// (0,300)--(240,100)
 8007102:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007106:	9300      	str	r3, [sp, #0]
 8007108:	2364      	movs	r3, #100	; 0x64
 800710a:	2200      	movs	r2, #0
 800710c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8007110:	2000      	movs	r0, #0
 8007112:	f005 ff68 	bl	800cfe6 <LCD_DrawLine_Color>
	  LCD_DrawLine_Color(0,100,10,110,lcdColor_YELLOW);//
 8007116:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	236e      	movs	r3, #110	; 0x6e
 800711e:	220a      	movs	r2, #10
 8007120:	2164      	movs	r1, #100	; 0x64
 8007122:	2000      	movs	r0, #0
 8007124:	f005 ff5f 	bl	800cfe6 <LCD_DrawLine_Color>

	  LCD_DrawLine_Color(240,300,230,290,lcdColor_YELLOW);//
 8007128:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	f44f 7391 	mov.w	r3, #290	; 0x122
 8007132:	22e6      	movs	r2, #230	; 0xe6
 8007134:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8007138:	20f0      	movs	r0, #240	; 0xf0
 800713a:	f005 ff54 	bl	800cfe6 <LCD_DrawLine_Color>
	  LCD_DrawLine_Color(240,300,230,310,lcdColor_YELLOW);//
 800713e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007142:	9300      	str	r3, [sp, #0]
 8007144:	f44f 739b 	mov.w	r3, #310	; 0x136
 8007148:	22e6      	movs	r2, #230	; 0xe6
 800714a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800714e:	20f0      	movs	r0, #240	; 0xf0
 8007150:	f005 ff49 	bl	800cfe6 <LCD_DrawLine_Color>
	  for(;;)
	  {
		  if (xSemaphoreTake(BinSem_StoreReadyHandle, portMAX_DELAY)==pdTRUE)
 8007154:	4b37      	ldr	r3, [pc, #220]	; (8007234 <Task_Draw+0x150>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f04f 31ff 	mov.w	r1, #4294967295
 800715c:	4618      	mov	r0, r3
 800715e:	f7fe f911 	bl	8005384 <xQueueSemaphoreTake>
 8007162:	4603      	mov	r3, r0
 8007164:	2b01      	cmp	r3, #1
 8007166:	d1f5      	bne.n	8007154 <Task_Draw+0x70>
		  {
			  	 if(temperature<0)
 8007168:	4b33      	ldr	r3, [pc, #204]	; (8007238 <Task_Draw+0x154>)
 800716a:	edd3 7a00 	vldr	s15, [r3]
 800716e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007176:	d50e      	bpl.n	8007196 <Task_Draw+0xb2>
			  		{
			  		  LCD_ShowChar(50,80,'-',0);			//
 8007178:	2300      	movs	r3, #0
 800717a:	222d      	movs	r2, #45	; 0x2d
 800717c:	2150      	movs	r1, #80	; 0x50
 800717e:	2032      	movs	r0, #50	; 0x32
 8007180:	f005 ffb6 	bl	800d0f0 <LCD_ShowChar>
			  		  temperature=-temperature;					//
 8007184:	4b2c      	ldr	r3, [pc, #176]	; (8007238 <Task_Draw+0x154>)
 8007186:	edd3 7a00 	vldr	s15, [r3]
 800718a:	eef1 7a67 	vneg.f32	s15, s15
 800718e:	4b2a      	ldr	r3, [pc, #168]	; (8007238 <Task_Draw+0x154>)
 8007190:	edc3 7a00 	vstr	s15, [r3]
 8007194:	e005      	b.n	80071a2 <Task_Draw+0xbe>
			  		}else LCD_ShowChar(50,80,' ',0);			//
 8007196:	2300      	movs	r3, #0
 8007198:	2220      	movs	r2, #32
 800719a:	2150      	movs	r1, #80	; 0x50
 800719c:	2032      	movs	r0, #50	; 0x32
 800719e:	f005 ffa7 	bl	800d0f0 <LCD_ShowChar>
			  	  LCD_ShowFloat(60,80,temperature,1);
 80071a2:	4b25      	ldr	r3, [pc, #148]	; (8007238 <Task_Draw+0x154>)
 80071a4:	edd3 7a00 	vldr	s15, [r3]
 80071a8:	2201      	movs	r2, #1
 80071aa:	eeb0 0a67 	vmov.f32	s0, s15
 80071ae:	2150      	movs	r1, #80	; 0x50
 80071b0:	203c      	movs	r0, #60	; 0x3c
 80071b2:	f006 f85f 	bl	800d274 <LCD_ShowFloat>

			  	  if(counter<240)
 80071b6:	4b21      	ldr	r3, [pc, #132]	; (800723c <Task_Draw+0x158>)
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	2bef      	cmp	r3, #239	; 0xef
 80071bc:	d8ca      	bhi.n	8007154 <Task_Draw+0x70>
			  	  {
			  	  Point_new=300-(int)(temperature*200/30);// 0--30
 80071be:	4b1e      	ldr	r3, [pc, #120]	; (8007238 <Task_Draw+0x154>)
 80071c0:	edd3 7a00 	vldr	s15, [r3]
 80071c4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8007240 <Task_Draw+0x15c>
 80071c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80071cc:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80071d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80071d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80071d8:	ee17 3a90 	vmov	r3, s15
 80071dc:	f5c3 7396 	rsb	r3, r3, #300	; 0x12c
 80071e0:	461a      	mov	r2, r3
 80071e2:	4b18      	ldr	r3, [pc, #96]	; (8007244 <Task_Draw+0x160>)
 80071e4:	601a      	str	r2, [r3, #0]
			  	  counter++;
 80071e6:	4b15      	ldr	r3, [pc, #84]	; (800723c <Task_Draw+0x158>)
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	3301      	adds	r3, #1
 80071ec:	b2da      	uxtb	r2, r3
 80071ee:	4b13      	ldr	r3, [pc, #76]	; (800723c <Task_Draw+0x158>)
 80071f0:	701a      	strb	r2, [r3, #0]
			  	  if(counter>2)//
 80071f2:	4b12      	ldr	r3, [pc, #72]	; (800723c <Task_Draw+0x158>)
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d913      	bls.n	8007222 <Task_Draw+0x13e>
			  	  LCD_DrawLine_Color(counter-1,Point_old,counter,Point_new,lcdColor_RED);
 80071fa:	4b10      	ldr	r3, [pc, #64]	; (800723c <Task_Draw+0x158>)
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	b29b      	uxth	r3, r3
 8007200:	3b01      	subs	r3, #1
 8007202:	b298      	uxth	r0, r3
 8007204:	4b10      	ldr	r3, [pc, #64]	; (8007248 <Task_Draw+0x164>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	b299      	uxth	r1, r3
 800720a:	4b0c      	ldr	r3, [pc, #48]	; (800723c <Task_Draw+0x158>)
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	b29a      	uxth	r2, r3
 8007210:	4b0c      	ldr	r3, [pc, #48]	; (8007244 <Task_Draw+0x160>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	b29c      	uxth	r4, r3
 8007216:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	4623      	mov	r3, r4
 800721e:	f005 fee2 	bl	800cfe6 <LCD_DrawLine_Color>
			  	  Point_old=Point_new;
 8007222:	4b08      	ldr	r3, [pc, #32]	; (8007244 <Task_Draw+0x160>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a08      	ldr	r2, [pc, #32]	; (8007248 <Task_Draw+0x164>)
 8007228:	6013      	str	r3, [r2, #0]

			  	  strcat (tempStr_group,tempStr);//
 800722a:	4908      	ldr	r1, [pc, #32]	; (800724c <Task_Draw+0x168>)
 800722c:	4808      	ldr	r0, [pc, #32]	; (8007250 <Task_Draw+0x16c>)
 800722e:	f006 fae1 	bl	800d7f4 <strcat>
		  if (xSemaphoreTake(BinSem_StoreReadyHandle, portMAX_DELAY)==pdTRUE)
 8007232:	e78f      	b.n	8007154 <Task_Draw+0x70>
 8007234:	200057e8 	.word	0x200057e8
 8007238:	200050cc 	.word	0x200050cc
 800723c:	20005024 	.word	0x20005024
 8007240:	43480000 	.word	0x43480000
 8007244:	200050d0 	.word	0x200050d0
 8007248:	200057ec 	.word	0x200057ec
 800724c:	20000014 	.word	0x20000014
 8007250:	200050e0 	.word	0x200050e0

08007254 <Task_Store>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_Store */
void Task_Store(void *argument)
{
 8007254:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007258:	b085      	sub	sp, #20
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	 //LCD_ShowString(10,350, (uint8_t *) "task_store");
  for(;;)
  {
	  //HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_9);
	  if (xSemaphoreTake(BinSem_DataReadyHandle, portMAX_DELAY)==pdTRUE)
 800725e:	4b41      	ldr	r3, [pc, #260]	; (8007364 <Task_Store+0x110>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f04f 31ff 	mov.w	r1, #4294967295
 8007266:	4618      	mov	r0, r3
 8007268:	f7fe f88c 	bl	8005384 <xQueueSemaphoreTake>
 800726c:	4603      	mov	r3, r0
 800726e:	2b01      	cmp	r3, #1
 8007270:	d1f5      	bne.n	800725e <Task_Store+0xa>
	  {
		  HAL_Delay(100);
 8007272:	2064      	movs	r0, #100	; 0x64
 8007274:	f7f9 fefe 	bl	8001074 <HAL_Delay>
		  HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_9);
 8007278:	f44f 7100 	mov.w	r1, #512	; 0x200
 800727c:	483a      	ldr	r0, [pc, #232]	; (8007368 <Task_Store+0x114>)
 800727e:	f7fa f9ec 	bl	800165a <HAL_GPIO_TogglePin>
		  HAL_Delay(100);  //,
 8007282:	2064      	movs	r0, #100	; 0x64
 8007284:	f7f9 fef6 	bl	8001074 <HAL_Delay>
		   while(AT24CXX_Check())//24c02
 8007288:	e011      	b.n	80072ae <Task_Store+0x5a>
		   	{
		   		LCD_ShowString(30,150,"24C02 Check Failed!");
 800728a:	4a38      	ldr	r2, [pc, #224]	; (800736c <Task_Store+0x118>)
 800728c:	2196      	movs	r1, #150	; 0x96
 800728e:	201e      	movs	r0, #30
 8007290:	f006 f8dc 	bl	800d44c <LCD_ShowString>
		   		delay_ms(500);
 8007294:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007298:	f7ff fe4e 	bl	8006f38 <delay_ms>
		   		LCD_ShowString(30,150,"Please Check!      ");
 800729c:	4a34      	ldr	r2, [pc, #208]	; (8007370 <Task_Store+0x11c>)
 800729e:	2196      	movs	r1, #150	; 0x96
 80072a0:	201e      	movs	r0, #30
 80072a2:	f006 f8d3 	bl	800d44c <LCD_ShowString>
		   		delay_ms(500);
 80072a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80072aa:	f7ff fe45 	bl	8006f38 <delay_ms>
		   while(AT24CXX_Check())//24c02
 80072ae:	f001 fb84 	bl	80089ba <AT24CXX_Check>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d1e8      	bne.n	800728a <Task_Store+0x36>
		   	}
		   	//LCD_ShowString(30,150,"24C02 Ready!");

		   	u8 datatemp[size_temp*counter];
 80072b8:	4b2e      	ldr	r3, [pc, #184]	; (8007374 <Task_Store+0x120>)
 80072ba:	881b      	ldrh	r3, [r3, #0]
 80072bc:	461a      	mov	r2, r3
 80072be:	4b2e      	ldr	r3, [pc, #184]	; (8007378 <Task_Store+0x124>)
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	fb03 f102 	mul.w	r1, r3, r2
 80072c6:	466b      	mov	r3, sp
 80072c8:	461e      	mov	r6, r3
 80072ca:	1e4b      	subs	r3, r1, #1
 80072cc:	60fb      	str	r3, [r7, #12]
 80072ce:	460b      	mov	r3, r1
 80072d0:	461a      	mov	r2, r3
 80072d2:	f04f 0300 	mov.w	r3, #0
 80072d6:	00dd      	lsls	r5, r3, #3
 80072d8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80072dc:	00d4      	lsls	r4, r2, #3
 80072de:	460b      	mov	r3, r1
 80072e0:	461a      	mov	r2, r3
 80072e2:	f04f 0300 	mov.w	r3, #0
 80072e6:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 80072ea:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 80072ee:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80072f2:	460b      	mov	r3, r1
 80072f4:	3307      	adds	r3, #7
 80072f6:	08db      	lsrs	r3, r3, #3
 80072f8:	00db      	lsls	r3, r3, #3
 80072fa:	ebad 0d03 	sub.w	sp, sp, r3
 80072fe:	466b      	mov	r3, sp
 8007300:	3300      	adds	r3, #0
 8007302:	60bb      	str	r3, [r7, #8]
		   	AT24CXX_Write(0,(u8*)tempStr_group,size_temp*counter);
 8007304:	4b1c      	ldr	r3, [pc, #112]	; (8007378 <Task_Store+0x124>)
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	b29a      	uxth	r2, r3
 800730a:	4b1a      	ldr	r3, [pc, #104]	; (8007374 <Task_Store+0x120>)
 800730c:	881b      	ldrh	r3, [r3, #0]
 800730e:	fb12 f303 	smulbb	r3, r2, r3
 8007312:	b29b      	uxth	r3, r3
 8007314:	461a      	mov	r2, r3
 8007316:	4919      	ldr	r1, [pc, #100]	; (800737c <Task_Store+0x128>)
 8007318:	2000      	movs	r0, #0
 800731a:	f001 fb8c 	bl	8008a36 <AT24CXX_Write>
		   	AT24CXX_Write(0,(u8*)tempStr_group,size_temp*counter);  //
 800731e:	4b16      	ldr	r3, [pc, #88]	; (8007378 <Task_Store+0x124>)
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	b29a      	uxth	r2, r3
 8007324:	4b13      	ldr	r3, [pc, #76]	; (8007374 <Task_Store+0x120>)
 8007326:	881b      	ldrh	r3, [r3, #0]
 8007328:	fb12 f303 	smulbb	r3, r2, r3
 800732c:	b29b      	uxth	r3, r3
 800732e:	461a      	mov	r2, r3
 8007330:	4912      	ldr	r1, [pc, #72]	; (800737c <Task_Store+0x128>)
 8007332:	2000      	movs	r0, #0
 8007334:	f001 fb7f 	bl	8008a36 <AT24CXX_Write>
		   	AT24CXX_Read(0,datatemp,size_temp*counter);
 8007338:	68b9      	ldr	r1, [r7, #8]
 800733a:	4b0f      	ldr	r3, [pc, #60]	; (8007378 <Task_Store+0x124>)
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	b29a      	uxth	r2, r3
 8007340:	4b0c      	ldr	r3, [pc, #48]	; (8007374 <Task_Store+0x120>)
 8007342:	881b      	ldrh	r3, [r3, #0]
 8007344:	fb12 f303 	smulbb	r3, r2, r3
 8007348:	b29b      	uxth	r3, r3
 800734a:	461a      	mov	r2, r3
 800734c:	2000      	movs	r0, #0
 800734e:	f001 fb54 	bl	80089fa <AT24CXX_Read>
		   	//LCD_ShowString(0,305,"The Data Readed Is:  ");//
		   	LCD_ShowString(0,200,datatemp);//
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	461a      	mov	r2, r3
 8007356:	21c8      	movs	r1, #200	; 0xc8
 8007358:	2000      	movs	r0, #0
 800735a:	f006 f877 	bl	800d44c <LCD_ShowString>
 800735e:	46b5      	mov	sp, r6
	  if (xSemaphoreTake(BinSem_DataReadyHandle, portMAX_DELAY)==pdTRUE)
 8007360:	e77d      	b.n	800725e <Task_Store+0xa>
 8007362:	bf00      	nop
 8007364:	200050c8 	.word	0x200050c8
 8007368:	40021400 	.word	0x40021400
 800736c:	080127d0 	.word	0x080127d0
 8007370:	080127e4 	.word	0x080127e4
 8007374:	20005028 	.word	0x20005028
 8007378:	20005024 	.word	0x20005024
 800737c:	200050e0 	.word	0x200050e0

08007380 <Task_Plot>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_Plot */
void Task_Plot(void *argument)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b086      	sub	sp, #24
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_Plot */
  /* Infinite loop */
  for(;;)
  {
	  if (xSemaphoreTake(myBinarySem03Handle, portMAX_DELAY)==pdTRUE)
 8007388:	4b1e      	ldr	r3, [pc, #120]	; (8007404 <Task_Plot+0x84>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f04f 31ff 	mov.w	r1, #4294967295
 8007390:	4618      	mov	r0, r3
 8007392:	f7fd fff7 	bl	8005384 <xQueueSemaphoreTake>
 8007396:	4603      	mov	r3, r0
 8007398:	2b01      	cmp	r3, #1
 800739a:	d1f5      	bne.n	8007388 <Task_Plot+0x8>
		  {
		     HAL_Delay(100);
 800739c:	2064      	movs	r0, #100	; 0x64
 800739e:	f7f9 fe69 	bl	8001074 <HAL_Delay>
		  	 HAL_GPIO_TogglePin(GPIOF ,GPIO_PIN_10);
 80073a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80073a6:	4818      	ldr	r0, [pc, #96]	; (8007408 <Task_Plot+0x88>)
 80073a8:	f7fa f957 	bl	800165a <HAL_GPIO_TogglePin>
		  	// HAL_Delay(1000);  //,

 /*
*/
		  	float pitch,roll,yaw; 		//
		  	  while(mpu_dmp_get_data(&pitch,&roll,&yaw)!=0) {}
 80073ac:	bf00      	nop
 80073ae:	f107 020c 	add.w	r2, r7, #12
 80073b2:	f107 0110 	add.w	r1, r7, #16
 80073b6:	f107 0314 	add.w	r3, r7, #20
 80073ba:	4618      	mov	r0, r3
 80073bc:	f003 fef4 	bl	800b1a8 <mpu_dmp_get_data>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1f3      	bne.n	80073ae <Task_Plot+0x2e>
			   LCD_ShowFloat(80,320,pitch,0);//
 80073c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80073ca:	2200      	movs	r2, #0
 80073cc:	eeb0 0a67 	vmov.f32	s0, s15
 80073d0:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80073d4:	2050      	movs	r0, #80	; 0x50
 80073d6:	f005 ff4d 	bl	800d274 <LCD_ShowFloat>
			   LCD_ShowFloat(80,340,roll,0);//
 80073da:	edd7 7a04 	vldr	s15, [r7, #16]
 80073de:	2200      	movs	r2, #0
 80073e0:	eeb0 0a67 	vmov.f32	s0, s15
 80073e4:	f44f 71aa 	mov.w	r1, #340	; 0x154
 80073e8:	2050      	movs	r0, #80	; 0x50
 80073ea:	f005 ff43 	bl	800d274 <LCD_ShowFloat>
			   LCD_ShowFloat(80,360,yaw,0);//
 80073ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	eeb0 0a67 	vmov.f32	s0, s15
 80073f8:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80073fc:	2050      	movs	r0, #80	; 0x50
 80073fe:	f005 ff39 	bl	800d274 <LCD_ShowFloat>
	  if (xSemaphoreTake(myBinarySem03Handle, portMAX_DELAY)==pdTRUE)
 8007402:	e7c1      	b.n	8007388 <Task_Plot+0x8>
 8007404:	200050d4 	.word	0x200050d4
 8007408:	40021400 	.word	0x40021400

0800740c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram4;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b08e      	sub	sp, #56	; 0x38
 8007410:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8007412:	f107 031c 	add.w	r3, r7, #28
 8007416:	2200      	movs	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	605a      	str	r2, [r3, #4]
 800741c:	609a      	str	r2, [r3, #8]
 800741e:	60da      	str	r2, [r3, #12]
 8007420:	611a      	str	r2, [r3, #16]
 8007422:	615a      	str	r2, [r3, #20]
 8007424:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8007426:	463b      	mov	r3, r7
 8007428:	2200      	movs	r2, #0
 800742a:	601a      	str	r2, [r3, #0]
 800742c:	605a      	str	r2, [r3, #4]
 800742e:	609a      	str	r2, [r3, #8]
 8007430:	60da      	str	r2, [r3, #12]
 8007432:	611a      	str	r2, [r3, #16]
 8007434:	615a      	str	r2, [r3, #20]
 8007436:	619a      	str	r2, [r3, #24]

  /** Perform the SRAM4 memory initialization sequence
  */
  hsram4.Instance = FSMC_NORSRAM_DEVICE;
 8007438:	4b2f      	ldr	r3, [pc, #188]	; (80074f8 <MX_FSMC_Init+0xec>)
 800743a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800743e:	601a      	str	r2, [r3, #0]
  hsram4.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8007440:	4b2d      	ldr	r3, [pc, #180]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007442:	4a2e      	ldr	r2, [pc, #184]	; (80074fc <MX_FSMC_Init+0xf0>)
 8007444:	605a      	str	r2, [r3, #4]
  /* hsram4.Init */
  hsram4.Init.NSBank = FSMC_NORSRAM_BANK4;
 8007446:	4b2c      	ldr	r3, [pc, #176]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007448:	2206      	movs	r2, #6
 800744a:	609a      	str	r2, [r3, #8]
  hsram4.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800744c:	4b2a      	ldr	r3, [pc, #168]	; (80074f8 <MX_FSMC_Init+0xec>)
 800744e:	2200      	movs	r2, #0
 8007450:	60da      	str	r2, [r3, #12]
  hsram4.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8007452:	4b29      	ldr	r3, [pc, #164]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007454:	2200      	movs	r2, #0
 8007456:	611a      	str	r2, [r3, #16]
  hsram4.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8007458:	4b27      	ldr	r3, [pc, #156]	; (80074f8 <MX_FSMC_Init+0xec>)
 800745a:	2210      	movs	r2, #16
 800745c:	615a      	str	r2, [r3, #20]
  hsram4.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800745e:	4b26      	ldr	r3, [pc, #152]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007460:	2200      	movs	r2, #0
 8007462:	619a      	str	r2, [r3, #24]
  hsram4.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8007464:	4b24      	ldr	r3, [pc, #144]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007466:	2200      	movs	r2, #0
 8007468:	61da      	str	r2, [r3, #28]
  hsram4.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800746a:	4b23      	ldr	r3, [pc, #140]	; (80074f8 <MX_FSMC_Init+0xec>)
 800746c:	2200      	movs	r2, #0
 800746e:	621a      	str	r2, [r3, #32]
  hsram4.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8007470:	4b21      	ldr	r3, [pc, #132]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007472:	2200      	movs	r2, #0
 8007474:	625a      	str	r2, [r3, #36]	; 0x24
  hsram4.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8007476:	4b20      	ldr	r3, [pc, #128]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007478:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800747c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram4.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800747e:	4b1e      	ldr	r3, [pc, #120]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007480:	2200      	movs	r2, #0
 8007482:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram4.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8007484:	4b1c      	ldr	r3, [pc, #112]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007486:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800748a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram4.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800748c:	4b1a      	ldr	r3, [pc, #104]	; (80074f8 <MX_FSMC_Init+0xec>)
 800748e:	2200      	movs	r2, #0
 8007490:	635a      	str	r2, [r3, #52]	; 0x34
  hsram4.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8007492:	4b19      	ldr	r3, [pc, #100]	; (80074f8 <MX_FSMC_Init+0xec>)
 8007494:	2200      	movs	r2, #0
 8007496:	639a      	str	r2, [r3, #56]	; 0x38
  hsram4.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8007498:	4b17      	ldr	r3, [pc, #92]	; (80074f8 <MX_FSMC_Init+0xec>)
 800749a:	2200      	movs	r2, #0
 800749c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 800749e:	2302      	movs	r3, #2
 80074a0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80074a2:	230f      	movs	r3, #15
 80074a4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 16;
 80074a6:	2310      	movs	r3, #16
 80074a8:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80074aa:	2300      	movs	r3, #0
 80074ac:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80074ae:	2310      	movs	r3, #16
 80074b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80074b2:	2311      	movs	r3, #17
 80074b4:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80074b6:	2300      	movs	r3, #0
 80074b8:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 4;
 80074ba:	2304      	movs	r3, #4
 80074bc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80074be:	230f      	movs	r3, #15
 80074c0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80074c2:	2309      	movs	r3, #9
 80074c4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80074c6:	2300      	movs	r3, #0
 80074c8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80074ca:	2310      	movs	r3, #16
 80074cc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80074ce:	2311      	movs	r3, #17
 80074d0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80074d2:	2300      	movs	r3, #0
 80074d4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram4, &Timing, &ExtTiming) != HAL_OK)
 80074d6:	463a      	mov	r2, r7
 80074d8:	f107 031c 	add.w	r3, r7, #28
 80074dc:	4619      	mov	r1, r3
 80074de:	4806      	ldr	r0, [pc, #24]	; (80074f8 <MX_FSMC_Init+0xec>)
 80074e0:	f7fb fab8 	bl	8002a54 <HAL_SRAM_Init>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d001      	beq.n	80074ee <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80074ea:	f000 fbdb 	bl	8007ca4 <Error_Handler>
  }

}
 80074ee:	bf00      	nop
 80074f0:	3738      	adds	r7, #56	; 0x38
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	200057f0 	.word	0x200057f0
 80074fc:	a0000104 	.word	0xa0000104

08007500 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8007500:	b580      	push	{r7, lr}
 8007502:	b086      	sub	sp, #24
 8007504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007506:	1d3b      	adds	r3, r7, #4
 8007508:	2200      	movs	r2, #0
 800750a:	601a      	str	r2, [r3, #0]
 800750c:	605a      	str	r2, [r3, #4]
 800750e:	609a      	str	r2, [r3, #8]
 8007510:	60da      	str	r2, [r3, #12]
 8007512:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8007514:	4b2c      	ldr	r3, [pc, #176]	; (80075c8 <HAL_FSMC_MspInit+0xc8>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d151      	bne.n	80075c0 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 800751c:	4b2a      	ldr	r3, [pc, #168]	; (80075c8 <HAL_FSMC_MspInit+0xc8>)
 800751e:	2201      	movs	r2, #1
 8007520:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8007522:	2300      	movs	r3, #0
 8007524:	603b      	str	r3, [r7, #0]
 8007526:	4a29      	ldr	r2, [pc, #164]	; (80075cc <HAL_FSMC_MspInit+0xcc>)
 8007528:	4b28      	ldr	r3, [pc, #160]	; (80075cc <HAL_FSMC_MspInit+0xcc>)
 800752a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800752c:	f043 0301 	orr.w	r3, r3, #1
 8007530:	6393      	str	r3, [r2, #56]	; 0x38
 8007532:	4b26      	ldr	r3, [pc, #152]	; (80075cc <HAL_FSMC_MspInit+0xcc>)
 8007534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007536:	f003 0301 	and.w	r3, r3, #1
 800753a:	603b      	str	r3, [r7, #0]
 800753c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800753e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007542:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007544:	2302      	movs	r3, #2
 8007546:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007548:	2300      	movs	r3, #0
 800754a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800754c:	2303      	movs	r3, #3
 800754e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8007550:	230c      	movs	r3, #12
 8007552:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007554:	1d3b      	adds	r3, r7, #4
 8007556:	4619      	mov	r1, r3
 8007558:	481d      	ldr	r0, [pc, #116]	; (80075d0 <HAL_FSMC_MspInit+0xd0>)
 800755a:	f7f9 fecb 	bl	80012f4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 800755e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8007562:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007564:	2302      	movs	r3, #2
 8007566:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007568:	2300      	movs	r3, #0
 800756a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800756c:	2303      	movs	r3, #3
 800756e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8007570:	230c      	movs	r3, #12
 8007572:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007574:	1d3b      	adds	r3, r7, #4
 8007576:	4619      	mov	r1, r3
 8007578:	4816      	ldr	r0, [pc, #88]	; (80075d4 <HAL_FSMC_MspInit+0xd4>)
 800757a:	f7f9 febb 	bl	80012f4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 800757e:	f24c 7333 	movw	r3, #50995	; 0xc733
 8007582:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4 
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007584:	2302      	movs	r3, #2
 8007586:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007588:	2300      	movs	r3, #0
 800758a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800758c:	2303      	movs	r3, #3
 800758e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8007590:	230c      	movs	r3, #12
 8007592:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007594:	1d3b      	adds	r3, r7, #4
 8007596:	4619      	mov	r1, r3
 8007598:	480f      	ldr	r0, [pc, #60]	; (80075d8 <HAL_FSMC_MspInit+0xd8>)
 800759a:	f7f9 feab 	bl	80012f4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800759e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075a4:	2302      	movs	r3, #2
 80075a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075a8:	2300      	movs	r3, #0
 80075aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075ac:	2303      	movs	r3, #3
 80075ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80075b0:	230c      	movs	r3, #12
 80075b2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80075b4:	1d3b      	adds	r3, r7, #4
 80075b6:	4619      	mov	r1, r3
 80075b8:	4808      	ldr	r0, [pc, #32]	; (80075dc <HAL_FSMC_MspInit+0xdc>)
 80075ba:	f7f9 fe9b 	bl	80012f4 <HAL_GPIO_Init>
 80075be:	e000      	b.n	80075c2 <HAL_FSMC_MspInit+0xc2>
    return;
 80075c0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80075c2:	3718      	adds	r7, #24
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	20005020 	.word	0x20005020
 80075cc:	40023800 	.word	0x40023800
 80075d0:	40021400 	.word	0x40021400
 80075d4:	40021000 	.word	0x40021000
 80075d8:	40020c00 	.word	0x40020c00
 80075dc:	40021800 	.word	0x40021800

080075e0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80075e8:	f7ff ff8a 	bl	8007500 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80075ec:	bf00      	nop
 80075ee:	3708      	adds	r7, #8
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <MX_GPIO_Init>:
        * EXTI
     PC9   ------> RCC_MCO_2
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b08c      	sub	sp, #48	; 0x30
 80075f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075fa:	f107 031c 	add.w	r3, r7, #28
 80075fe:	2200      	movs	r2, #0
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	605a      	str	r2, [r3, #4]
 8007604:	609a      	str	r2, [r3, #8]
 8007606:	60da      	str	r2, [r3, #12]
 8007608:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800760a:	2300      	movs	r3, #0
 800760c:	61bb      	str	r3, [r7, #24]
 800760e:	4a63      	ldr	r2, [pc, #396]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007610:	4b62      	ldr	r3, [pc, #392]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007614:	f043 0310 	orr.w	r3, r3, #16
 8007618:	6313      	str	r3, [r2, #48]	; 0x30
 800761a:	4b60      	ldr	r3, [pc, #384]	; (800779c <MX_GPIO_Init+0x1a8>)
 800761c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800761e:	f003 0310 	and.w	r3, r3, #16
 8007622:	61bb      	str	r3, [r7, #24]
 8007624:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007626:	2300      	movs	r3, #0
 8007628:	617b      	str	r3, [r7, #20]
 800762a:	4a5c      	ldr	r2, [pc, #368]	; (800779c <MX_GPIO_Init+0x1a8>)
 800762c:	4b5b      	ldr	r3, [pc, #364]	; (800779c <MX_GPIO_Init+0x1a8>)
 800762e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007630:	f043 0304 	orr.w	r3, r3, #4
 8007634:	6313      	str	r3, [r2, #48]	; 0x30
 8007636:	4b59      	ldr	r3, [pc, #356]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800763a:	f003 0304 	and.w	r3, r3, #4
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007642:	2300      	movs	r3, #0
 8007644:	613b      	str	r3, [r7, #16]
 8007646:	4a55      	ldr	r2, [pc, #340]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007648:	4b54      	ldr	r3, [pc, #336]	; (800779c <MX_GPIO_Init+0x1a8>)
 800764a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800764c:	f043 0320 	orr.w	r3, r3, #32
 8007650:	6313      	str	r3, [r2, #48]	; 0x30
 8007652:	4b52      	ldr	r3, [pc, #328]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007656:	f003 0320 	and.w	r3, r3, #32
 800765a:	613b      	str	r3, [r7, #16]
 800765c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800765e:	2300      	movs	r3, #0
 8007660:	60fb      	str	r3, [r7, #12]
 8007662:	4a4e      	ldr	r2, [pc, #312]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007664:	4b4d      	ldr	r3, [pc, #308]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800766c:	6313      	str	r3, [r2, #48]	; 0x30
 800766e:	4b4b      	ldr	r3, [pc, #300]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800767a:	2300      	movs	r3, #0
 800767c:	60bb      	str	r3, [r7, #8]
 800767e:	4a47      	ldr	r2, [pc, #284]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007680:	4b46      	ldr	r3, [pc, #280]	; (800779c <MX_GPIO_Init+0x1a8>)
 8007682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007684:	f043 0308 	orr.w	r3, r3, #8
 8007688:	6313      	str	r3, [r2, #48]	; 0x30
 800768a:	4b44      	ldr	r3, [pc, #272]	; (800779c <MX_GPIO_Init+0x1a8>)
 800768c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800768e:	f003 0308 	and.w	r3, r3, #8
 8007692:	60bb      	str	r3, [r7, #8]
 8007694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007696:	2300      	movs	r3, #0
 8007698:	607b      	str	r3, [r7, #4]
 800769a:	4a40      	ldr	r2, [pc, #256]	; (800779c <MX_GPIO_Init+0x1a8>)
 800769c:	4b3f      	ldr	r3, [pc, #252]	; (800779c <MX_GPIO_Init+0x1a8>)
 800769e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a0:	f043 0301 	orr.w	r3, r3, #1
 80076a4:	6313      	str	r3, [r2, #48]	; 0x30
 80076a6:	4b3d      	ldr	r3, [pc, #244]	; (800779c <MX_GPIO_Init+0x1a8>)
 80076a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	607b      	str	r3, [r7, #4]
 80076b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80076b2:	2300      	movs	r3, #0
 80076b4:	603b      	str	r3, [r7, #0]
 80076b6:	4a39      	ldr	r2, [pc, #228]	; (800779c <MX_GPIO_Init+0x1a8>)
 80076b8:	4b38      	ldr	r3, [pc, #224]	; (800779c <MX_GPIO_Init+0x1a8>)
 80076ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076c0:	6313      	str	r3, [r2, #48]	; 0x30
 80076c2:	4b36      	ldr	r3, [pc, #216]	; (800779c <MX_GPIO_Init+0x1a8>)
 80076c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ca:	603b      	str	r3, [r7, #0]
 80076cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80076ce:	2200      	movs	r2, #0
 80076d0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80076d4:	4832      	ldr	r0, [pc, #200]	; (80077a0 <MX_GPIO_Init+0x1ac>)
 80076d6:	f7f9 ffa7 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 80076da:	2314      	movs	r3, #20
 80076dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80076de:	4b31      	ldr	r3, [pc, #196]	; (80077a4 <MX_GPIO_Init+0x1b0>)
 80076e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80076e2:	2301      	movs	r3, #1
 80076e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80076e6:	f107 031c 	add.w	r3, r7, #28
 80076ea:	4619      	mov	r1, r3
 80076ec:	482e      	ldr	r0, [pc, #184]	; (80077a8 <MX_GPIO_Init+0x1b4>)
 80076ee:	f7f9 fe01 	bl	80012f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80076f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80076f8:	2301      	movs	r3, #1
 80076fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80076fc:	2302      	movs	r3, #2
 80076fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007700:	2300      	movs	r3, #0
 8007702:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007704:	f107 031c 	add.w	r3, r7, #28
 8007708:	4619      	mov	r1, r3
 800770a:	4825      	ldr	r0, [pc, #148]	; (80077a0 <MX_GPIO_Init+0x1ac>)
 800770c:	f7f9 fdf2 	bl	80012f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007710:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007716:	2301      	movs	r3, #1
 8007718:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800771a:	2301      	movs	r3, #1
 800771c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800771e:	2300      	movs	r3, #0
 8007720:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007722:	f107 031c 	add.w	r3, r7, #28
 8007726:	4619      	mov	r1, r3
 8007728:	481d      	ldr	r0, [pc, #116]	; (80077a0 <MX_GPIO_Init+0x1ac>)
 800772a:	f7f9 fde3 	bl	80012f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800772e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007734:	2302      	movs	r3, #2
 8007736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007738:	2300      	movs	r3, #0
 800773a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800773c:	2300      	movs	r3, #0
 800773e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007740:	2300      	movs	r3, #0
 8007742:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007744:	f107 031c 	add.w	r3, r7, #28
 8007748:	4619      	mov	r1, r3
 800774a:	4818      	ldr	r0, [pc, #96]	; (80077ac <MX_GPIO_Init+0x1b8>)
 800774c:	f7f9 fdd2 	bl	80012f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007750:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007756:	2302      	movs	r3, #2
 8007758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800775a:	2300      	movs	r3, #0
 800775c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800775e:	2300      	movs	r3, #0
 8007760:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007762:	2300      	movs	r3, #0
 8007764:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007766:	f107 031c 	add.w	r3, r7, #28
 800776a:	4619      	mov	r1, r3
 800776c:	4810      	ldr	r0, [pc, #64]	; (80077b0 <MX_GPIO_Init+0x1bc>)
 800776e:	f7f9 fdc1 	bl	80012f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8007772:	2200      	movs	r2, #0
 8007774:	2105      	movs	r1, #5
 8007776:	2008      	movs	r0, #8
 8007778:	f7f9 fd54 	bl	8001224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800777c:	2008      	movs	r0, #8
 800777e:	f7f9 fd6d 	bl	800125c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8007782:	2200      	movs	r2, #0
 8007784:	2105      	movs	r1, #5
 8007786:	200a      	movs	r0, #10
 8007788:	f7f9 fd4c 	bl	8001224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800778c:	200a      	movs	r0, #10
 800778e:	f7f9 fd65 	bl	800125c <HAL_NVIC_EnableIRQ>

}
 8007792:	bf00      	nop
 8007794:	3730      	adds	r7, #48	; 0x30
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	40023800 	.word	0x40023800
 80077a0:	40021400 	.word	0x40021400
 80077a4:	10210000 	.word	0x10210000
 80077a8:	40021000 	.word	0x40021000
 80077ac:	40020800 	.word	0x40020800
 80077b0:	40020000 	.word	0x40020000

080077b4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	4603      	mov	r3, r0
 80077bc:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_2) //PE2=KeyRight,  LED2 
 80077be:	88fb      	ldrh	r3, [r7, #6]
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	d119      	bne.n	80077f8 <HAL_GPIO_EXTI_Callback+0x44>
	   {
	   //HAL_Delay(5);
	   //HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_10);
	   //HAL_Delay(100);  //,
	   BaseType_t  normalTaskWoken=pdFALSE;
 80077c4:	2300      	movs	r3, #0
 80077c6:	60fb      	str	r3, [r7, #12]
		  if (BinSem_DataReadyHandle!= NULL)
 80077c8:	4b25      	ldr	r3, [pc, #148]	; (8007860 <HAL_GPIO_EXTI_Callback+0xac>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d042      	beq.n	8007856 <HAL_GPIO_EXTI_Callback+0xa2>
		  {

			  xSemaphoreGiveFromISR(BinSem_DataReadyHandle, &normalTaskWoken);
 80077d0:	4b23      	ldr	r3, [pc, #140]	; (8007860 <HAL_GPIO_EXTI_Callback+0xac>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f107 020c 	add.w	r2, r7, #12
 80077d8:	4611      	mov	r1, r2
 80077da:	4618      	mov	r0, r3
 80077dc:	f7fd fc6c 	bl	80050b8 <xQueueGiveFromISR>

			  portYIELD_FROM_ISR(normalTaskWoken);   //
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d037      	beq.n	8007856 <HAL_GPIO_EXTI_Callback+0xa2>
 80077e6:	4b1f      	ldr	r3, [pc, #124]	; (8007864 <HAL_GPIO_EXTI_Callback+0xb0>)
 80077e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077ec:	601a      	str	r2, [r3, #0]
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	f3bf 8f6f 	isb	sy
	   			  xSemaphoreGiveFromISR(myBinarySem03Handle, &normalTaskWoken);

	   			  portYIELD_FROM_ISR(normalTaskWoken);   //
	   		}
	   }
}
 80077f6:	e02e      	b.n	8007856 <HAL_GPIO_EXTI_Callback+0xa2>
   else if (GPIO_Pin == GPIO_PIN_4) //PE4=KeyLeft,  LED1    mpu6050
 80077f8:	88fb      	ldrh	r3, [r7, #6]
 80077fa:	2b10      	cmp	r3, #16
 80077fc:	d12b      	bne.n	8007856 <HAL_GPIO_EXTI_Callback+0xa2>
	   HAL_Delay(1000);
 80077fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007802:	f7f9 fc37 	bl	8001074 <HAL_Delay>
	   run_self_test();
 8007806:	f003 fb89 	bl	800af1c <run_self_test>
	   MPU_Get_Accelerometer(&aacx,&aacy,&aacz);	//
 800780a:	4a17      	ldr	r2, [pc, #92]	; (8007868 <HAL_GPIO_EXTI_Callback+0xb4>)
 800780c:	4917      	ldr	r1, [pc, #92]	; (800786c <HAL_GPIO_EXTI_Callback+0xb8>)
 800780e:	4818      	ldr	r0, [pc, #96]	; (8007870 <HAL_GPIO_EXTI_Callback+0xbc>)
 8007810:	f004 ff99 	bl	800c746 <MPU_Get_Accelerometer>
	   MPU_Get_Gyroscope(&gyrox,&gyroy,&gyroz);	//
 8007814:	4a17      	ldr	r2, [pc, #92]	; (8007874 <HAL_GPIO_EXTI_Callback+0xc0>)
 8007816:	4918      	ldr	r1, [pc, #96]	; (8007878 <HAL_GPIO_EXTI_Callback+0xc4>)
 8007818:	4818      	ldr	r0, [pc, #96]	; (800787c <HAL_GPIO_EXTI_Callback+0xc8>)
 800781a:	f004 ff62 	bl	800c6e2 <MPU_Get_Gyroscope>
	   HAL_Delay(100); // updateRTCTime()
 800781e:	2064      	movs	r0, #100	; 0x64
 8007820:	f7f9 fc28 	bl	8001074 <HAL_Delay>
	   BaseType_t  normalTaskWoken=pdFALSE;
 8007824:	2300      	movs	r3, #0
 8007826:	60bb      	str	r3, [r7, #8]
	   		  if (myBinarySem03Handle!= NULL)
 8007828:	4b15      	ldr	r3, [pc, #84]	; (8007880 <HAL_GPIO_EXTI_Callback+0xcc>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d012      	beq.n	8007856 <HAL_GPIO_EXTI_Callback+0xa2>
	   			  xSemaphoreGiveFromISR(myBinarySem03Handle, &normalTaskWoken);
 8007830:	4b13      	ldr	r3, [pc, #76]	; (8007880 <HAL_GPIO_EXTI_Callback+0xcc>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f107 0208 	add.w	r2, r7, #8
 8007838:	4611      	mov	r1, r2
 800783a:	4618      	mov	r0, r3
 800783c:	f7fd fc3c 	bl	80050b8 <xQueueGiveFromISR>
	   			  portYIELD_FROM_ISR(normalTaskWoken);   //
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d007      	beq.n	8007856 <HAL_GPIO_EXTI_Callback+0xa2>
 8007846:	4b07      	ldr	r3, [pc, #28]	; (8007864 <HAL_GPIO_EXTI_Callback+0xb0>)
 8007848:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800784c:	601a      	str	r2, [r3, #0]
 800784e:	f3bf 8f4f 	dsb	sy
 8007852:	f3bf 8f6f 	isb	sy
}
 8007856:	bf00      	nop
 8007858:	3710      	adds	r7, #16
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	200050c8 	.word	0x200050c8
 8007864:	e000ed04 	.word	0xe000ed04
 8007868:	20005874 	.word	0x20005874
 800786c:	2000585c 	.word	0x2000585c
 8007870:	20005854 	.word	0x20005854
 8007874:	20005848 	.word	0x20005848
 8007878:	20005876 	.word	0x20005876
 800787c:	2000586c 	.word	0x2000586c
 8007880:	200050d4 	.word	0x200050d4

08007884 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007884:	b5b0      	push	{r4, r5, r7, lr}
 8007886:	b090      	sub	sp, #64	; 0x40
 8007888:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800788a:	f7f9 fbb1 	bl	8000ff0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800788e:	f000 f967 	bl	8007b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007892:	f7ff feaf 	bl	80075f4 <MX_GPIO_Init>
  MX_FSMC_Init();
 8007896:	f7ff fdb9 	bl	800740c <MX_FSMC_Init>
  MX_USART1_UART_Init();
 800789a:	f000 fd85 	bl	80083a8 <MX_USART1_UART_Init>
  MX_RTC_Init();
 800789e:	f000 fa09 	bl	8007cb4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  delay_init(168);               	//
 80078a2:	20a8      	movs	r0, #168	; 0xa8
 80078a4:	f7ff fb0a 	bl	8006ebc <delay_init>
  TFTLCD_Init(); //LCD 
 80078a8:	f005 f916 	bl	800cad8 <TFTLCD_Init>
  LCD_Clear(lcdColor_BLACK);  //
 80078ac:	2000      	movs	r0, #0
 80078ae:	f005 fb51 	bl	800cf54 <LCD_Clear>
  lcdFRONT_COLOR=lcdColor_YELLOW; //
 80078b2:	4b8c      	ldr	r3, [pc, #560]	; (8007ae4 <main+0x260>)
 80078b4:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80078b8:	801a      	strh	r2, [r3, #0]
  lcdBACK_COLOR=lcdColor_BLACK;  //
 80078ba:	4b8b      	ldr	r3, [pc, #556]	; (8007ae8 <main+0x264>)
 80078bc:	2200      	movs	r2, #0
 80078be:	801a      	strh	r2, [r3, #0]
  LCD_FS=16; //LCD  12,16,24
 80078c0:	4b8a      	ldr	r3, [pc, #552]	; (8007aec <main+0x268>)
 80078c2:	2210      	movs	r2, #16
 80078c4:	701a      	strb	r2, [r3, #0]
  MPU_Init();
 80078c6:	f004 fe4b 	bl	800c560 <MPU_Init>
  mpu_dmp_init();
 80078ca:	f003 fbfd 	bl	800b0c8 <mpu_dmp_init>
  AT24CXX_Init();
 80078ce:	f001 f811 	bl	80088f4 <AT24CXX_Init>
	LCD_ShowString(30,170,"The Data Readed Is:  ");//
	LCD_ShowString(30,190,datatemp);//
*/
//mpu6050 

	while(mpu_dmp_init())
 80078d2:	e007      	b.n	80078e4 <main+0x60>
	{
		LCD_ShowString(30,130,"MPU6050 Error");
 80078d4:	4a86      	ldr	r2, [pc, #536]	; (8007af0 <main+0x26c>)
 80078d6:	2182      	movs	r1, #130	; 0x82
 80078d8:	201e      	movs	r0, #30
 80078da:	f005 fdb7 	bl	800d44c <LCD_ShowString>
		delay_ms(200);
 80078de:	20c8      	movs	r0, #200	; 0xc8
 80078e0:	f7ff fb2a 	bl	8006f38 <delay_ms>
	while(mpu_dmp_init())
 80078e4:	f003 fbf0 	bl	800b0c8 <mpu_dmp_init>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1f2      	bne.n	80078d4 <main+0x50>
	}
	LCD_ShowString(120,80,"MPU6050 OK");
 80078ee:	4a81      	ldr	r2, [pc, #516]	; (8007af4 <main+0x270>)
 80078f0:	2150      	movs	r1, #80	; 0x50
 80078f2:	2078      	movs	r0, #120	; 0x78
 80078f4:	f005 fdaa 	bl	800d44c <LCD_ShowString>
	mpu_dmp_get_data(&pitch,&roll,&yaw);  //
    temp=MPU_Get_Temperature();	//
    MPU_Get_Accelerometer(&aacx,&aacy,&aacz);	//
    MPU_Get_Gyroscope(&gyrox,&gyroy,&gyroz);	//
*/
  LCD_ShowString(10,10, (uint8_t *) "DS18B20 Temperature Detection");
 80078f8:	4a7f      	ldr	r2, [pc, #508]	; (8007af8 <main+0x274>)
 80078fa:	210a      	movs	r1, #10
 80078fc:	200a      	movs	r0, #10
 80078fe:	f005 fda5 	bl	800d44c <LCD_ShowString>

  LCD_DrawLine_Color(0,300,240,300,lcdColor_YELLOW);//
 8007902:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007906:	9300      	str	r3, [sp, #0]
 8007908:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800790c:	22f0      	movs	r2, #240	; 0xf0
 800790e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8007912:	2000      	movs	r0, #0
 8007914:	f005 fb67 	bl	800cfe6 <LCD_DrawLine_Color>
  LCD_DrawLine_Color(0,300,0,100,lcdColor_YELLOW);// (0,300)--(240,100)
 8007918:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800791c:	9300      	str	r3, [sp, #0]
 800791e:	2364      	movs	r3, #100	; 0x64
 8007920:	2200      	movs	r2, #0
 8007922:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8007926:	2000      	movs	r0, #0
 8007928:	f005 fb5d 	bl	800cfe6 <LCD_DrawLine_Color>
  LCD_DrawLine_Color(0,100,10,110,lcdColor_YELLOW);//
 800792c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	236e      	movs	r3, #110	; 0x6e
 8007934:	220a      	movs	r2, #10
 8007936:	2164      	movs	r1, #100	; 0x64
 8007938:	2000      	movs	r0, #0
 800793a:	f005 fb54 	bl	800cfe6 <LCD_DrawLine_Color>
  LCD_DrawLine_Color(240,300,230,290,lcdColor_YELLOW);//
 800793e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007942:	9300      	str	r3, [sp, #0]
 8007944:	f44f 7391 	mov.w	r3, #290	; 0x122
 8007948:	22e6      	movs	r2, #230	; 0xe6
 800794a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800794e:	20f0      	movs	r0, #240	; 0xf0
 8007950:	f005 fb49 	bl	800cfe6 <LCD_DrawLine_Color>
  LCD_DrawLine_Color(240,300,230,310,lcdColor_YELLOW);//
 8007954:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007958:	9300      	str	r3, [sp, #0]
 800795a:	f44f 739b 	mov.w	r3, #310	; 0x136
 800795e:	22e6      	movs	r2, #230	; 0xe6
 8007960:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8007964:	20f0      	movs	r0, #240	; 0xf0
 8007966:	f005 fb3e 	bl	800cfe6 <LCD_DrawLine_Color>

#ifdef	USE_HZ_LIB
  lcdFRONT_COLOR=lcdColor_RED;
 800796a:	4b5e      	ldr	r3, [pc, #376]	; (8007ae4 <main+0x260>)
 800796c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8007970:	801a      	strh	r2, [r3, #0]
  LCD_ShowHZ16(90, 120, "");
 8007972:	4a62      	ldr	r2, [pc, #392]	; (8007afc <main+0x278>)
 8007974:	2178      	movs	r1, #120	; 0x78
 8007976:	205a      	movs	r0, #90	; 0x5a
 8007978:	f005 fda8 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(110, 120, "");
 800797c:	4a60      	ldr	r2, [pc, #384]	; (8007b00 <main+0x27c>)
 800797e:	2178      	movs	r1, #120	; 0x78
 8007980:	206e      	movs	r0, #110	; 0x6e
 8007982:	f005 fda3 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(130, 120, "");
 8007986:	4a5f      	ldr	r2, [pc, #380]	; (8007b04 <main+0x280>)
 8007988:	2178      	movs	r1, #120	; 0x78
 800798a:	2082      	movs	r0, #130	; 0x82
 800798c:	f005 fd9e 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(150, 120, "");
 8007990:	4a5d      	ldr	r2, [pc, #372]	; (8007b08 <main+0x284>)
 8007992:	2178      	movs	r1, #120	; 0x78
 8007994:	2096      	movs	r0, #150	; 0x96
 8007996:	f005 fd99 	bl	800d4cc <LCD_ShowHZ16>
  lcdFRONT_COLOR=lcdColor_YELLOW; //
 800799a:	4b52      	ldr	r3, [pc, #328]	; (8007ae4 <main+0x260>)
 800799c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80079a0:	801a      	strh	r2, [r3, #0]
  LCD_ShowHZ16(140, 320, "");
 80079a2:	4a5a      	ldr	r2, [pc, #360]	; (8007b0c <main+0x288>)
 80079a4:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80079a8:	208c      	movs	r0, #140	; 0x8c
 80079aa:	f005 fd8f 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(160, 320, "");
 80079ae:	4a58      	ldr	r2, [pc, #352]	; (8007b10 <main+0x28c>)
 80079b0:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80079b4:	20a0      	movs	r0, #160	; 0xa0
 80079b6:	f005 fd89 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(180, 320, "");
 80079ba:	4a56      	ldr	r2, [pc, #344]	; (8007b14 <main+0x290>)
 80079bc:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80079c0:	20b4      	movs	r0, #180	; 0xb4
 80079c2:	f005 fd83 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(200, 320, "");
 80079c6:	4a54      	ldr	r2, [pc, #336]	; (8007b18 <main+0x294>)
 80079c8:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80079cc:	20c8      	movs	r0, #200	; 0xc8
 80079ce:	f005 fd7d 	bl	800d4cc <LCD_ShowHZ16>

  LCD_ShowHZ16(140, 340, "");
 80079d2:	4a52      	ldr	r2, [pc, #328]	; (8007b1c <main+0x298>)
 80079d4:	f44f 71aa 	mov.w	r1, #340	; 0x154
 80079d8:	208c      	movs	r0, #140	; 0x8c
 80079da:	f005 fd77 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(160, 340, "");
 80079de:	4a50      	ldr	r2, [pc, #320]	; (8007b20 <main+0x29c>)
 80079e0:	f44f 71aa 	mov.w	r1, #340	; 0x154
 80079e4:	20a0      	movs	r0, #160	; 0xa0
 80079e6:	f005 fd71 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(180, 340, "");
 80079ea:	4a4e      	ldr	r2, [pc, #312]	; (8007b24 <main+0x2a0>)
 80079ec:	f44f 71aa 	mov.w	r1, #340	; 0x154
 80079f0:	20b4      	movs	r0, #180	; 0xb4
 80079f2:	f005 fd6b 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(200, 340, "");
 80079f6:	4a48      	ldr	r2, [pc, #288]	; (8007b18 <main+0x294>)
 80079f8:	f44f 71aa 	mov.w	r1, #340	; 0x154
 80079fc:	20c8      	movs	r0, #200	; 0xc8
 80079fe:	f005 fd65 	bl	800d4cc <LCD_ShowHZ16>

  LCD_ShowHZ16(140, 360, "");
 8007a02:	4a49      	ldr	r2, [pc, #292]	; (8007b28 <main+0x2a4>)
 8007a04:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8007a08:	208c      	movs	r0, #140	; 0x8c
 8007a0a:	f005 fd5f 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(160, 360, "");
 8007a0e:	4a47      	ldr	r2, [pc, #284]	; (8007b2c <main+0x2a8>)
 8007a10:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8007a14:	20a0      	movs	r0, #160	; 0xa0
 8007a16:	f005 fd59 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(180, 360, "");
 8007a1a:	4a45      	ldr	r2, [pc, #276]	; (8007b30 <main+0x2ac>)
 8007a1c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8007a20:	20b4      	movs	r0, #180	; 0xb4
 8007a22:	f005 fd53 	bl	800d4cc <LCD_ShowHZ16>
  LCD_ShowHZ16(200, 360, "");
 8007a26:	4a43      	ldr	r2, [pc, #268]	; (8007b34 <main+0x2b0>)
 8007a28:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8007a2c:	20c8      	movs	r0, #200	; 0xc8
 8007a2e:	f005 fd4d 	bl	800d4cc <LCD_ShowHZ16>
#endif

  uint8_t hello1[]="Hello,blocking\n         ";
 8007a32:	4b41      	ldr	r3, [pc, #260]	; (8007b38 <main+0x2b4>)
 8007a34:	f107 041c 	add.w	r4, r7, #28
 8007a38:	461d      	mov	r5, r3
 8007a3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007a3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007a3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007a42:	c403      	stmia	r4!, {r0, r1}
 8007a44:	7022      	strb	r2, [r4, #0]
  HAL_UART_Transmit(&huart1,hello1,sizeof(hello1),500);//
 8007a46:	f107 011c 	add.w	r1, r7, #28
 8007a4a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007a4e:	2219      	movs	r2, #25
 8007a50:	483a      	ldr	r0, [pc, #232]	; (8007b3c <main+0x2b8>)
 8007a52:	f7fb face 	bl	8002ff2 <HAL_UART_Transmit>
  HAL_Delay(100);    uint8_t hello2[]="Hello,none blocking\r       ";
 8007a56:	2064      	movs	r0, #100	; 0x64
 8007a58:	f7f9 fb0c 	bl	8001074 <HAL_Delay>
 8007a5c:	4b38      	ldr	r3, [pc, #224]	; (8007b40 <main+0x2bc>)
 8007a5e:	463c      	mov	r4, r7
 8007a60:	461d      	mov	r5, r3
 8007a62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007a64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007a66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007a6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HAL_UART_Transmit_IT(&huart1,hello2,sizeof(hello2)); //
 8007a6e:	463b      	mov	r3, r7
 8007a70:	221c      	movs	r2, #28
 8007a72:	4619      	mov	r1, r3
 8007a74:	4831      	ldr	r0, [pc, #196]	; (8007b3c <main+0x2b8>)
 8007a76:	f7fb fb54 	bl	8003122 <HAL_UART_Transmit_IT>
  HAL_UART_Receive_IT(&huart1, rxBuffer,RX_CMD_LEN);//
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	4931      	ldr	r1, [pc, #196]	; (8007b44 <main+0x2c0>)
 8007a7e:	482f      	ldr	r0, [pc, #188]	; (8007b3c <main+0x2b8>)
 8007a80:	f7fb fb94 	bl	80031ac <HAL_UART_Receive_IT>

  LCD_ShowString(20,320,"pitch:");
 8007a84:	4a30      	ldr	r2, [pc, #192]	; (8007b48 <main+0x2c4>)
 8007a86:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a8a:	2014      	movs	r0, #20
 8007a8c:	f005 fcde 	bl	800d44c <LCD_ShowString>
  LCD_ShowString(20,340,"roll:");
 8007a90:	4a2e      	ldr	r2, [pc, #184]	; (8007b4c <main+0x2c8>)
 8007a92:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8007a96:	2014      	movs	r0, #20
 8007a98:	f005 fcd8 	bl	800d44c <LCD_ShowString>
  LCD_ShowString(20,360,"yaw:");
 8007a9c:	4a2c      	ldr	r2, [pc, #176]	; (8007b50 <main+0x2cc>)
 8007a9e:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8007aa2:	2014      	movs	r0, #20
 8007aa4:	f005 fcd2 	bl	800d44c <LCD_ShowString>

  while(DS18B20_Init())	        //DS18B20
 8007aa8:	e007      	b.n	8007aba <main+0x236>
	  	{
	  		LCD_ShowString(10,210,"DS18B20 Error");
 8007aaa:	4a2a      	ldr	r2, [pc, #168]	; (8007b54 <main+0x2d0>)
 8007aac:	21d2      	movs	r1, #210	; 0xd2
 8007aae:	200a      	movs	r0, #10
 8007ab0:	f005 fccc 	bl	800d44c <LCD_ShowString>
	  		delay_ms(200);
 8007ab4:	20c8      	movs	r0, #200	; 0xc8
 8007ab6:	f7ff fa3f 	bl	8006f38 <delay_ms>
  while(DS18B20_Init())	        //DS18B20
 8007aba:	f001 f8ef 	bl	8008c9c <DS18B20_Init>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d1f2      	bne.n	8007aaa <main+0x226>
	  	}
	  	LCD_ShowString(120,100,"DS18B20 OK");
 8007ac4:	4a24      	ldr	r2, [pc, #144]	; (8007b58 <main+0x2d4>)
 8007ac6:	2164      	movs	r1, #100	; 0x64
 8007ac8:	2078      	movs	r0, #120	; 0x78
 8007aca:	f005 fcbf 	bl	800d44c <LCD_ShowString>
	  	LCD_ShowString(10,80,"Temp:      C");
 8007ace:	4a23      	ldr	r2, [pc, #140]	; (8007b5c <main+0x2d8>)
 8007ad0:	2150      	movs	r1, #80	; 0x50
 8007ad2:	200a      	movs	r0, #10
 8007ad4:	f005 fcba 	bl	800d44c <LCD_ShowString>
	  	}
	  	*/
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8007ad8:	f7ff fa5c 	bl	8006f94 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8007adc:	f7fc f944 	bl	8003d68 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007ae0:	e7fe      	b.n	8007ae0 <main+0x25c>
 8007ae2:	bf00      	nop
 8007ae4:	2000007e 	.word	0x2000007e
 8007ae8:	20005044 	.word	0x20005044
 8007aec:	20000080 	.word	0x20000080
 8007af0:	080127f8 	.word	0x080127f8
 8007af4:	08012808 	.word	0x08012808
 8007af8:	08012814 	.word	0x08012814
 8007afc:	08012834 	.word	0x08012834
 8007b00:	08012838 	.word	0x08012838
 8007b04:	0801283c 	.word	0x0801283c
 8007b08:	08012840 	.word	0x08012840
 8007b0c:	08012844 	.word	0x08012844
 8007b10:	08012848 	.word	0x08012848
 8007b14:	0801284c 	.word	0x0801284c
 8007b18:	08012850 	.word	0x08012850
 8007b1c:	08012854 	.word	0x08012854
 8007b20:	08012858 	.word	0x08012858
 8007b24:	0801285c 	.word	0x0801285c
 8007b28:	08012860 	.word	0x08012860
 8007b2c:	08012864 	.word	0x08012864
 8007b30:	08012868 	.word	0x08012868
 8007b34:	0801286c 	.word	0x0801286c
 8007b38:	080128b4 	.word	0x080128b4
 8007b3c:	200058d8 	.word	0x200058d8
 8007b40:	080128d0 	.word	0x080128d0
 8007b44:	20000030 	.word	0x20000030
 8007b48:	08012870 	.word	0x08012870
 8007b4c:	08012878 	.word	0x08012878
 8007b50:	08012880 	.word	0x08012880
 8007b54:	08012888 	.word	0x08012888
 8007b58:	08012898 	.word	0x08012898
 8007b5c:	080128a4 	.word	0x080128a4

08007b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b098      	sub	sp, #96	; 0x60
 8007b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007b66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007b6a:	2230      	movs	r2, #48	; 0x30
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f005 fd94 	bl	800d69c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007b74:	f107 031c 	add.w	r3, r7, #28
 8007b78:	2200      	movs	r2, #0
 8007b7a:	601a      	str	r2, [r3, #0]
 8007b7c:	605a      	str	r2, [r3, #4]
 8007b7e:	609a      	str	r2, [r3, #8]
 8007b80:	60da      	str	r2, [r3, #12]
 8007b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007b84:	f107 030c 	add.w	r3, r7, #12
 8007b88:	2200      	movs	r2, #0
 8007b8a:	601a      	str	r2, [r3, #0]
 8007b8c:	605a      	str	r2, [r3, #4]
 8007b8e:	609a      	str	r2, [r3, #8]
 8007b90:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007b92:	2300      	movs	r3, #0
 8007b94:	60bb      	str	r3, [r7, #8]
 8007b96:	4a38      	ldr	r2, [pc, #224]	; (8007c78 <SystemClock_Config+0x118>)
 8007b98:	4b37      	ldr	r3, [pc, #220]	; (8007c78 <SystemClock_Config+0x118>)
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8007ba2:	4b35      	ldr	r3, [pc, #212]	; (8007c78 <SystemClock_Config+0x118>)
 8007ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007baa:	60bb      	str	r3, [r7, #8]
 8007bac:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007bae:	2300      	movs	r3, #0
 8007bb0:	607b      	str	r3, [r7, #4]
 8007bb2:	4a32      	ldr	r2, [pc, #200]	; (8007c7c <SystemClock_Config+0x11c>)
 8007bb4:	4b31      	ldr	r3, [pc, #196]	; (8007c7c <SystemClock_Config+0x11c>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	4b2f      	ldr	r3, [pc, #188]	; (8007c7c <SystemClock_Config+0x11c>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bc6:	607b      	str	r3, [r7, #4]
 8007bc8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8007bca:	2307      	movs	r3, #7
 8007bcc:	633b      	str	r3, [r7, #48]	; 0x30
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007bce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007bd2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007bdc:	2310      	movs	r3, #16
 8007bde:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007be0:	2302      	movs	r3, #2
 8007be2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007be4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007be8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8007bea:	2304      	movs	r3, #4
 8007bec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8007bee:	2364      	movs	r3, #100	; 0x64
 8007bf0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8007bf6:	2304      	movs	r3, #4
 8007bf8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007bfa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7f9 fd5e 	bl	80016c0 <HAL_RCC_OscConfig>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d001      	beq.n	8007c0e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8007c0a:	f000 f84b 	bl	8007ca4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007c0e:	230f      	movs	r3, #15
 8007c10:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007c12:	2302      	movs	r3, #2
 8007c14:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007c16:	2300      	movs	r3, #0
 8007c18:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007c1a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007c20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c24:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8007c26:	f107 031c 	add.w	r3, r7, #28
 8007c2a:	2103      	movs	r1, #3
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7f9 ff89 	bl	8001b44 <HAL_RCC_ClockConfig>
 8007c32:	4603      	mov	r3, r0
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d001      	beq.n	8007c3c <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8007c38:	f000 f834 	bl	8007ca4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007c3c:	2302      	movs	r3, #2
 8007c3e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007c40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c44:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007c46:	f107 030c 	add.w	r3, r7, #12
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fa fa02 	bl	8002054 <HAL_RCCEx_PeriphCLKConfig>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8007c56:	f000 f825 	bl	8007ca4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	2000      	movs	r0, #0
 8007c60:	f7fa f852 	bl	8001d08 <HAL_RCC_MCOConfig>
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1);
 8007c64:	2200      	movs	r2, #0
 8007c66:	2100      	movs	r1, #0
 8007c68:	2001      	movs	r0, #1
 8007c6a:	f7fa f84d 	bl	8001d08 <HAL_RCC_MCOConfig>
}
 8007c6e:	bf00      	nop
 8007c70:	3760      	adds	r7, #96	; 0x60
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	40023800 	.word	0x40023800
 8007c7c:	40007000 	.word	0x40007000

08007c80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b082      	sub	sp, #8
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a04      	ldr	r2, [pc, #16]	; (8007ca0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d101      	bne.n	8007c96 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007c92:	f7f9 f9cf 	bl	8001034 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007c96:	bf00      	nop
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	40001000 	.word	0x40001000

08007ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007ca8:	bf00      	nop
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr
	...

08007cb4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8007cba:	1d3b      	adds	r3, r7, #4
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	601a      	str	r2, [r3, #0]
 8007cc0:	605a      	str	r2, [r3, #4]
 8007cc2:	609a      	str	r2, [r3, #8]
 8007cc4:	60da      	str	r2, [r3, #12]
 8007cc6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8007cc8:	2300      	movs	r3, #0
 8007cca:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8007ccc:	4b29      	ldr	r3, [pc, #164]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007cce:	4a2a      	ldr	r2, [pc, #168]	; (8007d78 <MX_RTC_Init+0xc4>)
 8007cd0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8007cd2:	4b28      	ldr	r3, [pc, #160]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8007cd8:	4b26      	ldr	r3, [pc, #152]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007cda:	227f      	movs	r2, #127	; 0x7f
 8007cdc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8007cde:	4b25      	ldr	r3, [pc, #148]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007ce0:	22ff      	movs	r2, #255	; 0xff
 8007ce2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8007ce4:	4b23      	ldr	r3, [pc, #140]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007cea:	4b22      	ldr	r3, [pc, #136]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007cf0:	4b20      	ldr	r3, [pc, #128]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007cf6:	481f      	ldr	r0, [pc, #124]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007cf8:	f7fa fa8e 	bl	8002218 <HAL_RTC_Init>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d001      	beq.n	8007d06 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8007d02:	f7ff ffcf 	bl	8007ca4 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8007d06:	2300      	movs	r3, #0
 8007d08:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007d12:	2300      	movs	r3, #0
 8007d14:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007d16:	2300      	movs	r3, #0
 8007d18:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007d1a:	1d3b      	adds	r3, r7, #4
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	4619      	mov	r1, r3
 8007d20:	4814      	ldr	r0, [pc, #80]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007d22:	f7fa fb0a 	bl	800233a <HAL_RTC_SetTime>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d001      	beq.n	8007d30 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8007d2c:	f7ff ffba 	bl	8007ca4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007d30:	2301      	movs	r3, #1
 8007d32:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8007d34:	2301      	movs	r3, #1
 8007d36:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007d40:	463b      	mov	r3, r7
 8007d42:	2201      	movs	r2, #1
 8007d44:	4619      	mov	r1, r3
 8007d46:	480b      	ldr	r0, [pc, #44]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007d48:	f7fa fc12 	bl	8002570 <HAL_RTC_SetDate>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d001      	beq.n	8007d56 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8007d52:	f7ff ffa7 	bl	8007ca4 <Error_Handler>
  }
  /** Enable the WakeUp 
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8007d56:	2204      	movs	r2, #4
 8007d58:	2100      	movs	r1, #0
 8007d5a:	4806      	ldr	r0, [pc, #24]	; (8007d74 <MX_RTC_Init+0xc0>)
 8007d5c:	f7fa fd8e 	bl	800287c <HAL_RTCEx_SetWakeUpTimer_IT>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d001      	beq.n	8007d6a <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8007d66:	f7ff ff9d 	bl	8007ca4 <Error_Handler>
  }

}
 8007d6a:	bf00      	nop
 8007d6c:	3718      	adds	r7, #24
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	20005878 	.word	0x20005878
 8007d78:	40002800 	.word	0x40002800

08007d7c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a08      	ldr	r2, [pc, #32]	; (8007dac <HAL_RTC_MspInit+0x30>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d10a      	bne.n	8007da4 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007d8e:	4b08      	ldr	r3, [pc, #32]	; (8007db0 <HAL_RTC_MspInit+0x34>)
 8007d90:	2201      	movs	r2, #1
 8007d92:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 6, 0);
 8007d94:	2200      	movs	r2, #0
 8007d96:	2106      	movs	r1, #6
 8007d98:	2003      	movs	r0, #3
 8007d9a:	f7f9 fa43 	bl	8001224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8007d9e:	2003      	movs	r0, #3
 8007da0:	f7f9 fa5c 	bl	800125c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8007da4:	bf00      	nop
 8007da6:	3708      	adds	r7, #8
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	40002800 	.word	0x40002800
 8007db0:	42470e3c 	.word	0x42470e3c

08007db4 <HAL_RTCEx_WakeUpTimerEventCallback>:
  }
} 

/* USER CODE BEGIN 1 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b08e      	sub	sp, #56	; 0x38
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
//
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	const uint8_t  charW=8;  //
 8007dbc:	2308      	movs	r3, #8
 8007dbe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (HAL_RTC_GetTime(hrtc, &sTime, RTC_FORMAT_BIN) == HAL_OK)
 8007dc2:	f107 0314 	add.w	r3, r7, #20
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	4619      	mov	r1, r3
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7fa fb72 	bl	80024b4 <HAL_RTC_GetTime>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f040 8092 	bne.w	8007efc <HAL_RTCEx_WakeUpTimerEventCallback+0x148>
	{
	HAL_RTC_GetDate(hrtc, &sDate, RTC_FORMAT_BIN);
 8007dd8:	f107 0310 	add.w	r3, r7, #16
 8007ddc:	2200      	movs	r2, #0
 8007dde:	4619      	mov	r1, r3
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f7fa fc6c 	bl	80026be <HAL_RTC_GetDate>
	/*  HAL_RTC_GetTime() HAL_RTC_GetDate() */
	uint16_t  yPos=50;
 8007de6:	2332      	movs	r3, #50	; 0x32
 8007de8:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint16_t  xPos=30;
 8007dea:	231e      	movs	r3, #30
 8007dec:	867b      	strh	r3, [r7, #50]	; 0x32

	uint8_t hour=sTime.Hours;
 8007dee:	7d3b      	ldrb	r3, [r7, #20]
 8007df0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	uint8_t tmp10,tmp1;
	tmp10=hour/10+0x30; //ASCII ,
 8007df4:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8007df8:	4a87      	ldr	r2, [pc, #540]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8007dfe:	08db      	lsrs	r3, r3, #3
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	3330      	adds	r3, #48	; 0x30
 8007e04:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	tmp1=hour%10+0x30; //ASCII 
 8007e08:	f897 2031 	ldrb.w	r2, [r7, #49]	; 0x31
 8007e0c:	4b82      	ldr	r3, [pc, #520]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007e0e:	fba3 1302 	umull	r1, r3, r3, r2
 8007e12:	08d9      	lsrs	r1, r3, #3
 8007e14:	460b      	mov	r3, r1
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	440b      	add	r3, r1
 8007e1a:	005b      	lsls	r3, r3, #1
 8007e1c:	1ad3      	subs	r3, r2, r3
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	3330      	adds	r3, #48	; 0x30
 8007e22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	timeStr[0]=tmp10;
 8007e26:	4a7d      	ldr	r2, [pc, #500]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007e28:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8007e2c:	7013      	strb	r3, [r2, #0]
	timeStr[1]=tmp1;
 8007e2e:	4a7b      	ldr	r2, [pc, #492]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007e30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007e34:	7053      	strb	r3, [r2, #1]
	uint8_t min=sTime.Minutes;
 8007e36:	7d7b      	ldrb	r3, [r7, #21]
 8007e38:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	tmp10=min/10+0x30; //ASCII ,
 8007e3c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007e40:	4a75      	ldr	r2, [pc, #468]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007e42:	fba2 2303 	umull	r2, r3, r2, r3
 8007e46:	08db      	lsrs	r3, r3, #3
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	3330      	adds	r3, #48	; 0x30
 8007e4c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	tmp1=min%10+0x30;  //ASCII 
 8007e50:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8007e54:	4b70      	ldr	r3, [pc, #448]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007e56:	fba3 1302 	umull	r1, r3, r3, r2
 8007e5a:	08d9      	lsrs	r1, r3, #3
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	440b      	add	r3, r1
 8007e62:	005b      	lsls	r3, r3, #1
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	3330      	adds	r3, #48	; 0x30
 8007e6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	timeStr[3]=tmp10;
 8007e6e:	4a6b      	ldr	r2, [pc, #428]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007e70:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8007e74:	70d3      	strb	r3, [r2, #3]
	timeStr[4]=tmp1;
 8007e76:	4a69      	ldr	r2, [pc, #420]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007e78:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007e7c:	7113      	strb	r3, [r2, #4]
	uint8_t sec=sTime.Seconds;
 8007e7e:	7dbb      	ldrb	r3, [r7, #22]
 8007e80:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	tmp10=sec/10+0x30; //ASCII ,
 8007e84:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007e88:	4a63      	ldr	r2, [pc, #396]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e8e:	08db      	lsrs	r3, r3, #3
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	3330      	adds	r3, #48	; 0x30
 8007e94:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	tmp1=sec%10+0x30;  //ASCII 
 8007e98:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8007e9c:	4b5e      	ldr	r3, [pc, #376]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007e9e:	fba3 1302 	umull	r1, r3, r3, r2
 8007ea2:	08d9      	lsrs	r1, r3, #3
 8007ea4:	460b      	mov	r3, r1
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	440b      	add	r3, r1
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	3330      	adds	r3, #48	; 0x30
 8007eb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	timeStr[6]=tmp10;
 8007eb6:	4a59      	ldr	r2, [pc, #356]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007eb8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8007ebc:	7193      	strb	r3, [r2, #6]
	timeStr[7]=tmp1;
 8007ebe:	4a57      	ldr	r2, [pc, #348]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007ec0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007ec4:	71d3      	strb	r3, [r2, #7]

	size_time=sizeof(timeStr);
 8007ec6:	4b56      	ldr	r3, [pc, #344]	; (8008020 <HAL_RTCEx_WakeUpTimerEventCallback+0x26c>)
 8007ec8:	220c      	movs	r2, #12
 8007eca:	801a      	strh	r2, [r3, #0]

	LCD_ShowString(10,yPos, "Time:");//
 8007ecc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007ece:	4a55      	ldr	r2, [pc, #340]	; (8008024 <HAL_RTCEx_WakeUpTimerEventCallback+0x270>)
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	200a      	movs	r0, #10
 8007ed4:	f005 faba 	bl	800d44c <LCD_ShowString>
	LCD_ShowString(xPos+30,yPos, timeStr);//
 8007ed8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8007eda:	331e      	adds	r3, #30
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8007ee0:	4a4e      	ldr	r2, [pc, #312]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f005 fab2 	bl	800d44c <LCD_ShowString>
	if (isUploadTime) // isUploadTime  usart.c 
 8007ee8:	4b4f      	ldr	r3, [pc, #316]	; (8008028 <HAL_RTCEx_WakeUpTimerEventCallback+0x274>)
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d005      	beq.n	8007efc <HAL_RTCEx_WakeUpTimerEventCallback+0x148>
	HAL_UART_Transmit(&huart1,timeStr,sizeof(timeStr),200);
 8007ef0:	23c8      	movs	r3, #200	; 0xc8
 8007ef2:	220c      	movs	r2, #12
 8007ef4:	4949      	ldr	r1, [pc, #292]	; (800801c <HAL_RTCEx_WakeUpTimerEventCallback+0x268>)
 8007ef6:	484d      	ldr	r0, [pc, #308]	; (800802c <HAL_RTCEx_WakeUpTimerEventCallback+0x278>)
 8007ef8:	f7fb f87b 	bl	8002ff2 <HAL_UART_Transmit>
	// HAL_Delay(1000);  //
//


	 uint8_t tmp10,tmp1;
	 uint8_t temper = 0;
 8007efc:	2300      	movs	r3, #0
 8007efe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	 temperature=DS18B20_Get_Temp();	  //
 8007f02:	f000 fef7 	bl	8008cf4 <DS18B20_Get_Temp>
 8007f06:	4603      	mov	r3, r0
 8007f08:	ee07 3a90 	vmov	s15, r3
 8007f0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f10:	4b47      	ldr	r3, [pc, #284]	; (8008030 <HAL_RTCEx_WakeUpTimerEventCallback+0x27c>)
 8007f12:	edc3 7a00 	vstr	s15, [r3]
	 temperature=temperature/10-10;
 8007f16:	4b46      	ldr	r3, [pc, #280]	; (8008030 <HAL_RTCEx_WakeUpTimerEventCallback+0x27c>)
 8007f18:	ed93 7a00 	vldr	s14, [r3]
 8007f1c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8007f20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007f24:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8007f28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007f2c:	4b40      	ldr	r3, [pc, #256]	; (8008030 <HAL_RTCEx_WakeUpTimerEventCallback+0x27c>)
 8007f2e:	edc3 7a00 	vstr	s15, [r3]
	  if(counter>2)//
	  LCD_DrawLine_Color(counter-1,Point_old,counter,Point_new,lcdColor_RED);
	  Point_old=Point_new;
	  }
*/
	  temper=temperature;
 8007f32:	4b3f      	ldr	r3, [pc, #252]	; (8008030 <HAL_RTCEx_WakeUpTimerEventCallback+0x27c>)
 8007f34:	edd3 7a00 	vldr	s15, [r3]
 8007f38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f3c:	edc7 7a00 	vstr	s15, [r7]
 8007f40:	783b      	ldrb	r3, [r7, #0]
 8007f42:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	  tmp10=temper/10+0x30; //ASCII ,
 8007f46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007f4a:	4a33      	ldr	r2, [pc, #204]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f50:	08db      	lsrs	r3, r3, #3
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	3330      	adds	r3, #48	; 0x30
 8007f56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	  tmp1=temper%10+0x30; //ASCII 
 8007f5a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8007f5e:	4b2e      	ldr	r3, [pc, #184]	; (8008018 <HAL_RTCEx_WakeUpTimerEventCallback+0x264>)
 8007f60:	fba3 1302 	umull	r1, r3, r3, r2
 8007f64:	08d9      	lsrs	r1, r3, #3
 8007f66:	460b      	mov	r3, r1
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	440b      	add	r3, r1
 8007f6c:	005b      	lsls	r3, r3, #1
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	3330      	adds	r3, #48	; 0x30
 8007f74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  tempStr[0]=tmp10;
 8007f78:	4a2e      	ldr	r2, [pc, #184]	; (8008034 <HAL_RTCEx_WakeUpTimerEventCallback+0x280>)
 8007f7a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f7e:	7013      	strb	r3, [r2, #0]
	  tempStr[1]=tmp1;
 8007f80:	4a2c      	ldr	r2, [pc, #176]	; (8008034 <HAL_RTCEx_WakeUpTimerEventCallback+0x280>)
 8007f82:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8007f86:	7053      	strb	r3, [r2, #1]
	  temper=(temperature-(int)(temperature))*10;//
 8007f88:	4b29      	ldr	r3, [pc, #164]	; (8008030 <HAL_RTCEx_WakeUpTimerEventCallback+0x27c>)
 8007f8a:	ed93 7a00 	vldr	s14, [r3]
 8007f8e:	4b28      	ldr	r3, [pc, #160]	; (8008030 <HAL_RTCEx_WakeUpTimerEventCallback+0x27c>)
 8007f90:	edd3 7a00 	vldr	s15, [r3]
 8007f94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007fa0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8007fa4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007fa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fac:	edc7 7a00 	vstr	s15, [r7]
 8007fb0:	783b      	ldrb	r3, [r7, #0]
 8007fb2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	  tempStr[3]=temper+0x30;
 8007fb6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007fba:	3330      	adds	r3, #48	; 0x30
 8007fbc:	b2da      	uxtb	r2, r3
 8007fbe:	4b1d      	ldr	r3, [pc, #116]	; (8008034 <HAL_RTCEx_WakeUpTimerEventCallback+0x280>)
 8007fc0:	70da      	strb	r2, [r3, #3]

	  size_temp=sizeof(tempStr);
 8007fc2:	4b1d      	ldr	r3, [pc, #116]	; (8008038 <HAL_RTCEx_WakeUpTimerEventCallback+0x284>)
 8007fc4:	2209      	movs	r2, #9
 8007fc6:	801a      	strh	r2, [r3, #0]

	  if (isUploadTime) // isUploadTime  usart.c 
 8007fc8:	4b17      	ldr	r3, [pc, #92]	; (8008028 <HAL_RTCEx_WakeUpTimerEventCallback+0x274>)
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d005      	beq.n	8007fdc <HAL_RTCEx_WakeUpTimerEventCallback+0x228>
	  HAL_UART_Transmit(&huart1,tempStr,sizeof(tempStr),200);
 8007fd0:	23c8      	movs	r3, #200	; 0xc8
 8007fd2:	2209      	movs	r2, #9
 8007fd4:	4917      	ldr	r1, [pc, #92]	; (8008034 <HAL_RTCEx_WakeUpTimerEventCallback+0x280>)
 8007fd6:	4815      	ldr	r0, [pc, #84]	; (800802c <HAL_RTCEx_WakeUpTimerEventCallback+0x278>)
 8007fd8:	f7fb f80b 	bl	8002ff2 <HAL_UART_Transmit>

	  BaseType_t  highTaskWoken=pdFALSE;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	60fb      	str	r3, [r7, #12]
	  if (BinSem_StoreReadyHandle != NULL)
 8007fe0:	4b16      	ldr	r3, [pc, #88]	; (800803c <HAL_RTCEx_WakeUpTimerEventCallback+0x288>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d012      	beq.n	800800e <HAL_RTCEx_WakeUpTimerEventCallback+0x25a>
	  {
		  xSemaphoreGiveFromISR(BinSem_StoreReadyHandle, &highTaskWoken);
 8007fe8:	4b14      	ldr	r3, [pc, #80]	; (800803c <HAL_RTCEx_WakeUpTimerEventCallback+0x288>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f107 020c 	add.w	r2, r7, #12
 8007ff0:	4611      	mov	r1, r2
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7fd f860 	bl	80050b8 <xQueueGiveFromISR>

		  portYIELD_FROM_ISR(highTaskWoken);   //
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d007      	beq.n	800800e <HAL_RTCEx_WakeUpTimerEventCallback+0x25a>
 8007ffe:	4b10      	ldr	r3, [pc, #64]	; (8008040 <HAL_RTCEx_WakeUpTimerEventCallback+0x28c>)
 8008000:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008004:	601a      	str	r2, [r3, #0]
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	f3bf 8f6f 	isb	sy
	  }

}
 800800e:	bf00      	nop
 8008010:	3738      	adds	r7, #56	; 0x38
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	cccccccd 	.word	0xcccccccd
 800801c:	20000008 	.word	0x20000008
 8008020:	20005026 	.word	0x20005026
 8008024:	080128ec 	.word	0x080128ec
 8008028:	20000046 	.word	0x20000046
 800802c:	200058d8 	.word	0x200058d8
 8008030:	200050cc 	.word	0x200050cc
 8008034:	20000014 	.word	0x20000014
 8008038:	20005028 	.word	0x20005028
 800803c:	200057e8 	.word	0x200057e8
 8008040:	e000ed04 	.word	0xe000ed04

08008044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b082      	sub	sp, #8
 8008048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800804a:	2300      	movs	r3, #0
 800804c:	607b      	str	r3, [r7, #4]
 800804e:	4a12      	ldr	r2, [pc, #72]	; (8008098 <HAL_MspInit+0x54>)
 8008050:	4b11      	ldr	r3, [pc, #68]	; (8008098 <HAL_MspInit+0x54>)
 8008052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008058:	6453      	str	r3, [r2, #68]	; 0x44
 800805a:	4b0f      	ldr	r3, [pc, #60]	; (8008098 <HAL_MspInit+0x54>)
 800805c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800805e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008062:	607b      	str	r3, [r7, #4]
 8008064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008066:	2300      	movs	r3, #0
 8008068:	603b      	str	r3, [r7, #0]
 800806a:	4a0b      	ldr	r2, [pc, #44]	; (8008098 <HAL_MspInit+0x54>)
 800806c:	4b0a      	ldr	r3, [pc, #40]	; (8008098 <HAL_MspInit+0x54>)
 800806e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008074:	6413      	str	r3, [r2, #64]	; 0x40
 8008076:	4b08      	ldr	r3, [pc, #32]	; (8008098 <HAL_MspInit+0x54>)
 8008078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800807e:	603b      	str	r3, [r7, #0]
 8008080:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008082:	2200      	movs	r2, #0
 8008084:	210f      	movs	r1, #15
 8008086:	f06f 0001 	mvn.w	r0, #1
 800808a:	f7f9 f8cb 	bl	8001224 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800808e:	bf00      	nop
 8008090:	3708      	adds	r7, #8
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop
 8008098:	40023800 	.word	0x40023800

0800809c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b08c      	sub	sp, #48	; 0x30
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80080a4:	2300      	movs	r3, #0
 80080a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80080a8:	2300      	movs	r3, #0
 80080aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80080ac:	2200      	movs	r2, #0
 80080ae:	6879      	ldr	r1, [r7, #4]
 80080b0:	2036      	movs	r0, #54	; 0x36
 80080b2:	f7f9 f8b7 	bl	8001224 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80080b6:	2036      	movs	r0, #54	; 0x36
 80080b8:	f7f9 f8d0 	bl	800125c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80080bc:	2300      	movs	r3, #0
 80080be:	60fb      	str	r3, [r7, #12]
 80080c0:	4a1f      	ldr	r2, [pc, #124]	; (8008140 <HAL_InitTick+0xa4>)
 80080c2:	4b1f      	ldr	r3, [pc, #124]	; (8008140 <HAL_InitTick+0xa4>)
 80080c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080c6:	f043 0310 	orr.w	r3, r3, #16
 80080ca:	6413      	str	r3, [r2, #64]	; 0x40
 80080cc:	4b1c      	ldr	r3, [pc, #112]	; (8008140 <HAL_InitTick+0xa4>)
 80080ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d0:	f003 0310 	and.w	r3, r3, #16
 80080d4:	60fb      	str	r3, [r7, #12]
 80080d6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80080d8:	f107 0210 	add.w	r2, r7, #16
 80080dc:	f107 0314 	add.w	r3, r7, #20
 80080e0:	4611      	mov	r1, r2
 80080e2:	4618      	mov	r0, r3
 80080e4:	f7f9 ff84 	bl	8001ff0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80080e8:	f7f9 ff5a 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 80080ec:	4603      	mov	r3, r0
 80080ee:	005b      	lsls	r3, r3, #1
 80080f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80080f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080f4:	4a13      	ldr	r2, [pc, #76]	; (8008144 <HAL_InitTick+0xa8>)
 80080f6:	fba2 2303 	umull	r2, r3, r2, r3
 80080fa:	0c9b      	lsrs	r3, r3, #18
 80080fc:	3b01      	subs	r3, #1
 80080fe:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008100:	4b11      	ldr	r3, [pc, #68]	; (8008148 <HAL_InitTick+0xac>)
 8008102:	4a12      	ldr	r2, [pc, #72]	; (800814c <HAL_InitTick+0xb0>)
 8008104:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8008106:	4b10      	ldr	r3, [pc, #64]	; (8008148 <HAL_InitTick+0xac>)
 8008108:	f240 32e7 	movw	r2, #999	; 0x3e7
 800810c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800810e:	4a0e      	ldr	r2, [pc, #56]	; (8008148 <HAL_InitTick+0xac>)
 8008110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008112:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008114:	4b0c      	ldr	r3, [pc, #48]	; (8008148 <HAL_InitTick+0xac>)
 8008116:	2200      	movs	r2, #0
 8008118:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800811a:	4b0b      	ldr	r3, [pc, #44]	; (8008148 <HAL_InitTick+0xac>)
 800811c:	2200      	movs	r2, #0
 800811e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8008120:	4809      	ldr	r0, [pc, #36]	; (8008148 <HAL_InitTick+0xac>)
 8008122:	f7fa fcdb 	bl	8002adc <HAL_TIM_Base_Init>
 8008126:	4603      	mov	r3, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	d104      	bne.n	8008136 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800812c:	4806      	ldr	r0, [pc, #24]	; (8008148 <HAL_InitTick+0xac>)
 800812e:	f7fa fd0a 	bl	8002b46 <HAL_TIM_Base_Start_IT>
 8008132:	4603      	mov	r3, r0
 8008134:	e000      	b.n	8008138 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
}
 8008138:	4618      	mov	r0, r3
 800813a:	3730      	adds	r7, #48	; 0x30
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}
 8008140:	40023800 	.word	0x40023800
 8008144:	431bde83 	.word	0x431bde83
 8008148:	20005898 	.word	0x20005898
 800814c:	40001000 	.word	0x40001000

08008150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008154:	bf00      	nop
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800815e:	b480      	push	{r7}
 8008160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008162:	e7fe      	b.n	8008162 <HardFault_Handler+0x4>

08008164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008164:	b480      	push	{r7}
 8008166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008168:	e7fe      	b.n	8008168 <MemManage_Handler+0x4>

0800816a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800816a:	b480      	push	{r7}
 800816c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800816e:	e7fe      	b.n	800816e <BusFault_Handler+0x4>

08008170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008170:	b480      	push	{r7}
 8008172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008174:	e7fe      	b.n	8008174 <UsageFault_Handler+0x4>

08008176 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008176:	b480      	push	{r7}
 8008178:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800817a:	bf00      	nop
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8008188:	4802      	ldr	r0, [pc, #8]	; (8008194 <RTC_WKUP_IRQHandler+0x10>)
 800818a:	f7fa fc37 	bl	80029fc <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800818e:	bf00      	nop
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	20005878 	.word	0x20005878

08008198 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800819c:	2004      	movs	r0, #4
 800819e:	f7f9 fa77 	bl	8001690 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80081a2:	bf00      	nop
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80081aa:	2010      	movs	r0, #16
 80081ac:	f7f9 fa70 	bl	8001690 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80081b0:	bf00      	nop
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80081b8:	4803      	ldr	r0, [pc, #12]	; (80081c8 <USART1_IRQHandler+0x14>)
 80081ba:	f7fb f84d 	bl	8003258 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  on_UART_IDLE(&huart1); //
 80081be:	4802      	ldr	r0, [pc, #8]	; (80081c8 <USART1_IRQHandler+0x14>)
 80081c0:	f000 f99e 	bl	8008500 <on_UART_IDLE>
  /* USER CODE END USART1_IRQn 1 */
}
 80081c4:	bf00      	nop
 80081c6:	bd80      	pop	{r7, pc}
 80081c8:	200058d8 	.word	0x200058d8

080081cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80081d0:	4802      	ldr	r0, [pc, #8]	; (80081dc <TIM6_DAC_IRQHandler+0x10>)
 80081d2:	f7fa fcdc 	bl	8002b8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80081d6:	bf00      	nop
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	20005898 	.word	0x20005898

080081e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80081e0:	b590      	push	{r4, r7, lr}
 80081e2:	b087      	sub	sp, #28
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80081ec:	2300      	movs	r3, #0
 80081ee:	617b      	str	r3, [r7, #20]
 80081f0:	e00a      	b.n	8008208 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80081f2:	68bc      	ldr	r4, [r7, #8]
 80081f4:	1c63      	adds	r3, r4, #1
 80081f6:	60bb      	str	r3, [r7, #8]
 80081f8:	f3af 8000 	nop.w
 80081fc:	4603      	mov	r3, r0
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	3301      	adds	r3, #1
 8008206:	617b      	str	r3, [r7, #20]
 8008208:	697a      	ldr	r2, [r7, #20]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	429a      	cmp	r2, r3
 800820e:	dbf0      	blt.n	80081f2 <_read+0x12>
	}

return len;
 8008210:	687b      	ldr	r3, [r7, #4]
}
 8008212:	4618      	mov	r0, r3
 8008214:	371c      	adds	r7, #28
 8008216:	46bd      	mov	sp, r7
 8008218:	bd90      	pop	{r4, r7, pc}

0800821a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800821a:	b580      	push	{r7, lr}
 800821c:	b086      	sub	sp, #24
 800821e:	af00      	add	r7, sp, #0
 8008220:	60f8      	str	r0, [r7, #12]
 8008222:	60b9      	str	r1, [r7, #8]
 8008224:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008226:	2300      	movs	r3, #0
 8008228:	617b      	str	r3, [r7, #20]
 800822a:	e009      	b.n	8008240 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	1c5a      	adds	r2, r3, #1
 8008230:	60ba      	str	r2, [r7, #8]
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	4618      	mov	r0, r3
 8008236:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	3301      	adds	r3, #1
 800823e:	617b      	str	r3, [r7, #20]
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	429a      	cmp	r2, r3
 8008246:	dbf1      	blt.n	800822c <_write+0x12>
	}
	return len;
 8008248:	687b      	ldr	r3, [r7, #4]
}
 800824a:	4618      	mov	r0, r3
 800824c:	3718      	adds	r7, #24
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
	...

08008254 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800825c:	4b11      	ldr	r3, [pc, #68]	; (80082a4 <_sbrk+0x50>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d102      	bne.n	800826a <_sbrk+0x16>
		heap_end = &end;
 8008264:	4b0f      	ldr	r3, [pc, #60]	; (80082a4 <_sbrk+0x50>)
 8008266:	4a10      	ldr	r2, [pc, #64]	; (80082a8 <_sbrk+0x54>)
 8008268:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800826a:	4b0e      	ldr	r3, [pc, #56]	; (80082a4 <_sbrk+0x50>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008270:	4b0c      	ldr	r3, [pc, #48]	; (80082a4 <_sbrk+0x50>)
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	4413      	add	r3, r2
 8008278:	466a      	mov	r2, sp
 800827a:	4293      	cmp	r3, r2
 800827c:	d907      	bls.n	800828e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800827e:	f005 f9c9 	bl	800d614 <__errno>
 8008282:	4602      	mov	r2, r0
 8008284:	230c      	movs	r3, #12
 8008286:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008288:	f04f 33ff 	mov.w	r3, #4294967295
 800828c:	e006      	b.n	800829c <_sbrk+0x48>
	}

	heap_end += incr;
 800828e:	4b05      	ldr	r3, [pc, #20]	; (80082a4 <_sbrk+0x50>)
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4413      	add	r3, r2
 8008296:	4a03      	ldr	r2, [pc, #12]	; (80082a4 <_sbrk+0x50>)
 8008298:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800829a:	68fb      	ldr	r3, [r7, #12]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	2000502c 	.word	0x2000502c
 80082a8:	20005934 	.word	0x20005934

080082ac <_close>:

int _close(int file)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
	return -1;
 80082b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	370c      	adds	r7, #12
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80082d4:	605a      	str	r2, [r3, #4]
	return 0;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <_isatty>:

int _isatty(int file)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
	return 1;
 80082ec:	2301      	movs	r3, #1
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80082fa:	b480      	push	{r7}
 80082fc:	b085      	sub	sp, #20
 80082fe:	af00      	add	r7, sp, #0
 8008300:	60f8      	str	r0, [r7, #12]
 8008302:	60b9      	str	r1, [r7, #8]
 8008304:	607a      	str	r2, [r7, #4]
	return 0;
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	3714      	adds	r7, #20
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008314:	b480      	push	{r7}
 8008316:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008318:	4a16      	ldr	r2, [pc, #88]	; (8008374 <SystemInit+0x60>)
 800831a:	4b16      	ldr	r3, [pc, #88]	; (8008374 <SystemInit+0x60>)
 800831c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008320:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008324:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008328:	4a13      	ldr	r2, [pc, #76]	; (8008378 <SystemInit+0x64>)
 800832a:	4b13      	ldr	r3, [pc, #76]	; (8008378 <SystemInit+0x64>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f043 0301 	orr.w	r3, r3, #1
 8008332:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008334:	4b10      	ldr	r3, [pc, #64]	; (8008378 <SystemInit+0x64>)
 8008336:	2200      	movs	r2, #0
 8008338:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800833a:	4a0f      	ldr	r2, [pc, #60]	; (8008378 <SystemInit+0x64>)
 800833c:	4b0e      	ldr	r3, [pc, #56]	; (8008378 <SystemInit+0x64>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8008344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008348:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800834a:	4b0b      	ldr	r3, [pc, #44]	; (8008378 <SystemInit+0x64>)
 800834c:	4a0b      	ldr	r2, [pc, #44]	; (800837c <SystemInit+0x68>)
 800834e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008350:	4a09      	ldr	r2, [pc, #36]	; (8008378 <SystemInit+0x64>)
 8008352:	4b09      	ldr	r3, [pc, #36]	; (8008378 <SystemInit+0x64>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800835a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800835c:	4b06      	ldr	r3, [pc, #24]	; (8008378 <SystemInit+0x64>)
 800835e:	2200      	movs	r2, #0
 8008360:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008362:	4b04      	ldr	r3, [pc, #16]	; (8008374 <SystemInit+0x60>)
 8008364:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008368:	609a      	str	r2, [r3, #8]
#endif
}
 800836a:	bf00      	nop
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr
 8008374:	e000ed00 	.word	0xe000ed00
 8008378:	40023800 	.word	0x40023800
 800837c:	24003010 	.word	0x24003010

08008380 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008380:	b480      	push	{r7}
 8008382:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008384:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008388:	4905      	ldr	r1, [pc, #20]	; (80083a0 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800838a:	4b05      	ldr	r3, [pc, #20]	; (80083a0 <__NVIC_SystemReset+0x20>)
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008392:	4b04      	ldr	r3, [pc, #16]	; (80083a4 <__NVIC_SystemReset+0x24>)
 8008394:	4313      	orrs	r3, r2
 8008396:	60cb      	str	r3, [r1, #12]
 8008398:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800839c:	bf00      	nop
 800839e:	e7fd      	b.n	800839c <__NVIC_SystemReset+0x1c>
 80083a0:	e000ed00 	.word	0xe000ed00
 80083a4:	05fa0004 	.word	0x05fa0004

080083a8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80083ac:	4b11      	ldr	r3, [pc, #68]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083ae:	4a12      	ldr	r2, [pc, #72]	; (80083f8 <MX_USART1_UART_Init+0x50>)
 80083b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80083b2:	4b10      	ldr	r3, [pc, #64]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083b4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80083b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80083ba:	4b0e      	ldr	r3, [pc, #56]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083bc:	2200      	movs	r2, #0
 80083be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80083c0:	4b0c      	ldr	r3, [pc, #48]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80083c6:	4b0b      	ldr	r3, [pc, #44]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083c8:	2200      	movs	r2, #0
 80083ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80083cc:	4b09      	ldr	r3, [pc, #36]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083ce:	220c      	movs	r2, #12
 80083d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80083d2:	4b08      	ldr	r3, [pc, #32]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083d4:	2200      	movs	r2, #0
 80083d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80083d8:	4b06      	ldr	r3, [pc, #24]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083da:	2200      	movs	r2, #0
 80083dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80083de:	4805      	ldr	r0, [pc, #20]	; (80083f4 <MX_USART1_UART_Init+0x4c>)
 80083e0:	f7fa fdba 	bl	8002f58 <HAL_UART_Init>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80083ea:	f7ff fc5b 	bl	8007ca4 <Error_Handler>
  }

}
 80083ee:	bf00      	nop
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	200058d8 	.word	0x200058d8
 80083f8:	40011000 	.word	0x40011000

080083fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b08a      	sub	sp, #40	; 0x28
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008404:	f107 0314 	add.w	r3, r7, #20
 8008408:	2200      	movs	r2, #0
 800840a:	601a      	str	r2, [r3, #0]
 800840c:	605a      	str	r2, [r3, #4]
 800840e:	609a      	str	r2, [r3, #8]
 8008410:	60da      	str	r2, [r3, #12]
 8008412:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a1d      	ldr	r2, [pc, #116]	; (8008490 <HAL_UART_MspInit+0x94>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d134      	bne.n	8008488 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800841e:	2300      	movs	r3, #0
 8008420:	613b      	str	r3, [r7, #16]
 8008422:	4a1c      	ldr	r2, [pc, #112]	; (8008494 <HAL_UART_MspInit+0x98>)
 8008424:	4b1b      	ldr	r3, [pc, #108]	; (8008494 <HAL_UART_MspInit+0x98>)
 8008426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008428:	f043 0310 	orr.w	r3, r3, #16
 800842c:	6453      	str	r3, [r2, #68]	; 0x44
 800842e:	4b19      	ldr	r3, [pc, #100]	; (8008494 <HAL_UART_MspInit+0x98>)
 8008430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008432:	f003 0310 	and.w	r3, r3, #16
 8008436:	613b      	str	r3, [r7, #16]
 8008438:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800843a:	2300      	movs	r3, #0
 800843c:	60fb      	str	r3, [r7, #12]
 800843e:	4a15      	ldr	r2, [pc, #84]	; (8008494 <HAL_UART_MspInit+0x98>)
 8008440:	4b14      	ldr	r3, [pc, #80]	; (8008494 <HAL_UART_MspInit+0x98>)
 8008442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008444:	f043 0301 	orr.w	r3, r3, #1
 8008448:	6313      	str	r3, [r2, #48]	; 0x30
 800844a:	4b12      	ldr	r3, [pc, #72]	; (8008494 <HAL_UART_MspInit+0x98>)
 800844c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	60fb      	str	r3, [r7, #12]
 8008454:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8008456:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800845a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800845c:	2302      	movs	r3, #2
 800845e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008460:	2301      	movs	r3, #1
 8008462:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008464:	2303      	movs	r3, #3
 8008466:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008468:	2307      	movs	r3, #7
 800846a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800846c:	f107 0314 	add.w	r3, r7, #20
 8008470:	4619      	mov	r1, r3
 8008472:	4809      	ldr	r0, [pc, #36]	; (8008498 <HAL_UART_MspInit+0x9c>)
 8008474:	f7f8 ff3e 	bl	80012f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8008478:	2200      	movs	r2, #0
 800847a:	2106      	movs	r1, #6
 800847c:	2025      	movs	r0, #37	; 0x25
 800847e:	f7f8 fed1 	bl	8001224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008482:	2025      	movs	r0, #37	; 0x25
 8008484:	f7f8 feea 	bl	800125c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8008488:	bf00      	nop
 800848a:	3728      	adds	r7, #40	; 0x28
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	40011000 	.word	0x40011000
 8008494:	40023800 	.word	0x40023800
 8008498:	40020000 	.word	0x40020000

0800849c <HAL_UART_RxCpltCallback>:
  }
} 

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a11      	ldr	r2, [pc, #68]	; (80084f0 <HAL_UART_RxCpltCallback+0x54>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d119      	bne.n	80084e2 <HAL_UART_RxCpltCallback+0x46>
	{
		rxCompleted=SET; //
 80084ae:	4b11      	ldr	r3, [pc, #68]	; (80084f4 <HAL_UART_RxCpltCallback+0x58>)
 80084b0:	2201      	movs	r2, #1
 80084b2:	701a      	strb	r2, [r3, #0]
		for(uint16_t i=0; i<RX_CMD_LEN; i++)
 80084b4:	2300      	movs	r3, #0
 80084b6:	81fb      	strh	r3, [r7, #14]
 80084b8:	e008      	b.n	80084cc <HAL_UART_RxCpltCallback+0x30>
			proBuffer[i]=rxBuffer[i];
 80084ba:	89fb      	ldrh	r3, [r7, #14]
 80084bc:	89fa      	ldrh	r2, [r7, #14]
 80084be:	490e      	ldr	r1, [pc, #56]	; (80084f8 <HAL_UART_RxCpltCallback+0x5c>)
 80084c0:	5c89      	ldrb	r1, [r1, r2]
 80084c2:	4a0e      	ldr	r2, [pc, #56]	; (80084fc <HAL_UART_RxCpltCallback+0x60>)
 80084c4:	54d1      	strb	r1, [r2, r3]
		for(uint16_t i=0; i<RX_CMD_LEN; i++)
 80084c6:	89fb      	ldrh	r3, [r7, #14]
 80084c8:	3301      	adds	r3, #1
 80084ca:	81fb      	strh	r3, [r7, #14]
 80084cc:	89fb      	ldrh	r3, [r7, #14]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d0f3      	beq.n	80084ba <HAL_UART_RxCpltCallback+0x1e>
			__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE); // IDLE 
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	6812      	ldr	r2, [r2, #0]
 80084da:	68d2      	ldr	r2, [r2, #12]
 80084dc:	f042 0210 	orr.w	r2, r2, #16
 80084e0:	60da      	str	r2, [r3, #12]
	}
}
 80084e2:	bf00      	nop
 80084e4:	3714      	adds	r7, #20
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr
 80084ee:	bf00      	nop
 80084f0:	40011000 	.word	0x40011000
 80084f4:	20005030 	.word	0x20005030
 80084f8:	20000030 	.word	0x20000030
 80084fc:	20000024 	.word	0x20000024

08008500 <on_UART_IDLE>:
void on_UART_IDLE(UART_HandleTypeDef *huart)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE) == RESET)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	68db      	ldr	r3, [r3, #12]
 800850e:	f003 0310 	and.w	r3, r3, #16
 8008512:	2b00      	cmp	r3, #0
 8008514:	d047      	beq.n	80085a6 <on_UART_IDLE+0xa6>
		return;   __HAL_UART_CLEAR_IDLEFLAG(huart);  // IDLE 
 8008516:	2300      	movs	r3, #0
 8008518:	60bb      	str	r3, [r7, #8]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	60bb      	str	r3, [r7, #8]
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	60bb      	str	r3, [r7, #8]
 800852a:	68bb      	ldr	r3, [r7, #8]
	__HAL_UART_DISABLE_IT(huart, UART_IT_IDLE);  // IDLE 
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	6812      	ldr	r2, [r2, #0]
 8008534:	68d2      	ldr	r2, [r2, #12]
 8008536:	f022 0210 	bic.w	r2, r2, #16
 800853a:	60da      	str	r2, [r3, #12]
     if (rxCompleted) //
 800853c:	4b1c      	ldr	r3, [pc, #112]	; (80085b0 <on_UART_IDLE+0xb0>)
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d031      	beq.n	80085a8 <on_UART_IDLE+0xa8>
    	 {
    	  uint8_t  ch=rxBuffer[0];   //
 8008544:	4b1b      	ldr	r3, [pc, #108]	; (80085b4 <on_UART_IDLE+0xb4>)
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	73fb      	strb	r3, [r7, #15]
    	  if (ch=='#') //
 800854a:	7bfb      	ldrb	r3, [r7, #15]
 800854c:	2b23      	cmp	r3, #35	; 0x23
 800854e:	d102      	bne.n	8008556 <on_UART_IDLE+0x56>
    		  rxBufPos=0;  //
 8008550:	4b19      	ldr	r3, [pc, #100]	; (80085b8 <on_UART_IDLE+0xb8>)
 8008552:	2200      	movs	r2, #0
 8008554:	701a      	strb	r2, [r3, #0]
    	  proBuffer[rxBufPos]=ch;  //
 8008556:	4b18      	ldr	r3, [pc, #96]	; (80085b8 <on_UART_IDLE+0xb8>)
 8008558:	781b      	ldrb	r3, [r3, #0]
 800855a:	4619      	mov	r1, r3
 800855c:	4a17      	ldr	r2, [pc, #92]	; (80085bc <on_UART_IDLE+0xbc>)
 800855e:	7bfb      	ldrb	r3, [r7, #15]
 8008560:	5453      	strb	r3, [r2, r1]
    	  rxBufPos++;  //
 8008562:	4b15      	ldr	r3, [pc, #84]	; (80085b8 <on_UART_IDLE+0xb8>)
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	3301      	adds	r3, #1
 8008568:	b2da      	uxtb	r2, r3
 800856a:	4b13      	ldr	r3, [pc, #76]	; (80085b8 <on_UART_IDLE+0xb8>)
 800856c:	701a      	strb	r2, [r3, #0]
    	  if (ch==';')   //
 800856e:	7bfb      	ldrb	r3, [r7, #15]
 8008570:	2b3b      	cmp	r3, #59	; 0x3b
 8008572:	d10f      	bne.n	8008594 <on_UART_IDLE+0x94>
    		  {
    		  proBuffer[0]='#';
 8008574:	4b11      	ldr	r3, [pc, #68]	; (80085bc <on_UART_IDLE+0xbc>)
 8008576:	2223      	movs	r2, #35	; 0x23
 8008578:	701a      	strb	r2, [r3, #0]
    		  HAL_UART_Transmit(huart,proBuffer,rxBufPos,200); //
 800857a:	4b0f      	ldr	r3, [pc, #60]	; (80085b8 <on_UART_IDLE+0xb8>)
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	b29a      	uxth	r2, r3
 8008580:	23c8      	movs	r3, #200	; 0xc8
 8008582:	490e      	ldr	r1, [pc, #56]	; (80085bc <on_UART_IDLE+0xbc>)
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f7fa fd34 	bl	8002ff2 <HAL_UART_Transmit>
    		  HAL_Delay(100); // updateRTCTime()
 800858a:	2064      	movs	r0, #100	; 0x64
 800858c:	f7f8 fd72 	bl	8001074 <HAL_Delay>
    		  updateRTCTime(); //
 8008590:	f000 f816 	bl	80085c0 <updateRTCTime>
    		  }
    	 rxCompleted=RESET;
 8008594:	4b06      	ldr	r3, [pc, #24]	; (80085b0 <on_UART_IDLE+0xb0>)
 8008596:	2200      	movs	r2, #0
 8008598:	701a      	strb	r2, [r3, #0]
    	 HAL_UART_Receive_IT(huart, rxBuffer,RX_CMD_LEN);//
 800859a:	2201      	movs	r2, #1
 800859c:	4905      	ldr	r1, [pc, #20]	; (80085b4 <on_UART_IDLE+0xb4>)
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f7fa fe04 	bl	80031ac <HAL_UART_Receive_IT>
 80085a4:	e000      	b.n	80085a8 <on_UART_IDLE+0xa8>
		return;   __HAL_UART_CLEAR_IDLEFLAG(huart);  // IDLE 
 80085a6:	bf00      	nop
    	 }
}
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	20005030 	.word	0x20005030
 80085b4:	20000030 	.word	0x20000030
 80085b8:	20005031 	.word	0x20005031
 80085bc:	20000024 	.word	0x20000024

080085c0 <updateRTCTime>:
void updateRTCTime() //  ()
{
 80085c0:	b5b0      	push	{r4, r5, r7, lr}
 80085c2:	b0bc      	sub	sp, #240	; 0xf0
 80085c4:	af00      	add	r7, sp, #0
	if (proBuffer[0] != '#') //
 80085c6:	4bbc      	ldr	r3, [pc, #752]	; (80088b8 <updateRTCTime+0x2f8>)
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	2b23      	cmp	r3, #35	; 0x23
 80085cc:	f040 816f 	bne.w	80088ae <updateRTCTime+0x2ee>
		return;
	 HAL_UART_Transmit(&huart1,feedback,sizeof(feedback),200);  //
 80085d0:	23c8      	movs	r3, #200	; 0xc8
 80085d2:	220a      	movs	r2, #10
 80085d4:	49b9      	ldr	r1, [pc, #740]	; (80088bc <updateRTCTime+0x2fc>)
 80085d6:	48ba      	ldr	r0, [pc, #744]	; (80088c0 <updateRTCTime+0x300>)
 80085d8:	f7fa fd0b 	bl	8002ff2 <HAL_UART_Transmit>
	uint8_t timeSection=proBuffer[1]; //
 80085dc:	4bb6      	ldr	r3, [pc, #728]	; (80088b8 <updateRTCTime+0x2f8>)
 80085de:	785b      	ldrb	r3, [r3, #1]
 80085e0:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
	uint8_t timeSection1=proBuffer[2]; //
 80085e4:	4bb4      	ldr	r3, [pc, #720]	; (80088b8 <updateRTCTime+0x2f8>)
 80085e6:	789b      	ldrb	r3, [r3, #2]
 80085e8:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
	uint8_t timeSection2=proBuffer[3]; //
 80085ec:	4bb2      	ldr	r3, [pc, #712]	; (80088b8 <updateRTCTime+0x2f8>)
 80085ee:	78db      	ldrb	r3, [r3, #3]
 80085f0:	f887 30ed 	strb.w	r3, [r7, #237]	; 0xed
	uint8_t tmp10=proBuffer[2]-0x30; //
 80085f4:	4bb0      	ldr	r3, [pc, #704]	; (80088b8 <updateRTCTime+0x2f8>)
 80085f6:	789b      	ldrb	r3, [r3, #2]
 80085f8:	3b30      	subs	r3, #48	; 0x30
 80085fa:	f887 30ec 	strb.w	r3, [r7, #236]	; 0xec
	uint8_t tmp1 =proBuffer[3]-0x30; //
 80085fe:	4bae      	ldr	r3, [pc, #696]	; (80088b8 <updateRTCTime+0x2f8>)
 8008600:	78db      	ldrb	r3, [r3, #3]
 8008602:	3b30      	subs	r3, #48	; 0x30
 8008604:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
	uint8_t val=10*tmp10+tmp1;
 8008608:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
 800860c:	461a      	mov	r2, r3
 800860e:	0092      	lsls	r2, r2, #2
 8008610:	4413      	add	r3, r2
 8008612:	005b      	lsls	r3, r3, #1
 8008614:	b2da      	uxtb	r2, r3
 8008616:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 800861a:	4413      	add	r3, r2
 800861c:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
	uint8_t temp1[40]="#S45 "; //
 8008620:	4aa8      	ldr	r2, [pc, #672]	; (80088c4 <updateRTCTime+0x304>)
 8008622:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8008626:	e892 0003 	ldmia.w	r2, {r0, r1}
 800862a:	6018      	str	r0, [r3, #0]
 800862c:	3304      	adds	r3, #4
 800862e:	8019      	strh	r1, [r3, #0]
 8008630:	f107 03c2 	add.w	r3, r7, #194	; 0xc2
 8008634:	2222      	movs	r2, #34	; 0x22
 8008636:	2100      	movs	r1, #0
 8008638:	4618      	mov	r0, r3
 800863a:	f005 f82f 	bl	800d69c <memset>
	if ((timeSection=='R')&&(timeSection1=='T')&&(timeSection2=='C')) //  
 800863e:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8008642:	2b52      	cmp	r3, #82	; 0x52
 8008644:	d112      	bne.n	800866c <updateRTCTime+0xac>
 8008646:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 800864a:	2b54      	cmp	r3, #84	; 0x54
 800864c:	d10e      	bne.n	800866c <updateRTCTime+0xac>
 800864e:	f897 30ed 	ldrb.w	r3, [r7, #237]	; 0xed
 8008652:	2b43      	cmp	r3, #67	; 0x43
 8008654:	d10a      	bne.n	800866c <updateRTCTime+0xac>
	{
		isUploadTime=!isUploadTime;
 8008656:	4b9c      	ldr	r3, [pc, #624]	; (80088c8 <updateRTCTime+0x308>)
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	bf0c      	ite	eq
 800865e:	2301      	moveq	r3, #1
 8008660:	2300      	movne	r3, #0
 8008662:	b2db      	uxtb	r3, r3
 8008664:	461a      	mov	r2, r3
 8008666:	4b98      	ldr	r3, [pc, #608]	; (80088c8 <updateRTCTime+0x308>)
 8008668:	701a      	strb	r2, [r3, #0]
		return;
 800866a:	e121      	b.n	80088b0 <updateRTCTime+0x2f0>
	}
	if ((timeSection=='M')&&(timeSection1=='P')&&(timeSection2=='U'))   //MPU
 800866c:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8008670:	2b4d      	cmp	r3, #77	; 0x4d
 8008672:	d133      	bne.n	80086dc <updateRTCTime+0x11c>
 8008674:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 8008678:	2b50      	cmp	r3, #80	; 0x50
 800867a:	d12f      	bne.n	80086dc <updateRTCTime+0x11c>
 800867c:	f897 30ed 	ldrb.w	r3, [r7, #237]	; 0xed
 8008680:	2b55      	cmp	r3, #85	; 0x55
 8008682:	d12b      	bne.n	80086dc <updateRTCTime+0x11c>
	{
			if(mpu_dmp_init())
 8008684:	f002 fd20 	bl	800b0c8 <mpu_dmp_init>
 8008688:	4603      	mov	r3, r0
 800868a:	2b00      	cmp	r3, #0
 800868c:	d010      	beq.n	80086b0 <updateRTCTime+0xf0>
			{
				uint8_t	temp1[]="MPU6050 Error!\n";
 800868e:	4b8f      	ldr	r3, [pc, #572]	; (80088cc <updateRTCTime+0x30c>)
 8008690:	f107 0494 	add.w	r4, r7, #148	; 0x94
 8008694:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008696:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 800869a:	f107 0194 	add.w	r1, r7, #148	; 0x94
 800869e:	23c8      	movs	r3, #200	; 0xc8
 80086a0:	2210      	movs	r2, #16
 80086a2:	4887      	ldr	r0, [pc, #540]	; (80088c0 <updateRTCTime+0x300>)
 80086a4:	f7fa fca5 	bl	8002ff2 <HAL_UART_Transmit>
				delay_ms(100);
 80086a8:	2064      	movs	r0, #100	; 0x64
 80086aa:	f7fe fc45 	bl	8006f38 <delay_ms>
			{
				uint8_t temp1[]="MPU6050 OK!\n         ";
				HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
				delay_ms(100);
			}
		return;
 80086ae:	e0ff      	b.n	80088b0 <updateRTCTime+0x2f0>
				uint8_t temp1[]="MPU6050 OK!\n         ";
 80086b0:	4b87      	ldr	r3, [pc, #540]	; (80088d0 <updateRTCTime+0x310>)
 80086b2:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 80086b6:	461d      	mov	r5, r3
 80086b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80086ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80086bc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80086c0:	6020      	str	r0, [r4, #0]
 80086c2:	3404      	adds	r4, #4
 80086c4:	8021      	strh	r1, [r4, #0]
				HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 80086c6:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 80086ca:	23c8      	movs	r3, #200	; 0xc8
 80086cc:	2216      	movs	r2, #22
 80086ce:	487c      	ldr	r0, [pc, #496]	; (80088c0 <updateRTCTime+0x300>)
 80086d0:	f7fa fc8f 	bl	8002ff2 <HAL_UART_Transmit>
				delay_ms(100);
 80086d4:	2064      	movs	r0, #100	; 0x64
 80086d6:	f7fe fc2f 	bl	8006f38 <delay_ms>
		return;
 80086da:	e0e9      	b.n	80088b0 <updateRTCTime+0x2f0>
	}
	if ((timeSection=='D')&&(timeSection1=='S')&&(timeSection2=='B')) //
 80086dc:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 80086e0:	2b44      	cmp	r3, #68	; 0x44
 80086e2:	d133      	bne.n	800874c <updateRTCTime+0x18c>
 80086e4:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 80086e8:	2b53      	cmp	r3, #83	; 0x53
 80086ea:	d12f      	bne.n	800874c <updateRTCTime+0x18c>
 80086ec:	f897 30ed 	ldrb.w	r3, [r7, #237]	; 0xed
 80086f0:	2b42      	cmp	r3, #66	; 0x42
 80086f2:	d12b      	bne.n	800874c <updateRTCTime+0x18c>
	{
		if(DS18B20_Init())
 80086f4:	f000 fad2 	bl	8008c9c <DS18B20_Init>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d010      	beq.n	8008720 <updateRTCTime+0x160>
		{
			uint8_t	temp1[]="DS18B20 Error!\n";
 80086fe:	4b75      	ldr	r3, [pc, #468]	; (80088d4 <updateRTCTime+0x314>)
 8008700:	f107 046c 	add.w	r4, r7, #108	; 0x6c
 8008704:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008706:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 800870a:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800870e:	23c8      	movs	r3, #200	; 0xc8
 8008710:	2210      	movs	r2, #16
 8008712:	486b      	ldr	r0, [pc, #428]	; (80088c0 <updateRTCTime+0x300>)
 8008714:	f7fa fc6d 	bl	8002ff2 <HAL_UART_Transmit>
			delay_ms(100);
 8008718:	2064      	movs	r0, #100	; 0x64
 800871a:	f7fe fc0d 	bl	8006f38 <delay_ms>
		{
			uint8_t temp1[]="DS18B20 OK!\n         ";
			HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
			delay_ms(100);
		}
	return;
 800871e:	e0c7      	b.n	80088b0 <updateRTCTime+0x2f0>
			uint8_t temp1[]="DS18B20 OK!\n         ";
 8008720:	4b6d      	ldr	r3, [pc, #436]	; (80088d8 <updateRTCTime+0x318>)
 8008722:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8008726:	461d      	mov	r5, r3
 8008728:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800872a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800872c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008730:	6020      	str	r0, [r4, #0]
 8008732:	3404      	adds	r4, #4
 8008734:	8021      	strh	r1, [r4, #0]
			HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 8008736:	f107 0154 	add.w	r1, r7, #84	; 0x54
 800873a:	23c8      	movs	r3, #200	; 0xc8
 800873c:	2216      	movs	r2, #22
 800873e:	4860      	ldr	r0, [pc, #384]	; (80088c0 <updateRTCTime+0x300>)
 8008740:	f7fa fc57 	bl	8002ff2 <HAL_UART_Transmit>
			delay_ms(100);
 8008744:	2064      	movs	r0, #100	; 0x64
 8008746:	f7fe fbf7 	bl	8006f38 <delay_ms>
	return;
 800874a:	e0b1      	b.n	80088b0 <updateRTCTime+0x2f0>
	}
	if ((timeSection=='R')&&(timeSection1=='O')&&(timeSection2=='M')) //eeprom
 800874c:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8008750:	2b52      	cmp	r3, #82	; 0x52
 8008752:	d13b      	bne.n	80087cc <updateRTCTime+0x20c>
 8008754:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 8008758:	2b4f      	cmp	r3, #79	; 0x4f
 800875a:	d137      	bne.n	80087cc <updateRTCTime+0x20c>
 800875c:	f897 30ed 	ldrb.w	r3, [r7, #237]	; 0xed
 8008760:	2b4d      	cmp	r3, #77	; 0x4d
 8008762:	d133      	bne.n	80087cc <updateRTCTime+0x20c>
	{
		if(AT24CXX_Check())
 8008764:	f000 f929 	bl	80089ba <AT24CXX_Check>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d015      	beq.n	800879a <updateRTCTime+0x1da>
		{
			uint8_t	temp1[]="24C02 Check Failed!\n";
 800876e:	4b5b      	ldr	r3, [pc, #364]	; (80088dc <updateRTCTime+0x31c>)
 8008770:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8008774:	461d      	mov	r5, r3
 8008776:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008778:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800877a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800877e:	6020      	str	r0, [r4, #0]
 8008780:	3404      	adds	r4, #4
 8008782:	7021      	strb	r1, [r4, #0]
			HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 8008784:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8008788:	23c8      	movs	r3, #200	; 0xc8
 800878a:	2215      	movs	r2, #21
 800878c:	484c      	ldr	r0, [pc, #304]	; (80088c0 <updateRTCTime+0x300>)
 800878e:	f7fa fc30 	bl	8002ff2 <HAL_UART_Transmit>
			delay_ms(100);
 8008792:	2064      	movs	r0, #100	; 0x64
 8008794:	f7fe fbd0 	bl	8006f38 <delay_ms>
		{
			uint8_t temp1[]="24C02 Ready!\n         ";
			HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
			delay_ms(100);
		}
	return;
 8008798:	e08a      	b.n	80088b0 <updateRTCTime+0x2f0>
			uint8_t temp1[]="24C02 Ready!\n         ";
 800879a:	4b51      	ldr	r3, [pc, #324]	; (80088e0 <updateRTCTime+0x320>)
 800879c:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80087a0:	461d      	mov	r5, r3
 80087a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80087a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80087a6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80087aa:	6020      	str	r0, [r4, #0]
 80087ac:	3404      	adds	r4, #4
 80087ae:	8021      	strh	r1, [r4, #0]
 80087b0:	3402      	adds	r4, #2
 80087b2:	0c0b      	lsrs	r3, r1, #16
 80087b4:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 80087b6:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80087ba:	23c8      	movs	r3, #200	; 0xc8
 80087bc:	2217      	movs	r2, #23
 80087be:	4840      	ldr	r0, [pc, #256]	; (80088c0 <updateRTCTime+0x300>)
 80087c0:	f7fa fc17 	bl	8002ff2 <HAL_UART_Transmit>
			delay_ms(100);
 80087c4:	2064      	movs	r0, #100	; 0x64
 80087c6:	f7fe fbb7 	bl	8006f38 <delay_ms>
	return;
 80087ca:	e071      	b.n	80088b0 <updateRTCTime+0x2f0>
	}
	if ((timeSection=='R')&&(timeSection1=='S')&&(timeSection2=='T')) //
 80087cc:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 80087d0:	2b52      	cmp	r3, #82	; 0x52
 80087d2:	d126      	bne.n	8008822 <updateRTCTime+0x262>
 80087d4:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 80087d8:	2b53      	cmp	r3, #83	; 0x53
 80087da:	d122      	bne.n	8008822 <updateRTCTime+0x262>
 80087dc:	f897 30ed 	ldrb.w	r3, [r7, #237]	; 0xed
 80087e0:	2b54      	cmp	r3, #84	; 0x54
 80087e2:	d11e      	bne.n	8008822 <updateRTCTime+0x262>
	{
			uint8_t temp1[]="Restart!\n         ";
 80087e4:	4b3f      	ldr	r3, [pc, #252]	; (80088e4 <updateRTCTime+0x324>)
 80087e6:	f107 0410 	add.w	r4, r7, #16
 80087ea:	461d      	mov	r5, r3
 80087ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80087ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80087f0:	682b      	ldr	r3, [r5, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	8022      	strh	r2, [r4, #0]
 80087f6:	3402      	adds	r4, #2
 80087f8:	0c1b      	lsrs	r3, r3, #16
 80087fa:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 80087fc:	f107 0110 	add.w	r1, r7, #16
 8008800:	23c8      	movs	r3, #200	; 0xc8
 8008802:	2213      	movs	r2, #19
 8008804:	482e      	ldr	r0, [pc, #184]	; (80088c0 <updateRTCTime+0x300>)
 8008806:	f7fa fbf4 	bl	8002ff2 <HAL_UART_Transmit>
			delay_ms(100);
 800880a:	2064      	movs	r0, #100	; 0x64
 800880c:	f7fe fb94 	bl	8006f38 <delay_ms>
 8008810:	2301      	movs	r3, #1
 8008812:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 8008816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800881a:	f383 8813 	msr	FAULTMASK, r3
		    __set_FAULTMASK(1);
		    NVIC_SystemReset();  //
 800881e:	f7ff fdaf 	bl	8008380 <__NVIC_SystemReset>
	        return;
	}
	else
	{
		uint8_t	temp1[]="Error Command!\n";
 8008822:	4b31      	ldr	r3, [pc, #196]	; (80088e8 <updateRTCTime+0x328>)
 8008824:	463c      	mov	r4, r7
 8008826:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008828:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart1,temp1,sizeof(temp1),200);
 800882c:	4639      	mov	r1, r7
 800882e:	23c8      	movs	r3, #200	; 0xc8
 8008830:	2210      	movs	r2, #16
 8008832:	4823      	ldr	r0, [pc, #140]	; (80088c0 <updateRTCTime+0x300>)
 8008834:	f7fa fbdd 	bl	8002ff2 <HAL_UART_Transmit>
		delay_ms(100);
 8008838:	2064      	movs	r0, #100	; 0x64
 800883a:	f7fe fb7d 	bl	8006f38 <delay_ms>
	}
	if (timeSection=='R')
 800883e:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8008842:	2b52      	cmp	r3, #82	; 0x52
 8008844:	d103      	bne.n	800884e <updateRTCTime+0x28e>
	{
		val=1;
 8008846:	2301      	movs	r3, #1
 8008848:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
 800884c:	e016      	b.n	800887c <updateRTCTime+0x2bc>
	}
	else if (timeSection=='m')   //
 800884e:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8008852:	2b6d      	cmp	r3, #109	; 0x6d
 8008854:	d103      	bne.n	800885e <updateRTCTime+0x29e>
			val=1;
 8008856:	2301      	movs	r3, #1
 8008858:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
 800885c:	e00e      	b.n	800887c <updateRTCTime+0x2bc>
	else if (timeSection=='D')   //
 800885e:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8008862:	2b44      	cmp	r3, #68	; 0x44
 8008864:	d103      	bne.n	800886e <updateRTCTime+0x2ae>
			val=1;
 8008866:	2301      	movs	r3, #1
 8008868:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
 800886c:	e006      	b.n	800887c <updateRTCTime+0x2bc>
	else if (timeSection=='W')   //
 800886e:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8008872:	2b57      	cmp	r3, #87	; 0x57
 8008874:	d102      	bne.n	800887c <updateRTCTime+0x2bc>
			val=1;
 8008876:	2301      	movs	r3, #1
 8008878:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
	 uint8_t  proBuffer[10]="#S45;";  //
 800887c:	4a1b      	ldr	r2, [pc, #108]	; (80088ec <updateRTCTime+0x32c>)
 800887e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8008882:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008886:	6018      	str	r0, [r3, #0]
 8008888:	3304      	adds	r3, #4
 800888a:	8019      	strh	r1, [r3, #0]
 800888c:	f107 03b6 	add.w	r3, r7, #182	; 0xb6
 8008890:	2200      	movs	r2, #0
 8008892:	601a      	str	r2, [r3, #0]
	 uint8_t  rxBuffer[10]="#H12;";  //
 8008894:	4a16      	ldr	r2, [pc, #88]	; (80088f0 <updateRTCTime+0x330>)
 8008896:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800889a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800889e:	6018      	str	r0, [r3, #0]
 80088a0:	3304      	adds	r3, #4
 80088a2:	8019      	strh	r1, [r3, #0]
 80088a4:	f107 03aa 	add.w	r3, r7, #170	; 0xaa
 80088a8:	2200      	movs	r2, #0
 80088aa:	601a      	str	r2, [r3, #0]
 80088ac:	e000      	b.n	80088b0 <updateRTCTime+0x2f0>
		return;
 80088ae:	bf00      	nop

}
 80088b0:	37f0      	adds	r7, #240	; 0xf0
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bdb0      	pop	{r4, r5, r7, pc}
 80088b6:	bf00      	nop
 80088b8:	20000024 	.word	0x20000024
 80088bc:	2000003c 	.word	0x2000003c
 80088c0:	200058d8 	.word	0x200058d8
 80088c4:	080128f4 	.word	0x080128f4
 80088c8:	20000046 	.word	0x20000046
 80088cc:	0801291c 	.word	0x0801291c
 80088d0:	0801292c 	.word	0x0801292c
 80088d4:	08012944 	.word	0x08012944
 80088d8:	08012954 	.word	0x08012954
 80088dc:	0801296c 	.word	0x0801296c
 80088e0:	08012984 	.word	0x08012984
 80088e4:	0801299c 	.word	0x0801299c
 80088e8:	080129b0 	.word	0x080129b0
 80088ec:	080129c0 	.word	0x080129c0
 80088f0:	080129cc 	.word	0x080129cc

080088f4 <AT24CXX_Init>:
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	

//IIC
void AT24CXX_Init(void)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	af00      	add	r7, sp, #0
	IIC_Init();//IIC
 80088f8:	f000 fa50 	bl	8008d9c <IIC_Init>
}
 80088fc:	bf00      	nop
 80088fe:	bd80      	pop	{r7, pc}

08008900 <AT24CXX_ReadOneByte>:
//AT24CXX
//ReadAddr:  
//  :
u8 AT24CXX_ReadOneByte(u16 ReadAddr)
{				  
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	4603      	mov	r3, r0
 8008908:	80fb      	strh	r3, [r7, #6]
	u8 temp=0;		  	    																 
 800890a:	2300      	movs	r3, #0
 800890c:	73fb      	strb	r3, [r7, #15]
    IIC_Start();  
 800890e:	f000 fa77 	bl	8008e00 <IIC_Start>
	if(EE_TYPE>AT24C16)
	{
		IIC_Send_Byte(0XA0);	   //
		IIC_Wait_Ack();
		IIC_Send_Byte(ReadAddr>>8);//	    
	}else IIC_Send_Byte(0XA0+((ReadAddr/256)<<1));   //0XA0, 	   
 8008912:	88fb      	ldrh	r3, [r7, #6]
 8008914:	0a1b      	lsrs	r3, r3, #8
 8008916:	b29b      	uxth	r3, r3
 8008918:	b2db      	uxtb	r3, r3
 800891a:	005b      	lsls	r3, r3, #1
 800891c:	b2db      	uxtb	r3, r3
 800891e:	3b60      	subs	r3, #96	; 0x60
 8008920:	b2db      	uxtb	r3, r3
 8008922:	4618      	mov	r0, r3
 8008924:	f000 fb46 	bl	8008fb4 <IIC_Send_Byte>
	IIC_Wait_Ack(); 
 8008928:	f000 faba 	bl	8008ea0 <IIC_Wait_Ack>
    IIC_Send_Byte(ReadAddr%256);   //
 800892c:	88fb      	ldrh	r3, [r7, #6]
 800892e:	b2db      	uxtb	r3, r3
 8008930:	4618      	mov	r0, r3
 8008932:	f000 fb3f 	bl	8008fb4 <IIC_Send_Byte>
	IIC_Wait_Ack();	    
 8008936:	f000 fab3 	bl	8008ea0 <IIC_Wait_Ack>
	IIC_Start();  	 	   
 800893a:	f000 fa61 	bl	8008e00 <IIC_Start>
	IIC_Send_Byte(0XA1);           //			   
 800893e:	20a1      	movs	r0, #161	; 0xa1
 8008940:	f000 fb38 	bl	8008fb4 <IIC_Send_Byte>
	IIC_Wait_Ack();	 
 8008944:	f000 faac 	bl	8008ea0 <IIC_Wait_Ack>
    temp=IIC_Read_Byte(0);		   
 8008948:	2000      	movs	r0, #0
 800894a:	f000 fb71 	bl	8009030 <IIC_Read_Byte>
 800894e:	4603      	mov	r3, r0
 8008950:	73fb      	strb	r3, [r7, #15]
    IIC_Stop();//	    
 8008952:	f000 fa7d 	bl	8008e50 <IIC_Stop>
	return temp;
 8008956:	7bfb      	ldrb	r3, [r7, #15]
}
 8008958:	4618      	mov	r0, r3
 800895a:	3710      	adds	r7, #16
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <AT24CXX_WriteOneByte>:
//AT24CXX
//WriteAddr  :    
//DataToWrite:
void AT24CXX_WriteOneByte(u16 WriteAddr,u8 DataToWrite)
{				   	  	    																 
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	4603      	mov	r3, r0
 8008968:	460a      	mov	r2, r1
 800896a:	80fb      	strh	r3, [r7, #6]
 800896c:	4613      	mov	r3, r2
 800896e:	717b      	strb	r3, [r7, #5]
    IIC_Start();  
 8008970:	f000 fa46 	bl	8008e00 <IIC_Start>
	if(EE_TYPE>AT24C16)
	{
		IIC_Send_Byte(0XA0);	    //
		IIC_Wait_Ack();
		IIC_Send_Byte(WriteAddr>>8);//	  
	}else IIC_Send_Byte(0XA0+((WriteAddr/256)<<1));   //0XA0, 	 
 8008974:	88fb      	ldrh	r3, [r7, #6]
 8008976:	0a1b      	lsrs	r3, r3, #8
 8008978:	b29b      	uxth	r3, r3
 800897a:	b2db      	uxtb	r3, r3
 800897c:	005b      	lsls	r3, r3, #1
 800897e:	b2db      	uxtb	r3, r3
 8008980:	3b60      	subs	r3, #96	; 0x60
 8008982:	b2db      	uxtb	r3, r3
 8008984:	4618      	mov	r0, r3
 8008986:	f000 fb15 	bl	8008fb4 <IIC_Send_Byte>
	IIC_Wait_Ack();	   
 800898a:	f000 fa89 	bl	8008ea0 <IIC_Wait_Ack>
    IIC_Send_Byte(WriteAddr%256);   //
 800898e:	88fb      	ldrh	r3, [r7, #6]
 8008990:	b2db      	uxtb	r3, r3
 8008992:	4618      	mov	r0, r3
 8008994:	f000 fb0e 	bl	8008fb4 <IIC_Send_Byte>
	IIC_Wait_Ack(); 	 										  		   
 8008998:	f000 fa82 	bl	8008ea0 <IIC_Wait_Ack>
	IIC_Send_Byte(DataToWrite);     //							   
 800899c:	797b      	ldrb	r3, [r7, #5]
 800899e:	4618      	mov	r0, r3
 80089a0:	f000 fb08 	bl	8008fb4 <IIC_Send_Byte>
	IIC_Wait_Ack();  		    	   
 80089a4:	f000 fa7c 	bl	8008ea0 <IIC_Wait_Ack>
    IIC_Stop();// 
 80089a8:	f000 fa52 	bl	8008e50 <IIC_Stop>
	delay_ms(10);	 
 80089ac:	200a      	movs	r0, #10
 80089ae:	f7fe fac3 	bl	8006f38 <delay_ms>
}
 80089b2:	bf00      	nop
 80089b4:	3708      	adds	r7, #8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <AT24CXX_Check>:
//24XX(255).
//24C,
//1:
//0:
u8 AT24CXX_Check(void)
{
 80089ba:	b580      	push	{r7, lr}
 80089bc:	b082      	sub	sp, #8
 80089be:	af00      	add	r7, sp, #0
	u8 temp;
	temp=AT24CXX_ReadOneByte(255);//AT24CXX			   
 80089c0:	20ff      	movs	r0, #255	; 0xff
 80089c2:	f7ff ff9d 	bl	8008900 <AT24CXX_ReadOneByte>
 80089c6:	4603      	mov	r3, r0
 80089c8:	71fb      	strb	r3, [r7, #7]
	if(temp==0X55)return 0;		   
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	2b55      	cmp	r3, #85	; 0x55
 80089ce:	d101      	bne.n	80089d4 <AT24CXX_Check+0x1a>
 80089d0:	2300      	movs	r3, #0
 80089d2:	e00e      	b.n	80089f2 <AT24CXX_Check+0x38>
	else//
	{
		AT24CXX_WriteOneByte(255,0X55);
 80089d4:	2155      	movs	r1, #85	; 0x55
 80089d6:	20ff      	movs	r0, #255	; 0xff
 80089d8:	f7ff ffc2 	bl	8008960 <AT24CXX_WriteOneByte>
	    temp=AT24CXX_ReadOneByte(255);	  
 80089dc:	20ff      	movs	r0, #255	; 0xff
 80089de:	f7ff ff8f 	bl	8008900 <AT24CXX_ReadOneByte>
 80089e2:	4603      	mov	r3, r0
 80089e4:	71fb      	strb	r3, [r7, #7]
		if(temp==0X55)return 0;
 80089e6:	79fb      	ldrb	r3, [r7, #7]
 80089e8:	2b55      	cmp	r3, #85	; 0x55
 80089ea:	d101      	bne.n	80089f0 <AT24CXX_Check+0x36>
 80089ec:	2300      	movs	r3, #0
 80089ee:	e000      	b.n	80089f2 <AT24CXX_Check+0x38>
	}
	return 1;											  
 80089f0:	2301      	movs	r3, #1
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3708      	adds	r7, #8
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}

080089fa <AT24CXX_Read>:
//AT24CXX
//ReadAddr : 24c020~255
//pBuffer  :
//NumToRead:
void AT24CXX_Read(u16 ReadAddr,u8 *pBuffer,u16 NumToRead)
{
 80089fa:	b590      	push	{r4, r7, lr}
 80089fc:	b083      	sub	sp, #12
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	4603      	mov	r3, r0
 8008a02:	6039      	str	r1, [r7, #0]
 8008a04:	80fb      	strh	r3, [r7, #6]
 8008a06:	4613      	mov	r3, r2
 8008a08:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 8008a0a:	e00d      	b.n	8008a28 <AT24CXX_Read+0x2e>
	{
		*pBuffer++=AT24CXX_ReadOneByte(ReadAddr++);	
 8008a0c:	683c      	ldr	r4, [r7, #0]
 8008a0e:	1c63      	adds	r3, r4, #1
 8008a10:	603b      	str	r3, [r7, #0]
 8008a12:	88fb      	ldrh	r3, [r7, #6]
 8008a14:	1c5a      	adds	r2, r3, #1
 8008a16:	80fa      	strh	r2, [r7, #6]
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f7ff ff71 	bl	8008900 <AT24CXX_ReadOneByte>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	7023      	strb	r3, [r4, #0]
		NumToRead--;
 8008a22:	88bb      	ldrh	r3, [r7, #4]
 8008a24:	3b01      	subs	r3, #1
 8008a26:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 8008a28:	88bb      	ldrh	r3, [r7, #4]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1ee      	bne.n	8008a0c <AT24CXX_Read+0x12>
	}
}  
 8008a2e:	bf00      	nop
 8008a30:	370c      	adds	r7, #12
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd90      	pop	{r4, r7, pc}

08008a36 <AT24CXX_Write>:
//AT24CXX
//WriteAddr : 24c020~255
//pBuffer   :
//NumToWrite:
void AT24CXX_Write(u16 WriteAddr,u8 *pBuffer,u16 NumToWrite)
{
 8008a36:	b580      	push	{r7, lr}
 8008a38:	b082      	sub	sp, #8
 8008a3a:	af00      	add	r7, sp, #0
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	6039      	str	r1, [r7, #0]
 8008a40:	80fb      	strh	r3, [r7, #6]
 8008a42:	4613      	mov	r3, r2
 8008a44:	80bb      	strh	r3, [r7, #4]
	while(NumToWrite--)
 8008a46:	e00c      	b.n	8008a62 <AT24CXX_Write+0x2c>
	{
		AT24CXX_WriteOneByte(WriteAddr,*pBuffer);
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	781a      	ldrb	r2, [r3, #0]
 8008a4c:	88fb      	ldrh	r3, [r7, #6]
 8008a4e:	4611      	mov	r1, r2
 8008a50:	4618      	mov	r0, r3
 8008a52:	f7ff ff85 	bl	8008960 <AT24CXX_WriteOneByte>
		WriteAddr++;
 8008a56:	88fb      	ldrh	r3, [r7, #6]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	80fb      	strh	r3, [r7, #6]
		pBuffer++;
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	3301      	adds	r3, #1
 8008a60:	603b      	str	r3, [r7, #0]
	while(NumToWrite--)
 8008a62:	88bb      	ldrh	r3, [r7, #4]
 8008a64:	1e5a      	subs	r2, r3, #1
 8008a66:	80ba      	strh	r2, [r7, #4]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d1ed      	bne.n	8008a48 <AT24CXX_Write+0x12>
	}
}
 8008a6c:	bf00      	nop
 8008a6e:	3708      	adds	r7, #8
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <DS18B20_Rst>:
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	

//DS18B20
void DS18B20_Rst(void)	   
{                 
 8008a74:	b580      	push	{r7, lr}
 8008a76:	af00      	add	r7, sp, #0
	DS18B20_IO_OUT();   //
 8008a78:	4a0d      	ldr	r2, [pc, #52]	; (8008ab0 <DS18B20_Rst+0x3c>)
 8008a7a:	4b0d      	ldr	r3, [pc, #52]	; (8008ab0 <DS18B20_Rst+0x3c>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008a82:	6013      	str	r3, [r2, #0]
 8008a84:	4a0a      	ldr	r2, [pc, #40]	; (8008ab0 <DS18B20_Rst+0x3c>)
 8008a86:	4b0a      	ldr	r3, [pc, #40]	; (8008ab0 <DS18B20_Rst+0x3c>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a8e:	6013      	str	r3, [r2, #0]
	DS18B20_DQ_OUT=0;  	//DQ
 8008a90:	4b08      	ldr	r3, [pc, #32]	; (8008ab4 <DS18B20_Rst+0x40>)
 8008a92:	2200      	movs	r2, #0
 8008a94:	601a      	str	r2, [r3, #0]
	delay_us(750);      //750us
 8008a96:	f240 20ee 	movw	r0, #750	; 0x2ee
 8008a9a:	f7fe fa21 	bl	8006ee0 <delay_us>
	DS18B20_DQ_OUT=1;  	//DQ=1 
 8008a9e:	4b05      	ldr	r3, [pc, #20]	; (8008ab4 <DS18B20_Rst+0x40>)
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	601a      	str	r2, [r3, #0]
	delay_us(15);       //15US
 8008aa4:	200f      	movs	r0, #15
 8008aa6:	f7fe fa1b 	bl	8006ee0 <delay_us>
}
 8008aaa:	bf00      	nop
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	40021800 	.word	0x40021800
 8008ab4:	424302a4 	.word	0x424302a4

08008ab8 <DS18B20_Check>:

//DS18B20
//1:DS18B20
//0:
u8 DS18B20_Check(void) 	   
{   
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
	u8 retry=0;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	71fb      	strb	r3, [r7, #7]
	DS18B20_IO_IN();    //
 8008ac2:	4a1b      	ldr	r2, [pc, #108]	; (8008b30 <DS18B20_Check+0x78>)
 8008ac4:	4b1a      	ldr	r3, [pc, #104]	; (8008b30 <DS18B20_Check+0x78>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008acc:	6013      	str	r3, [r2, #0]
 8008ace:	4a18      	ldr	r2, [pc, #96]	; (8008b30 <DS18B20_Check+0x78>)
 8008ad0:	4b17      	ldr	r3, [pc, #92]	; (8008b30 <DS18B20_Check+0x78>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	6013      	str	r3, [r2, #0]
    while (DS18B20_DQ_IN&&retry<200)
 8008ad6:	e005      	b.n	8008ae4 <DS18B20_Check+0x2c>
	{
		retry++;
 8008ad8:	79fb      	ldrb	r3, [r7, #7]
 8008ada:	3301      	adds	r3, #1
 8008adc:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8008ade:	2001      	movs	r0, #1
 8008ae0:	f7fe f9fe 	bl	8006ee0 <delay_us>
    while (DS18B20_DQ_IN&&retry<200)
 8008ae4:	4b13      	ldr	r3, [pc, #76]	; (8008b34 <DS18B20_Check+0x7c>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d002      	beq.n	8008af2 <DS18B20_Check+0x3a>
 8008aec:	79fb      	ldrb	r3, [r7, #7]
 8008aee:	2bc7      	cmp	r3, #199	; 0xc7
 8008af0:	d9f2      	bls.n	8008ad8 <DS18B20_Check+0x20>
	};	 
	if(retry>=200)return 1;
 8008af2:	79fb      	ldrb	r3, [r7, #7]
 8008af4:	2bc7      	cmp	r3, #199	; 0xc7
 8008af6:	d901      	bls.n	8008afc <DS18B20_Check+0x44>
 8008af8:	2301      	movs	r3, #1
 8008afa:	e015      	b.n	8008b28 <DS18B20_Check+0x70>
	else retry=0;
 8008afc:	2300      	movs	r3, #0
 8008afe:	71fb      	strb	r3, [r7, #7]
    while (!DS18B20_DQ_IN&&retry<240)
 8008b00:	e005      	b.n	8008b0e <DS18B20_Check+0x56>
	{
		retry++;
 8008b02:	79fb      	ldrb	r3, [r7, #7]
 8008b04:	3301      	adds	r3, #1
 8008b06:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8008b08:	2001      	movs	r0, #1
 8008b0a:	f7fe f9e9 	bl	8006ee0 <delay_us>
    while (!DS18B20_DQ_IN&&retry<240)
 8008b0e:	4b09      	ldr	r3, [pc, #36]	; (8008b34 <DS18B20_Check+0x7c>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d102      	bne.n	8008b1c <DS18B20_Check+0x64>
 8008b16:	79fb      	ldrb	r3, [r7, #7]
 8008b18:	2bef      	cmp	r3, #239	; 0xef
 8008b1a:	d9f2      	bls.n	8008b02 <DS18B20_Check+0x4a>
	};
	if(retry>=240)return 1;	    
 8008b1c:	79fb      	ldrb	r3, [r7, #7]
 8008b1e:	2bef      	cmp	r3, #239	; 0xef
 8008b20:	d901      	bls.n	8008b26 <DS18B20_Check+0x6e>
 8008b22:	2301      	movs	r3, #1
 8008b24:	e000      	b.n	8008b28 <DS18B20_Check+0x70>
	return 0;
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3708      	adds	r7, #8
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	40021800 	.word	0x40021800
 8008b34:	42430224 	.word	0x42430224

08008b38 <DS18B20_Read_Bit>:

//DS18B20
//1/0
u8 DS18B20_Read_Bit(void) 
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b082      	sub	sp, #8
 8008b3c:	af00      	add	r7, sp, #0
	u8 data;
	DS18B20_IO_OUT();   //
 8008b3e:	4a19      	ldr	r2, [pc, #100]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b40:	4b18      	ldr	r3, [pc, #96]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008b48:	6013      	str	r3, [r2, #0]
 8008b4a:	4a16      	ldr	r2, [pc, #88]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b4c:	4b15      	ldr	r3, [pc, #84]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008b54:	6013      	str	r3, [r2, #0]
	DS18B20_DQ_OUT=0; 
 8008b56:	4b14      	ldr	r3, [pc, #80]	; (8008ba8 <DS18B20_Read_Bit+0x70>)
 8008b58:	2200      	movs	r2, #0
 8008b5a:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8008b5c:	2002      	movs	r0, #2
 8008b5e:	f7fe f9bf 	bl	8006ee0 <delay_us>
	DS18B20_DQ_OUT=1; 
 8008b62:	4b11      	ldr	r3, [pc, #68]	; (8008ba8 <DS18B20_Read_Bit+0x70>)
 8008b64:	2201      	movs	r2, #1
 8008b66:	601a      	str	r2, [r3, #0]
	DS18B20_IO_IN();    //
 8008b68:	4a0e      	ldr	r2, [pc, #56]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b6a:	4b0e      	ldr	r3, [pc, #56]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	4a0b      	ldr	r2, [pc, #44]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b76:	4b0b      	ldr	r3, [pc, #44]	; (8008ba4 <DS18B20_Read_Bit+0x6c>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	6013      	str	r3, [r2, #0]
	delay_us(12);
 8008b7c:	200c      	movs	r0, #12
 8008b7e:	f7fe f9af 	bl	8006ee0 <delay_us>
	if(DS18B20_DQ_IN)data=1;
 8008b82:	4b0a      	ldr	r3, [pc, #40]	; (8008bac <DS18B20_Read_Bit+0x74>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d002      	beq.n	8008b90 <DS18B20_Read_Bit+0x58>
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	71fb      	strb	r3, [r7, #7]
 8008b8e:	e001      	b.n	8008b94 <DS18B20_Read_Bit+0x5c>
	else data=0;	 
 8008b90:	2300      	movs	r3, #0
 8008b92:	71fb      	strb	r3, [r7, #7]
	delay_us(50);           
 8008b94:	2032      	movs	r0, #50	; 0x32
 8008b96:	f7fe f9a3 	bl	8006ee0 <delay_us>
	return data;
 8008b9a:	79fb      	ldrb	r3, [r7, #7]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3708      	adds	r7, #8
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}
 8008ba4:	40021800 	.word	0x40021800
 8008ba8:	424302a4 	.word	0x424302a4
 8008bac:	42430224 	.word	0x42430224

08008bb0 <DS18B20_Read_Byte>:

//DS18B20
//
u8 DS18B20_Read_Byte(void)   
{        
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
	u8 i,j,dat;
	dat=0;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	71bb      	strb	r3, [r7, #6]
	for (i=1;i<=8;i++) 
 8008bba:	2301      	movs	r3, #1
 8008bbc:	71fb      	strb	r3, [r7, #7]
 8008bbe:	e010      	b.n	8008be2 <DS18B20_Read_Byte+0x32>
	{
        j=DS18B20_Read_Bit();
 8008bc0:	f7ff ffba 	bl	8008b38 <DS18B20_Read_Bit>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	717b      	strb	r3, [r7, #5]
        dat=(j<<7)|(dat>>1);
 8008bc8:	797b      	ldrb	r3, [r7, #5]
 8008bca:	01db      	lsls	r3, r3, #7
 8008bcc:	b25a      	sxtb	r2, r3
 8008bce:	79bb      	ldrb	r3, [r7, #6]
 8008bd0:	085b      	lsrs	r3, r3, #1
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	b25b      	sxtb	r3, r3
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	b25b      	sxtb	r3, r3
 8008bda:	71bb      	strb	r3, [r7, #6]
	for (i=1;i<=8;i++) 
 8008bdc:	79fb      	ldrb	r3, [r7, #7]
 8008bde:	3301      	adds	r3, #1
 8008be0:	71fb      	strb	r3, [r7, #7]
 8008be2:	79fb      	ldrb	r3, [r7, #7]
 8008be4:	2b08      	cmp	r3, #8
 8008be6:	d9eb      	bls.n	8008bc0 <DS18B20_Read_Byte+0x10>
    }						    
	return dat;
 8008be8:	79bb      	ldrb	r3, [r7, #6]
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3708      	adds	r7, #8
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
	...

08008bf4 <DS18B20_Write_Byte>:

//DS18B20
//dat
void DS18B20_Write_Byte(u8 dat)     
 {             
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	71fb      	strb	r3, [r7, #7]
    u8 j;
    u8 testb;
    DS18B20_IO_OUT();     //
 8008bfe:	4a1e      	ldr	r2, [pc, #120]	; (8008c78 <DS18B20_Write_Byte+0x84>)
 8008c00:	4b1d      	ldr	r3, [pc, #116]	; (8008c78 <DS18B20_Write_Byte+0x84>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008c08:	6013      	str	r3, [r2, #0]
 8008c0a:	4a1b      	ldr	r2, [pc, #108]	; (8008c78 <DS18B20_Write_Byte+0x84>)
 8008c0c:	4b1a      	ldr	r3, [pc, #104]	; (8008c78 <DS18B20_Write_Byte+0x84>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008c14:	6013      	str	r3, [r2, #0]
    for (j=1;j<=8;j++) 
 8008c16:	2301      	movs	r3, #1
 8008c18:	73fb      	strb	r3, [r7, #15]
 8008c1a:	e025      	b.n	8008c68 <DS18B20_Write_Byte+0x74>
	{
        testb=dat&0x01;
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	f003 0301 	and.w	r3, r3, #1
 8008c22:	73bb      	strb	r3, [r7, #14]
        dat=dat>>1;
 8008c24:	79fb      	ldrb	r3, [r7, #7]
 8008c26:	085b      	lsrs	r3, r3, #1
 8008c28:	71fb      	strb	r3, [r7, #7]
        if(testb)       // 1
 8008c2a:	7bbb      	ldrb	r3, [r7, #14]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d00c      	beq.n	8008c4a <DS18B20_Write_Byte+0x56>
        {
            DS18B20_DQ_OUT=0;
 8008c30:	4b12      	ldr	r3, [pc, #72]	; (8008c7c <DS18B20_Write_Byte+0x88>)
 8008c32:	2200      	movs	r2, #0
 8008c34:	601a      	str	r2, [r3, #0]
            delay_us(2);                            
 8008c36:	2002      	movs	r0, #2
 8008c38:	f7fe f952 	bl	8006ee0 <delay_us>
            DS18B20_DQ_OUT=1;
 8008c3c:	4b0f      	ldr	r3, [pc, #60]	; (8008c7c <DS18B20_Write_Byte+0x88>)
 8008c3e:	2201      	movs	r2, #1
 8008c40:	601a      	str	r2, [r3, #0]
            delay_us(60);             
 8008c42:	203c      	movs	r0, #60	; 0x3c
 8008c44:	f7fe f94c 	bl	8006ee0 <delay_us>
 8008c48:	e00b      	b.n	8008c62 <DS18B20_Write_Byte+0x6e>
        }
        else            //0
        {
            DS18B20_DQ_OUT=0;
 8008c4a:	4b0c      	ldr	r3, [pc, #48]	; (8008c7c <DS18B20_Write_Byte+0x88>)
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	601a      	str	r2, [r3, #0]
            delay_us(60);             
 8008c50:	203c      	movs	r0, #60	; 0x3c
 8008c52:	f7fe f945 	bl	8006ee0 <delay_us>
            DS18B20_DQ_OUT=1;
 8008c56:	4b09      	ldr	r3, [pc, #36]	; (8008c7c <DS18B20_Write_Byte+0x88>)
 8008c58:	2201      	movs	r2, #1
 8008c5a:	601a      	str	r2, [r3, #0]
            delay_us(2);                          
 8008c5c:	2002      	movs	r0, #2
 8008c5e:	f7fe f93f 	bl	8006ee0 <delay_us>
    for (j=1;j<=8;j++) 
 8008c62:	7bfb      	ldrb	r3, [r7, #15]
 8008c64:	3301      	adds	r3, #1
 8008c66:	73fb      	strb	r3, [r7, #15]
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
 8008c6a:	2b08      	cmp	r3, #8
 8008c6c:	d9d6      	bls.n	8008c1c <DS18B20_Write_Byte+0x28>
        }
    }
}
 8008c6e:	bf00      	nop
 8008c70:	3710      	adds	r7, #16
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}
 8008c76:	bf00      	nop
 8008c78:	40021800 	.word	0x40021800
 8008c7c:	424302a4 	.word	0x424302a4

08008c80 <DS18B20_Start>:
 
//
void DS18B20_Start(void)
{   						               
 8008c80:	b580      	push	{r7, lr}
 8008c82:	af00      	add	r7, sp, #0
    DS18B20_Rst();	   
 8008c84:	f7ff fef6 	bl	8008a74 <DS18B20_Rst>
    DS18B20_Check();	 
 8008c88:	f7ff ff16 	bl	8008ab8 <DS18B20_Check>
    DS18B20_Write_Byte(0xcc);// skip rom
 8008c8c:	20cc      	movs	r0, #204	; 0xcc
 8008c8e:	f7ff ffb1 	bl	8008bf4 <DS18B20_Write_Byte>
    DS18B20_Write_Byte(0x44);// convert
 8008c92:	2044      	movs	r0, #68	; 0x44
 8008c94:	f7ff ffae 	bl	8008bf4 <DS18B20_Write_Byte>
}
 8008c98:	bf00      	nop
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <DS18B20_Init>:

//DS18B20IO DQ DS
//1:
//0:    	 
u8 DS18B20_Init(void)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b086      	sub	sp, #24
 8008ca0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Initure;
    __HAL_RCC_GPIOG_CLK_ENABLE();			//GPIOB
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	603b      	str	r3, [r7, #0]
 8008ca6:	4a11      	ldr	r2, [pc, #68]	; (8008cec <DS18B20_Init+0x50>)
 8008ca8:	4b10      	ldr	r3, [pc, #64]	; (8008cec <DS18B20_Init+0x50>)
 8008caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8008cb2:	4b0e      	ldr	r3, [pc, #56]	; (8008cec <DS18B20_Init+0x50>)
 8008cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cba:	603b      	str	r3, [r7, #0]
 8008cbc:	683b      	ldr	r3, [r7, #0]
	
    GPIO_Initure.Pin=GPIO_PIN_9;           	//PG9
 8008cbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cc2:	607b      	str	r3, [r7, #4]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Pull=GPIO_PULLUP;          //
 8008cc8:	2301      	movs	r3, #1
 8008cca:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Speed=GPIO_SPEED_HIGH;     //
 8008ccc:	2303      	movs	r3, #3
 8008cce:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOG,&GPIO_Initure);     //
 8008cd0:	1d3b      	adds	r3, r7, #4
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	4806      	ldr	r0, [pc, #24]	; (8008cf0 <DS18B20_Init+0x54>)
 8008cd6:	f7f8 fb0d 	bl	80012f4 <HAL_GPIO_Init>
 
	DS18B20_Rst();
 8008cda:	f7ff fecb 	bl	8008a74 <DS18B20_Rst>
	return DS18B20_Check();
 8008cde:	f7ff feeb 	bl	8008ab8 <DS18B20_Check>
 8008ce2:	4603      	mov	r3, r0
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3718      	adds	r7, #24
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	40023800 	.word	0x40023800
 8008cf0:	40021800 	.word	0x40021800

08008cf4 <DS18B20_Get_Temp>:

//ds18b20
//0.1C
// -550~1250 
short DS18B20_Get_Temp(void)
{
 8008cf4:	b590      	push	{r4, r7, lr}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
    u8 temp;
    u8 TL,TH;
    short tem;
    DS18B20_Start ();           //
 8008cfa:	f7ff ffc1 	bl	8008c80 <DS18B20_Start>
    DS18B20_Rst();
 8008cfe:	f7ff feb9 	bl	8008a74 <DS18B20_Rst>
    DS18B20_Check();	 
 8008d02:	f7ff fed9 	bl	8008ab8 <DS18B20_Check>
    DS18B20_Write_Byte(0xcc);   // skip rom
 8008d06:	20cc      	movs	r0, #204	; 0xcc
 8008d08:	f7ff ff74 	bl	8008bf4 <DS18B20_Write_Byte>
    DS18B20_Write_Byte(0xbe);   // convert	    
 8008d0c:	20be      	movs	r0, #190	; 0xbe
 8008d0e:	f7ff ff71 	bl	8008bf4 <DS18B20_Write_Byte>
    TL=DS18B20_Read_Byte();     // LSB   
 8008d12:	f7ff ff4d 	bl	8008bb0 <DS18B20_Read_Byte>
 8008d16:	4603      	mov	r3, r0
 8008d18:	71bb      	strb	r3, [r7, #6]
    TH=DS18B20_Read_Byte();     // MSB   
 8008d1a:	f7ff ff49 	bl	8008bb0 <DS18B20_Read_Byte>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	717b      	strb	r3, [r7, #5]
    if(TH>7)
 8008d22:	797b      	ldrb	r3, [r7, #5]
 8008d24:	2b07      	cmp	r3, #7
 8008d26:	d908      	bls.n	8008d3a <DS18B20_Get_Temp+0x46>
    {
        TH=~TH;
 8008d28:	797b      	ldrb	r3, [r7, #5]
 8008d2a:	43db      	mvns	r3, r3
 8008d2c:	717b      	strb	r3, [r7, #5]
        TL=~TL; 
 8008d2e:	79bb      	ldrb	r3, [r7, #6]
 8008d30:	43db      	mvns	r3, r3
 8008d32:	71bb      	strb	r3, [r7, #6]
        temp=0;//  
 8008d34:	2300      	movs	r3, #0
 8008d36:	71fb      	strb	r3, [r7, #7]
 8008d38:	e001      	b.n	8008d3e <DS18B20_Get_Temp+0x4a>
    }else temp=1;//	  	  
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	71fb      	strb	r3, [r7, #7]
    tem=TH; //
 8008d3e:	797b      	ldrb	r3, [r7, #5]
 8008d40:	807b      	strh	r3, [r7, #2]
    tem<<=8;    
 8008d42:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008d46:	021b      	lsls	r3, r3, #8
 8008d48:	807b      	strh	r3, [r7, #2]
    tem+=TL;//
 8008d4a:	79bb      	ldrb	r3, [r7, #6]
 8008d4c:	b29a      	uxth	r2, r3
 8008d4e:	887b      	ldrh	r3, [r7, #2]
 8008d50:	4413      	add	r3, r2
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	807b      	strh	r3, [r7, #2]
    tem=(double)tem*0.625;//     
 8008d56:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7f7 fbe2 	bl	8000524 <__aeabi_i2d>
 8008d60:	f04f 0200 	mov.w	r2, #0
 8008d64:	4b0c      	ldr	r3, [pc, #48]	; (8008d98 <DS18B20_Get_Temp+0xa4>)
 8008d66:	f7f7 fc43 	bl	80005f0 <__aeabi_dmul>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	460c      	mov	r4, r1
 8008d6e:	4618      	mov	r0, r3
 8008d70:	4621      	mov	r1, r4
 8008d72:	f7f7 feed 	bl	8000b50 <__aeabi_d2iz>
 8008d76:	4603      	mov	r3, r0
 8008d78:	807b      	strh	r3, [r7, #2]
	if(temp)return tem; //
 8008d7a:	79fb      	ldrb	r3, [r7, #7]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d002      	beq.n	8008d86 <DS18B20_Get_Temp+0x92>
 8008d80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008d84:	e003      	b.n	8008d8e <DS18B20_Get_Temp+0x9a>
	else return -tem;    
 8008d86:	887b      	ldrh	r3, [r7, #2]
 8008d88:	425b      	negs	r3, r3
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	b21b      	sxth	r3, r3
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	370c      	adds	r7, #12
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd90      	pop	{r4, r7, pc}
 8008d96:	bf00      	nop
 8008d98:	3fe40000 	.word	0x3fe40000

08008d9c <IIC_Init>:
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	

//IIC
void IIC_Init(void)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b086      	sub	sp, #24
 8008da0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
    
    __HAL_RCC_GPIOB_CLK_ENABLE();   //GPIOB
 8008da2:	2300      	movs	r3, #0
 8008da4:	603b      	str	r3, [r7, #0]
 8008da6:	4a12      	ldr	r2, [pc, #72]	; (8008df0 <IIC_Init+0x54>)
 8008da8:	4b11      	ldr	r3, [pc, #68]	; (8008df0 <IIC_Init+0x54>)
 8008daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dac:	f043 0302 	orr.w	r3, r3, #2
 8008db0:	6313      	str	r3, [r2, #48]	; 0x30
 8008db2:	4b0f      	ldr	r3, [pc, #60]	; (8008df0 <IIC_Init+0x54>)
 8008db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db6:	f003 0302 	and.w	r3, r3, #2
 8008dba:	603b      	str	r3, [r7, #0]
 8008dbc:	683b      	ldr	r3, [r7, #0]
    
    //PH4,5
    GPIO_Initure.Pin=GPIO_PIN_8|GPIO_PIN_9;
 8008dbe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008dc2:	607b      	str	r3, [r7, #4]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Pull=GPIO_PULLUP;          //
 8008dc8:	2301      	movs	r3, #1
 8008dca:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Speed=GPIO_SPEED_FAST;     //
 8008dcc:	2302      	movs	r3, #2
 8008dce:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB,&GPIO_Initure);
 8008dd0:	1d3b      	adds	r3, r7, #4
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	4807      	ldr	r0, [pc, #28]	; (8008df4 <IIC_Init+0x58>)
 8008dd6:	f7f8 fa8d 	bl	80012f4 <HAL_GPIO_Init>
    
    IIC_SDA=1;
 8008dda:	4b07      	ldr	r3, [pc, #28]	; (8008df8 <IIC_Init+0x5c>)
 8008ddc:	2201      	movs	r2, #1
 8008dde:	601a      	str	r2, [r3, #0]
    IIC_SCL=1;  
 8008de0:	4b06      	ldr	r3, [pc, #24]	; (8008dfc <IIC_Init+0x60>)
 8008de2:	2201      	movs	r2, #1
 8008de4:	601a      	str	r2, [r3, #0]
}
 8008de6:	bf00      	nop
 8008de8:	3718      	adds	r7, #24
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	40023800 	.word	0x40023800
 8008df4:	40020400 	.word	0x40020400
 8008df8:	424082a4 	.word	0x424082a4
 8008dfc:	424082a0 	.word	0x424082a0

08008e00 <IIC_Start>:

//IIC
void IIC_Start(void)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	af00      	add	r7, sp, #0
	SDA_OUT();     //sda
 8008e04:	4a0f      	ldr	r2, [pc, #60]	; (8008e44 <IIC_Start+0x44>)
 8008e06:	4b0f      	ldr	r3, [pc, #60]	; (8008e44 <IIC_Start+0x44>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008e0e:	6013      	str	r3, [r2, #0]
 8008e10:	4a0c      	ldr	r2, [pc, #48]	; (8008e44 <IIC_Start+0x44>)
 8008e12:	4b0c      	ldr	r3, [pc, #48]	; (8008e44 <IIC_Start+0x44>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e1a:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;	  	  
 8008e1c:	4b0a      	ldr	r3, [pc, #40]	; (8008e48 <IIC_Start+0x48>)
 8008e1e:	2201      	movs	r2, #1
 8008e20:	601a      	str	r2, [r3, #0]
	IIC_SCL=1;
 8008e22:	4b0a      	ldr	r3, [pc, #40]	; (8008e4c <IIC_Start+0x4c>)
 8008e24:	2201      	movs	r2, #1
 8008e26:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8008e28:	2004      	movs	r0, #4
 8008e2a:	f7fe f859 	bl	8006ee0 <delay_us>
 	IIC_SDA=0;//START:when CLK is high,DATA change form high to low 
 8008e2e:	4b06      	ldr	r3, [pc, #24]	; (8008e48 <IIC_Start+0x48>)
 8008e30:	2200      	movs	r2, #0
 8008e32:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8008e34:	2004      	movs	r0, #4
 8008e36:	f7fe f853 	bl	8006ee0 <delay_us>
	IIC_SCL=0;//I2C 
 8008e3a:	4b04      	ldr	r3, [pc, #16]	; (8008e4c <IIC_Start+0x4c>)
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	601a      	str	r2, [r3, #0]
}	  
 8008e40:	bf00      	nop
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	40020400 	.word	0x40020400
 8008e48:	424082a4 	.word	0x424082a4
 8008e4c:	424082a0 	.word	0x424082a0

08008e50 <IIC_Stop>:
//IIC
void IIC_Stop(void)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	af00      	add	r7, sp, #0
	SDA_OUT();//sda
 8008e54:	4a0f      	ldr	r2, [pc, #60]	; (8008e94 <IIC_Stop+0x44>)
 8008e56:	4b0f      	ldr	r3, [pc, #60]	; (8008e94 <IIC_Stop+0x44>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008e5e:	6013      	str	r3, [r2, #0]
 8008e60:	4a0c      	ldr	r2, [pc, #48]	; (8008e94 <IIC_Stop+0x44>)
 8008e62:	4b0c      	ldr	r3, [pc, #48]	; (8008e94 <IIC_Stop+0x44>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e6a:	6013      	str	r3, [r2, #0]
	IIC_SCL=0;
 8008e6c:	4b0a      	ldr	r3, [pc, #40]	; (8008e98 <IIC_Stop+0x48>)
 8008e6e:	2200      	movs	r2, #0
 8008e70:	601a      	str	r2, [r3, #0]
	IIC_SDA=0;//STOP:when CLK is high DATA change form low to high
 8008e72:	4b0a      	ldr	r3, [pc, #40]	; (8008e9c <IIC_Stop+0x4c>)
 8008e74:	2200      	movs	r2, #0
 8008e76:	601a      	str	r2, [r3, #0]
 	delay_us(4);
 8008e78:	2004      	movs	r0, #4
 8008e7a:	f7fe f831 	bl	8006ee0 <delay_us>
	IIC_SCL=1; 
 8008e7e:	4b06      	ldr	r3, [pc, #24]	; (8008e98 <IIC_Stop+0x48>)
 8008e80:	2201      	movs	r2, #1
 8008e82:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;//I2C
 8008e84:	4b05      	ldr	r3, [pc, #20]	; (8008e9c <IIC_Stop+0x4c>)
 8008e86:	2201      	movs	r2, #1
 8008e88:	601a      	str	r2, [r3, #0]
	delay_us(4);							   	
 8008e8a:	2004      	movs	r0, #4
 8008e8c:	f7fe f828 	bl	8006ee0 <delay_us>
}
 8008e90:	bf00      	nop
 8008e92:	bd80      	pop	{r7, pc}
 8008e94:	40020400 	.word	0x40020400
 8008e98:	424082a0 	.word	0x424082a0
 8008e9c:	424082a4 	.word	0x424082a4

08008ea0 <IIC_Wait_Ack>:
//
//1
//        0
u8 IIC_Wait_Ack(void)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
	u8 ucErrTime=0;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA  
 8008eaa:	4a16      	ldr	r2, [pc, #88]	; (8008f04 <IIC_Wait_Ack+0x64>)
 8008eac:	4b15      	ldr	r3, [pc, #84]	; (8008f04 <IIC_Wait_Ack+0x64>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008eb4:	6013      	str	r3, [r2, #0]
 8008eb6:	4a13      	ldr	r2, [pc, #76]	; (8008f04 <IIC_Wait_Ack+0x64>)
 8008eb8:	4b12      	ldr	r3, [pc, #72]	; (8008f04 <IIC_Wait_Ack+0x64>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;delay_us(1);	   
 8008ebe:	4b12      	ldr	r3, [pc, #72]	; (8008f08 <IIC_Wait_Ack+0x68>)
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]
 8008ec4:	2001      	movs	r0, #1
 8008ec6:	f7fe f80b 	bl	8006ee0 <delay_us>
	IIC_SCL=1;delay_us(1);	 
 8008eca:	4b10      	ldr	r3, [pc, #64]	; (8008f0c <IIC_Wait_Ack+0x6c>)
 8008ecc:	2201      	movs	r2, #1
 8008ece:	601a      	str	r2, [r3, #0]
 8008ed0:	2001      	movs	r0, #1
 8008ed2:	f7fe f805 	bl	8006ee0 <delay_us>
	while(READ_SDA)
 8008ed6:	e009      	b.n	8008eec <IIC_Wait_Ack+0x4c>
	{
		ucErrTime++;
 8008ed8:	79fb      	ldrb	r3, [r7, #7]
 8008eda:	3301      	adds	r3, #1
 8008edc:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>250)
 8008ede:	79fb      	ldrb	r3, [r7, #7]
 8008ee0:	2bfa      	cmp	r3, #250	; 0xfa
 8008ee2:	d903      	bls.n	8008eec <IIC_Wait_Ack+0x4c>
		{
			IIC_Stop();
 8008ee4:	f7ff ffb4 	bl	8008e50 <IIC_Stop>
			return 1;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e007      	b.n	8008efc <IIC_Wait_Ack+0x5c>
	while(READ_SDA)
 8008eec:	4b08      	ldr	r3, [pc, #32]	; (8008f10 <IIC_Wait_Ack+0x70>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1f1      	bne.n	8008ed8 <IIC_Wait_Ack+0x38>
		}
	}
	IIC_SCL=0;//0 	   
 8008ef4:	4b05      	ldr	r3, [pc, #20]	; (8008f0c <IIC_Wait_Ack+0x6c>)
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	601a      	str	r2, [r3, #0]
	return 0;  
 8008efa:	2300      	movs	r3, #0
} 
 8008efc:	4618      	mov	r0, r3
 8008efe:	3708      	adds	r7, #8
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	40020400 	.word	0x40020400
 8008f08:	424082a4 	.word	0x424082a4
 8008f0c:	424082a0 	.word	0x424082a0
 8008f10:	42408224 	.word	0x42408224

08008f14 <IIC_Ack>:
//ACK
void IIC_Ack(void)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8008f18:	4b0f      	ldr	r3, [pc, #60]	; (8008f58 <IIC_Ack+0x44>)
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8008f1e:	4a0f      	ldr	r2, [pc, #60]	; (8008f5c <IIC_Ack+0x48>)
 8008f20:	4b0e      	ldr	r3, [pc, #56]	; (8008f5c <IIC_Ack+0x48>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008f28:	6013      	str	r3, [r2, #0]
 8008f2a:	4a0c      	ldr	r2, [pc, #48]	; (8008f5c <IIC_Ack+0x48>)
 8008f2c:	4b0b      	ldr	r3, [pc, #44]	; (8008f5c <IIC_Ack+0x48>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008f34:	6013      	str	r3, [r2, #0]
	IIC_SDA=0;
 8008f36:	4b0a      	ldr	r3, [pc, #40]	; (8008f60 <IIC_Ack+0x4c>)
 8008f38:	2200      	movs	r2, #0
 8008f3a:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8008f3c:	2002      	movs	r0, #2
 8008f3e:	f7fd ffcf 	bl	8006ee0 <delay_us>
	IIC_SCL=1;
 8008f42:	4b05      	ldr	r3, [pc, #20]	; (8008f58 <IIC_Ack+0x44>)
 8008f44:	2201      	movs	r2, #1
 8008f46:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8008f48:	2002      	movs	r0, #2
 8008f4a:	f7fd ffc9 	bl	8006ee0 <delay_us>
	IIC_SCL=0;
 8008f4e:	4b02      	ldr	r3, [pc, #8]	; (8008f58 <IIC_Ack+0x44>)
 8008f50:	2200      	movs	r2, #0
 8008f52:	601a      	str	r2, [r3, #0]
}
 8008f54:	bf00      	nop
 8008f56:	bd80      	pop	{r7, pc}
 8008f58:	424082a0 	.word	0x424082a0
 8008f5c:	40020400 	.word	0x40020400
 8008f60:	424082a4 	.word	0x424082a4

08008f64 <IIC_NAck>:
//ACK		    
void IIC_NAck(void)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8008f68:	4b0f      	ldr	r3, [pc, #60]	; (8008fa8 <IIC_NAck+0x44>)
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8008f6e:	4a0f      	ldr	r2, [pc, #60]	; (8008fac <IIC_NAck+0x48>)
 8008f70:	4b0e      	ldr	r3, [pc, #56]	; (8008fac <IIC_NAck+0x48>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008f78:	6013      	str	r3, [r2, #0]
 8008f7a:	4a0c      	ldr	r2, [pc, #48]	; (8008fac <IIC_NAck+0x48>)
 8008f7c:	4b0b      	ldr	r3, [pc, #44]	; (8008fac <IIC_NAck+0x48>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008f84:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;
 8008f86:	4b0a      	ldr	r3, [pc, #40]	; (8008fb0 <IIC_NAck+0x4c>)
 8008f88:	2201      	movs	r2, #1
 8008f8a:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8008f8c:	2002      	movs	r0, #2
 8008f8e:	f7fd ffa7 	bl	8006ee0 <delay_us>
	IIC_SCL=1;
 8008f92:	4b05      	ldr	r3, [pc, #20]	; (8008fa8 <IIC_NAck+0x44>)
 8008f94:	2201      	movs	r2, #1
 8008f96:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8008f98:	2002      	movs	r0, #2
 8008f9a:	f7fd ffa1 	bl	8006ee0 <delay_us>
	IIC_SCL=0;
 8008f9e:	4b02      	ldr	r3, [pc, #8]	; (8008fa8 <IIC_NAck+0x44>)
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	601a      	str	r2, [r3, #0]
}					 				     
 8008fa4:	bf00      	nop
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	424082a0 	.word	0x424082a0
 8008fac:	40020400 	.word	0x40020400
 8008fb0:	424082a4 	.word	0x424082a4

08008fb4 <IIC_Send_Byte>:
//IIC
//
//1
//0			  
void IIC_Send_Byte(u8 txd)
{                        
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b084      	sub	sp, #16
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	4603      	mov	r3, r0
 8008fbc:	71fb      	strb	r3, [r7, #7]
    u8 t;   
	SDA_OUT(); 	    
 8008fbe:	4a19      	ldr	r2, [pc, #100]	; (8009024 <IIC_Send_Byte+0x70>)
 8008fc0:	4b18      	ldr	r3, [pc, #96]	; (8009024 <IIC_Send_Byte+0x70>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008fc8:	6013      	str	r3, [r2, #0]
 8008fca:	4a16      	ldr	r2, [pc, #88]	; (8009024 <IIC_Send_Byte+0x70>)
 8008fcc:	4b15      	ldr	r3, [pc, #84]	; (8009024 <IIC_Send_Byte+0x70>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008fd4:	6013      	str	r3, [r2, #0]
    IIC_SCL=0;//
 8008fd6:	4b14      	ldr	r3, [pc, #80]	; (8009028 <IIC_Send_Byte+0x74>)
 8008fd8:	2200      	movs	r2, #0
 8008fda:	601a      	str	r2, [r3, #0]
    for(t=0;t<8;t++)
 8008fdc:	2300      	movs	r3, #0
 8008fde:	73fb      	strb	r3, [r7, #15]
 8008fe0:	e019      	b.n	8009016 <IIC_Send_Byte+0x62>
    {              
        IIC_SDA=(txd&0x80)>>7;
 8008fe2:	4a12      	ldr	r2, [pc, #72]	; (800902c <IIC_Send_Byte+0x78>)
 8008fe4:	79fb      	ldrb	r3, [r7, #7]
 8008fe6:	09db      	lsrs	r3, r3, #7
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	6013      	str	r3, [r2, #0]
        txd<<=1; 	  
 8008fec:	79fb      	ldrb	r3, [r7, #7]
 8008fee:	005b      	lsls	r3, r3, #1
 8008ff0:	71fb      	strb	r3, [r7, #7]
		delay_us(2);   //TEA5767
 8008ff2:	2002      	movs	r0, #2
 8008ff4:	f7fd ff74 	bl	8006ee0 <delay_us>
		IIC_SCL=1;
 8008ff8:	4b0b      	ldr	r3, [pc, #44]	; (8009028 <IIC_Send_Byte+0x74>)
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	601a      	str	r2, [r3, #0]
		delay_us(2); 
 8008ffe:	2002      	movs	r0, #2
 8009000:	f7fd ff6e 	bl	8006ee0 <delay_us>
		IIC_SCL=0;	
 8009004:	4b08      	ldr	r3, [pc, #32]	; (8009028 <IIC_Send_Byte+0x74>)
 8009006:	2200      	movs	r2, #0
 8009008:	601a      	str	r2, [r3, #0]
		delay_us(2);
 800900a:	2002      	movs	r0, #2
 800900c:	f7fd ff68 	bl	8006ee0 <delay_us>
    for(t=0;t<8;t++)
 8009010:	7bfb      	ldrb	r3, [r7, #15]
 8009012:	3301      	adds	r3, #1
 8009014:	73fb      	strb	r3, [r7, #15]
 8009016:	7bfb      	ldrb	r3, [r7, #15]
 8009018:	2b07      	cmp	r3, #7
 800901a:	d9e2      	bls.n	8008fe2 <IIC_Send_Byte+0x2e>
    }	 
} 	    
 800901c:	bf00      	nop
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	40020400 	.word	0x40020400
 8009028:	424082a0 	.word	0x424082a0
 800902c:	424082a4 	.word	0x424082a4

08009030 <IIC_Read_Byte>:
//1ack=1ACKack=0nACK   
u8 IIC_Read_Byte(unsigned char ack)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
 8009036:	4603      	mov	r3, r0
 8009038:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 800903a:	2300      	movs	r3, #0
 800903c:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA
 800903e:	4a1b      	ldr	r2, [pc, #108]	; (80090ac <IIC_Read_Byte+0x7c>)
 8009040:	4b1a      	ldr	r3, [pc, #104]	; (80090ac <IIC_Read_Byte+0x7c>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8009048:	6013      	str	r3, [r2, #0]
 800904a:	4a18      	ldr	r2, [pc, #96]	; (80090ac <IIC_Read_Byte+0x7c>)
 800904c:	4b17      	ldr	r3, [pc, #92]	; (80090ac <IIC_Read_Byte+0x7c>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	6013      	str	r3, [r2, #0]
    for(i=0;i<8;i++ )
 8009052:	2300      	movs	r3, #0
 8009054:	73fb      	strb	r3, [r7, #15]
 8009056:	e018      	b.n	800908a <IIC_Read_Byte+0x5a>
	{
        IIC_SCL=0; 
 8009058:	4b15      	ldr	r3, [pc, #84]	; (80090b0 <IIC_Read_Byte+0x80>)
 800905a:	2200      	movs	r2, #0
 800905c:	601a      	str	r2, [r3, #0]
        delay_us(2);
 800905e:	2002      	movs	r0, #2
 8009060:	f7fd ff3e 	bl	8006ee0 <delay_us>
		IIC_SCL=1;
 8009064:	4b12      	ldr	r3, [pc, #72]	; (80090b0 <IIC_Read_Byte+0x80>)
 8009066:	2201      	movs	r2, #1
 8009068:	601a      	str	r2, [r3, #0]
        receive<<=1;
 800906a:	7bbb      	ldrb	r3, [r7, #14]
 800906c:	005b      	lsls	r3, r3, #1
 800906e:	73bb      	strb	r3, [r7, #14]
        if(READ_SDA)receive++;   
 8009070:	4b10      	ldr	r3, [pc, #64]	; (80090b4 <IIC_Read_Byte+0x84>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d002      	beq.n	800907e <IIC_Read_Byte+0x4e>
 8009078:	7bbb      	ldrb	r3, [r7, #14]
 800907a:	3301      	adds	r3, #1
 800907c:	73bb      	strb	r3, [r7, #14]
		delay_us(1); 
 800907e:	2001      	movs	r0, #1
 8009080:	f7fd ff2e 	bl	8006ee0 <delay_us>
    for(i=0;i<8;i++ )
 8009084:	7bfb      	ldrb	r3, [r7, #15]
 8009086:	3301      	adds	r3, #1
 8009088:	73fb      	strb	r3, [r7, #15]
 800908a:	7bfb      	ldrb	r3, [r7, #15]
 800908c:	2b07      	cmp	r3, #7
 800908e:	d9e3      	bls.n	8009058 <IIC_Read_Byte+0x28>
    }					 
    if (!ack)
 8009090:	79fb      	ldrb	r3, [r7, #7]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d102      	bne.n	800909c <IIC_Read_Byte+0x6c>
        IIC_NAck();//nACK
 8009096:	f7ff ff65 	bl	8008f64 <IIC_NAck>
 800909a:	e001      	b.n	80090a0 <IIC_Read_Byte+0x70>
    else
        IIC_Ack(); //ACK   
 800909c:	f7ff ff3a 	bl	8008f14 <IIC_Ack>
    return receive;
 80090a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3710      	adds	r7, #16
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	40020400 	.word	0x40020400
 80090b0:	424082a0 	.word	0x424082a0
 80090b4:	42408224 	.word	0x42408224

080090b8 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	4603      	mov	r3, r0
 80090c0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80090c2:	4b29      	ldr	r3, [pc, #164]	; (8009168 <set_int_enable+0xb0>)
 80090c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d01c      	beq.n	8009106 <set_int_enable+0x4e>
        if (enable)
 80090cc:	79fb      	ldrb	r3, [r7, #7]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d002      	beq.n	80090d8 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 80090d2:	2302      	movs	r3, #2
 80090d4:	73fb      	strb	r3, [r7, #15]
 80090d6:	e001      	b.n	80090dc <set_int_enable+0x24>
        else
            tmp = 0x00;
 80090d8:	2300      	movs	r3, #0
 80090da:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80090dc:	4b22      	ldr	r3, [pc, #136]	; (8009168 <set_int_enable+0xb0>)
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	7818      	ldrb	r0, [r3, #0]
 80090e2:	4b21      	ldr	r3, [pc, #132]	; (8009168 <set_int_enable+0xb0>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	7bd9      	ldrb	r1, [r3, #15]
 80090e8:	f107 030f 	add.w	r3, r7, #15
 80090ec:	2201      	movs	r2, #1
 80090ee:	f003 fb5c 	bl	800c7aa <MPU_Write_Len>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d002      	beq.n	80090fe <set_int_enable+0x46>
            return -1;
 80090f8:	f04f 33ff 	mov.w	r3, #4294967295
 80090fc:	e030      	b.n	8009160 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80090fe:	7bfa      	ldrb	r2, [r7, #15]
 8009100:	4b19      	ldr	r3, [pc, #100]	; (8009168 <set_int_enable+0xb0>)
 8009102:	745a      	strb	r2, [r3, #17]
 8009104:	e02b      	b.n	800915e <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 8009106:	4b18      	ldr	r3, [pc, #96]	; (8009168 <set_int_enable+0xb0>)
 8009108:	7a9b      	ldrb	r3, [r3, #10]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d102      	bne.n	8009114 <set_int_enable+0x5c>
            return -1;
 800910e:	f04f 33ff 	mov.w	r3, #4294967295
 8009112:	e025      	b.n	8009160 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8009114:	79fb      	ldrb	r3, [r7, #7]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d005      	beq.n	8009126 <set_int_enable+0x6e>
 800911a:	4b13      	ldr	r3, [pc, #76]	; (8009168 <set_int_enable+0xb0>)
 800911c:	7c5b      	ldrb	r3, [r3, #17]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d001      	beq.n	8009126 <set_int_enable+0x6e>
            return 0;
 8009122:	2300      	movs	r3, #0
 8009124:	e01c      	b.n	8009160 <set_int_enable+0xa8>
        if (enable)
 8009126:	79fb      	ldrb	r3, [r7, #7]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d002      	beq.n	8009132 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 800912c:	2301      	movs	r3, #1
 800912e:	73fb      	strb	r3, [r7, #15]
 8009130:	e001      	b.n	8009136 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8009132:	2300      	movs	r3, #0
 8009134:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8009136:	4b0c      	ldr	r3, [pc, #48]	; (8009168 <set_int_enable+0xb0>)
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	7818      	ldrb	r0, [r3, #0]
 800913c:	4b0a      	ldr	r3, [pc, #40]	; (8009168 <set_int_enable+0xb0>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	7bd9      	ldrb	r1, [r3, #15]
 8009142:	f107 030f 	add.w	r3, r7, #15
 8009146:	2201      	movs	r2, #1
 8009148:	f003 fb2f 	bl	800c7aa <MPU_Write_Len>
 800914c:	4603      	mov	r3, r0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d002      	beq.n	8009158 <set_int_enable+0xa0>
            return -1;
 8009152:	f04f 33ff 	mov.w	r3, #4294967295
 8009156:	e003      	b.n	8009160 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8009158:	7bfa      	ldrb	r2, [r7, #15]
 800915a:	4b03      	ldr	r3, [pc, #12]	; (8009168 <set_int_enable+0xb0>)
 800915c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3710      	adds	r7, #16
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}
 8009168:	20000048 	.word	0x20000048

0800916c <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8009172:	2380      	movs	r3, #128	; 0x80
 8009174:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8009176:	4b82      	ldr	r3, [pc, #520]	; (8009380 <mpu_init+0x214>)
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	7818      	ldrb	r0, [r3, #0]
 800917c:	4b80      	ldr	r3, [pc, #512]	; (8009380 <mpu_init+0x214>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	7c99      	ldrb	r1, [r3, #18]
 8009182:	463b      	mov	r3, r7
 8009184:	2201      	movs	r2, #1
 8009186:	f003 fb10 	bl	800c7aa <MPU_Write_Len>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d002      	beq.n	8009196 <mpu_init+0x2a>
        return -1;
 8009190:	f04f 33ff 	mov.w	r3, #4294967295
 8009194:	e0ef      	b.n	8009376 <mpu_init+0x20a>
    delay_ms(100);
 8009196:	2064      	movs	r0, #100	; 0x64
 8009198:	f7fd fece 	bl	8006f38 <delay_ms>

    /* Wake up chip. */
    data[0] = 0x00;
 800919c:	2300      	movs	r3, #0
 800919e:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80091a0:	4b77      	ldr	r3, [pc, #476]	; (8009380 <mpu_init+0x214>)
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	7818      	ldrb	r0, [r3, #0]
 80091a6:	4b76      	ldr	r3, [pc, #472]	; (8009380 <mpu_init+0x214>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	7c99      	ldrb	r1, [r3, #18]
 80091ac:	463b      	mov	r3, r7
 80091ae:	2201      	movs	r2, #1
 80091b0:	f003 fafb 	bl	800c7aa <MPU_Write_Len>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <mpu_init+0x54>
        return -1;
 80091ba:	f04f 33ff 	mov.w	r3, #4294967295
 80091be:	e0da      	b.n	8009376 <mpu_init+0x20a>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 80091c0:	4b6f      	ldr	r3, [pc, #444]	; (8009380 <mpu_init+0x214>)
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	7818      	ldrb	r0, [r3, #0]
 80091c6:	4b6e      	ldr	r3, [pc, #440]	; (8009380 <mpu_init+0x214>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	7d99      	ldrb	r1, [r3, #22]
 80091cc:	463b      	mov	r3, r7
 80091ce:	2206      	movs	r2, #6
 80091d0:	f003 fb2d 	bl	800c82e <MPU_Read_Len>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d002      	beq.n	80091e0 <mpu_init+0x74>
        return -1;
 80091da:	f04f 33ff 	mov.w	r3, #4294967295
 80091de:	e0ca      	b.n	8009376 <mpu_init+0x20a>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80091e0:	797b      	ldrb	r3, [r7, #5]
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	b25b      	sxtb	r3, r3
 80091e6:	f003 0304 	and.w	r3, r3, #4
 80091ea:	b25a      	sxtb	r2, r3
 80091ec:	78fb      	ldrb	r3, [r7, #3]
 80091ee:	005b      	lsls	r3, r3, #1
 80091f0:	b25b      	sxtb	r3, r3
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	b25b      	sxtb	r3, r3
 80091f8:	4313      	orrs	r3, r2
 80091fa:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80091fc:	787b      	ldrb	r3, [r7, #1]
 80091fe:	b25b      	sxtb	r3, r3
 8009200:	f003 0301 	and.w	r3, r3, #1
 8009204:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8009206:	4313      	orrs	r3, r2
 8009208:	b25b      	sxtb	r3, r3
 800920a:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 800920c:	79fb      	ldrb	r3, [r7, #7]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d015      	beq.n	800923e <mpu_init+0xd2>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8009212:	79fb      	ldrb	r3, [r7, #7]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d103      	bne.n	8009220 <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 8009218:	4b59      	ldr	r3, [pc, #356]	; (8009380 <mpu_init+0x214>)
 800921a:	2201      	movs	r2, #1
 800921c:	74da      	strb	r2, [r3, #19]
 800921e:	e038      	b.n	8009292 <mpu_init+0x126>
        else if (rev == 2)
 8009220:	79fb      	ldrb	r3, [r7, #7]
 8009222:	2b02      	cmp	r3, #2
 8009224:	d103      	bne.n	800922e <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 8009226:	4b56      	ldr	r3, [pc, #344]	; (8009380 <mpu_init+0x214>)
 8009228:	2200      	movs	r2, #0
 800922a:	74da      	strb	r2, [r3, #19]
 800922c:	e031      	b.n	8009292 <mpu_init+0x126>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
 800922e:	79fb      	ldrb	r3, [r7, #7]
 8009230:	4619      	mov	r1, r3
 8009232:	4854      	ldr	r0, [pc, #336]	; (8009384 <mpu_init+0x218>)
 8009234:	f004 fa3a 	bl	800d6ac <printf>
            return -1;
 8009238:	f04f 33ff 	mov.w	r3, #4294967295
 800923c:	e09b      	b.n	8009376 <mpu_init+0x20a>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 800923e:	4b50      	ldr	r3, [pc, #320]	; (8009380 <mpu_init+0x214>)
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	7818      	ldrb	r0, [r3, #0]
 8009244:	4b4e      	ldr	r3, [pc, #312]	; (8009380 <mpu_init+0x214>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	78d9      	ldrb	r1, [r3, #3]
 800924a:	463b      	mov	r3, r7
 800924c:	2201      	movs	r2, #1
 800924e:	f003 faee 	bl	800c82e <MPU_Read_Len>
 8009252:	4603      	mov	r3, r0
 8009254:	2b00      	cmp	r3, #0
 8009256:	d002      	beq.n	800925e <mpu_init+0xf2>
            return -1;
 8009258:	f04f 33ff 	mov.w	r3, #4294967295
 800925c:	e08b      	b.n	8009376 <mpu_init+0x20a>
        rev = data[0] & 0x0F;
 800925e:	783b      	ldrb	r3, [r7, #0]
 8009260:	f003 030f 	and.w	r3, r3, #15
 8009264:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8009266:	79fb      	ldrb	r3, [r7, #7]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d105      	bne.n	8009278 <mpu_init+0x10c>
            log_e("Product ID read as 0 indicates device is either "
 800926c:	4846      	ldr	r0, [pc, #280]	; (8009388 <mpu_init+0x21c>)
 800926e:	f004 fa95 	bl	800d79c <puts>
                "incompatible or an MPU3050.\n");
            return -1;
 8009272:	f04f 33ff 	mov.w	r3, #4294967295
 8009276:	e07e      	b.n	8009376 <mpu_init+0x20a>
        } else if (rev == 4) {
 8009278:	79fb      	ldrb	r3, [r7, #7]
 800927a:	2b04      	cmp	r3, #4
 800927c:	d106      	bne.n	800928c <mpu_init+0x120>
            log_i("Half sensitivity part found.\n");
 800927e:	4843      	ldr	r0, [pc, #268]	; (800938c <mpu_init+0x220>)
 8009280:	f004 fa8c 	bl	800d79c <puts>
            st.chip_cfg.accel_half = 1;
 8009284:	4b3e      	ldr	r3, [pc, #248]	; (8009380 <mpu_init+0x214>)
 8009286:	2201      	movs	r2, #1
 8009288:	74da      	strb	r2, [r3, #19]
 800928a:	e002      	b.n	8009292 <mpu_init+0x126>
        } else
            st.chip_cfg.accel_half = 0;
 800928c:	4b3c      	ldr	r3, [pc, #240]	; (8009380 <mpu_init+0x214>)
 800928e:	2200      	movs	r2, #0
 8009290:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8009292:	4b3b      	ldr	r3, [pc, #236]	; (8009380 <mpu_init+0x214>)
 8009294:	22ff      	movs	r2, #255	; 0xff
 8009296:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8009298:	4b39      	ldr	r3, [pc, #228]	; (8009380 <mpu_init+0x214>)
 800929a:	22ff      	movs	r2, #255	; 0xff
 800929c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800929e:	4b38      	ldr	r3, [pc, #224]	; (8009380 <mpu_init+0x214>)
 80092a0:	22ff      	movs	r2, #255	; 0xff
 80092a2:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80092a4:	4b36      	ldr	r3, [pc, #216]	; (8009380 <mpu_init+0x214>)
 80092a6:	22ff      	movs	r2, #255	; 0xff
 80092a8:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80092aa:	4b35      	ldr	r3, [pc, #212]	; (8009380 <mpu_init+0x214>)
 80092ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80092b0:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 80092b2:	4b33      	ldr	r3, [pc, #204]	; (8009380 <mpu_init+0x214>)
 80092b4:	22ff      	movs	r2, #255	; 0xff
 80092b6:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 80092b8:	4b31      	ldr	r3, [pc, #196]	; (8009380 <mpu_init+0x214>)
 80092ba:	22ff      	movs	r2, #255	; 0xff
 80092bc:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80092be:	4b30      	ldr	r3, [pc, #192]	; (8009380 <mpu_init+0x214>)
 80092c0:	2201      	movs	r2, #1
 80092c2:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 80092c4:	4b2e      	ldr	r3, [pc, #184]	; (8009380 <mpu_init+0x214>)
 80092c6:	2201      	movs	r2, #1
 80092c8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 80092cc:	4b2c      	ldr	r3, [pc, #176]	; (8009380 <mpu_init+0x214>)
 80092ce:	2200      	movs	r2, #0
 80092d0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 80092d4:	4b2a      	ldr	r3, [pc, #168]	; (8009380 <mpu_init+0x214>)
 80092d6:	2200      	movs	r2, #0
 80092d8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80092da:	4b29      	ldr	r3, [pc, #164]	; (8009380 <mpu_init+0x214>)
 80092dc:	2200      	movs	r2, #0
 80092de:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80092e0:	220c      	movs	r2, #12
 80092e2:	2100      	movs	r1, #0
 80092e4:	482a      	ldr	r0, [pc, #168]	; (8009390 <mpu_init+0x224>)
 80092e6:	f004 f9d9 	bl	800d69c <memset>
    st.chip_cfg.dmp_on = 0;
 80092ea:	4b25      	ldr	r3, [pc, #148]	; (8009380 <mpu_init+0x214>)
 80092ec:	2200      	movs	r2, #0
 80092ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 80092f2:	4b23      	ldr	r3, [pc, #140]	; (8009380 <mpu_init+0x214>)
 80092f4:	2200      	movs	r2, #0
 80092f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80092fa:	4b21      	ldr	r3, [pc, #132]	; (8009380 <mpu_init+0x214>)
 80092fc:	2200      	movs	r2, #0
 80092fe:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 8009300:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009304:	f000 f9fa 	bl	80096fc <mpu_set_gyro_fsr>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d002      	beq.n	8009314 <mpu_init+0x1a8>
        return -1;
 800930e:	f04f 33ff 	mov.w	r3, #4294967295
 8009312:	e030      	b.n	8009376 <mpu_init+0x20a>
    if (mpu_set_accel_fsr(2))
 8009314:	2002      	movs	r0, #2
 8009316:	f000 fa7d 	bl	8009814 <mpu_set_accel_fsr>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d002      	beq.n	8009326 <mpu_init+0x1ba>
        return -1;
 8009320:	f04f 33ff 	mov.w	r3, #4294967295
 8009324:	e027      	b.n	8009376 <mpu_init+0x20a>
    if (mpu_set_lpf(42))
 8009326:	202a      	movs	r0, #42	; 0x2a
 8009328:	f000 fb1a 	bl	8009960 <mpu_set_lpf>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d002      	beq.n	8009338 <mpu_init+0x1cc>
        return -1;
 8009332:	f04f 33ff 	mov.w	r3, #4294967295
 8009336:	e01e      	b.n	8009376 <mpu_init+0x20a>
    if (mpu_set_sample_rate(50))
 8009338:	2032      	movs	r0, #50	; 0x32
 800933a:	f000 fb79 	bl	8009a30 <mpu_set_sample_rate>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d002      	beq.n	800934a <mpu_init+0x1de>
        return -1;
 8009344:	f04f 33ff 	mov.w	r3, #4294967295
 8009348:	e015      	b.n	8009376 <mpu_init+0x20a>
    if (mpu_configure_fifo(0))
 800934a:	2000      	movs	r0, #0
 800934c:	f000 fc5e 	bl	8009c0c <mpu_configure_fifo>
 8009350:	4603      	mov	r3, r0
 8009352:	2b00      	cmp	r3, #0
 8009354:	d002      	beq.n	800935c <mpu_init+0x1f0>
        return -1;
 8009356:	f04f 33ff 	mov.w	r3, #4294967295
 800935a:	e00c      	b.n	8009376 <mpu_init+0x20a>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800935c:	2000      	movs	r0, #0
 800935e:	f000 fdab 	bl	8009eb8 <mpu_set_bypass>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d002      	beq.n	800936e <mpu_init+0x202>
        return -1;
 8009368:	f04f 33ff 	mov.w	r3, #4294967295
 800936c:	e003      	b.n	8009376 <mpu_init+0x20a>
#endif

    mpu_set_sensors(0);
 800936e:	2000      	movs	r0, #0
 8009370:	f000 fc9e 	bl	8009cb0 <mpu_set_sensors>
    return 0;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3708      	adds	r7, #8
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	20000048 	.word	0x20000048
 8009384:	080129e8 	.word	0x080129e8
 8009388:	08012a10 	.word	0x08012a10
 800938c:	08012a5c 	.word	0x08012a5c
 8009390:	2000005e 	.word	0x2000005e

08009394 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	4603      	mov	r3, r0
 800939c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 800939e:	79fb      	ldrb	r3, [r7, #7]
 80093a0:	2b28      	cmp	r3, #40	; 0x28
 80093a2:	d902      	bls.n	80093aa <mpu_lp_accel_mode+0x16>
        return -1;
 80093a4:	f04f 33ff 	mov.w	r3, #4294967295
 80093a8:	e06a      	b.n	8009480 <mpu_lp_accel_mode+0xec>

    if (!rate) {
 80093aa:	79fb      	ldrb	r3, [r7, #7]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d11c      	bne.n	80093ea <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 80093b0:	2000      	movs	r0, #0
 80093b2:	f000 fe47 	bl	800a044 <mpu_set_int_latched>
        tmp[0] = 0;
 80093b6:	2300      	movs	r3, #0
 80093b8:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 80093ba:	2307      	movs	r3, #7
 80093bc:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80093be:	4b32      	ldr	r3, [pc, #200]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	7818      	ldrb	r0, [r3, #0]
 80093c4:	4b30      	ldr	r3, [pc, #192]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	7c99      	ldrb	r1, [r3, #18]
 80093ca:	f107 030c 	add.w	r3, r7, #12
 80093ce:	2202      	movs	r2, #2
 80093d0:	f003 f9eb 	bl	800c7aa <MPU_Write_Len>
 80093d4:	4603      	mov	r3, r0
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d002      	beq.n	80093e0 <mpu_lp_accel_mode+0x4c>
            return -1;
 80093da:	f04f 33ff 	mov.w	r3, #4294967295
 80093de:	e04f      	b.n	8009480 <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 80093e0:	4b29      	ldr	r3, [pc, #164]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 80093e2:	2200      	movs	r2, #0
 80093e4:	751a      	strb	r2, [r3, #20]
        return 0;
 80093e6:	2300      	movs	r3, #0
 80093e8:	e04a      	b.n	8009480 <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 80093ea:	2001      	movs	r0, #1
 80093ec:	f000 fe2a 	bl	800a044 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80093f0:	2320      	movs	r3, #32
 80093f2:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80093f4:	79fb      	ldrb	r3, [r7, #7]
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d105      	bne.n	8009406 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 80093fa:	2300      	movs	r3, #0
 80093fc:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80093fe:	2005      	movs	r0, #5
 8009400:	f000 faae 	bl	8009960 <mpu_set_lpf>
 8009404:	e016      	b.n	8009434 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 8009406:	79fb      	ldrb	r3, [r7, #7]
 8009408:	2b05      	cmp	r3, #5
 800940a:	d805      	bhi.n	8009418 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 800940c:	2301      	movs	r3, #1
 800940e:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8009410:	2005      	movs	r0, #5
 8009412:	f000 faa5 	bl	8009960 <mpu_set_lpf>
 8009416:	e00d      	b.n	8009434 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 8009418:	79fb      	ldrb	r3, [r7, #7]
 800941a:	2b14      	cmp	r3, #20
 800941c:	d805      	bhi.n	800942a <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 800941e:	2302      	movs	r3, #2
 8009420:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8009422:	200a      	movs	r0, #10
 8009424:	f000 fa9c 	bl	8009960 <mpu_set_lpf>
 8009428:	e004      	b.n	8009434 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 800942a:	2303      	movs	r3, #3
 800942c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 800942e:	2014      	movs	r0, #20
 8009430:	f000 fa96 	bl	8009960 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8009434:	7b7b      	ldrb	r3, [r7, #13]
 8009436:	019b      	lsls	r3, r3, #6
 8009438:	b25b      	sxtb	r3, r3
 800943a:	f043 0307 	orr.w	r3, r3, #7
 800943e:	b25b      	sxtb	r3, r3
 8009440:	b2db      	uxtb	r3, r3
 8009442:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8009444:	4b10      	ldr	r3, [pc, #64]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	7818      	ldrb	r0, [r3, #0]
 800944a:	4b0f      	ldr	r3, [pc, #60]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	7c99      	ldrb	r1, [r3, #18]
 8009450:	f107 030c 	add.w	r3, r7, #12
 8009454:	2202      	movs	r2, #2
 8009456:	f003 f9a8 	bl	800c7aa <MPU_Write_Len>
 800945a:	4603      	mov	r3, r0
 800945c:	2b00      	cmp	r3, #0
 800945e:	d002      	beq.n	8009466 <mpu_lp_accel_mode+0xd2>
        return -1;
 8009460:	f04f 33ff 	mov.w	r3, #4294967295
 8009464:	e00c      	b.n	8009480 <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8009466:	4b08      	ldr	r3, [pc, #32]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 8009468:	2208      	movs	r2, #8
 800946a:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 800946c:	4b06      	ldr	r3, [pc, #24]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 800946e:	2200      	movs	r2, #0
 8009470:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8009472:	4b05      	ldr	r3, [pc, #20]	; (8009488 <mpu_lp_accel_mode+0xf4>)
 8009474:	2201      	movs	r2, #1
 8009476:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8009478:	2000      	movs	r0, #0
 800947a:	f000 fbc7 	bl	8009c0c <mpu_configure_fifo>

    return 0;
 800947e:	2300      	movs	r3, #0
}
 8009480:	4618      	mov	r0, r3
 8009482:	3710      	adds	r7, #16
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	20000048 	.word	0x20000048

0800948c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8009492:	4b7e      	ldr	r3, [pc, #504]	; (800968c <mpu_reset_fifo+0x200>)
 8009494:	7a9b      	ldrb	r3, [r3, #10]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d102      	bne.n	80094a0 <mpu_reset_fifo+0x14>
        return -1;
 800949a:	f04f 33ff 	mov.w	r3, #4294967295
 800949e:	e0f1      	b.n	8009684 <mpu_reset_fifo+0x1f8>

    data = 0;
 80094a0:	2300      	movs	r3, #0
 80094a2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80094a4:	4b79      	ldr	r3, [pc, #484]	; (800968c <mpu_reset_fifo+0x200>)
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	7818      	ldrb	r0, [r3, #0]
 80094aa:	4b78      	ldr	r3, [pc, #480]	; (800968c <mpu_reset_fifo+0x200>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	7bd9      	ldrb	r1, [r3, #15]
 80094b0:	1dfb      	adds	r3, r7, #7
 80094b2:	2201      	movs	r2, #1
 80094b4:	f003 f979 	bl	800c7aa <MPU_Write_Len>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d002      	beq.n	80094c4 <mpu_reset_fifo+0x38>
        return -1;
 80094be:	f04f 33ff 	mov.w	r3, #4294967295
 80094c2:	e0df      	b.n	8009684 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80094c4:	4b71      	ldr	r3, [pc, #452]	; (800968c <mpu_reset_fifo+0x200>)
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	7818      	ldrb	r0, [r3, #0]
 80094ca:	4b70      	ldr	r3, [pc, #448]	; (800968c <mpu_reset_fifo+0x200>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	7959      	ldrb	r1, [r3, #5]
 80094d0:	1dfb      	adds	r3, r7, #7
 80094d2:	2201      	movs	r2, #1
 80094d4:	f003 f969 	bl	800c7aa <MPU_Write_Len>
 80094d8:	4603      	mov	r3, r0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d002      	beq.n	80094e4 <mpu_reset_fifo+0x58>
        return -1;
 80094de:	f04f 33ff 	mov.w	r3, #4294967295
 80094e2:	e0cf      	b.n	8009684 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80094e4:	4b69      	ldr	r3, [pc, #420]	; (800968c <mpu_reset_fifo+0x200>)
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	7818      	ldrb	r0, [r3, #0]
 80094ea:	4b68      	ldr	r3, [pc, #416]	; (800968c <mpu_reset_fifo+0x200>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	7919      	ldrb	r1, [r3, #4]
 80094f0:	1dfb      	adds	r3, r7, #7
 80094f2:	2201      	movs	r2, #1
 80094f4:	f003 f959 	bl	800c7aa <MPU_Write_Len>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d002      	beq.n	8009504 <mpu_reset_fifo+0x78>
        return -1;
 80094fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009502:	e0bf      	b.n	8009684 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 8009504:	4b61      	ldr	r3, [pc, #388]	; (800968c <mpu_reset_fifo+0x200>)
 8009506:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800950a:	2b00      	cmp	r3, #0
 800950c:	d05c      	beq.n	80095c8 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 800950e:	230c      	movs	r3, #12
 8009510:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8009512:	4b5e      	ldr	r3, [pc, #376]	; (800968c <mpu_reset_fifo+0x200>)
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	7818      	ldrb	r0, [r3, #0]
 8009518:	4b5c      	ldr	r3, [pc, #368]	; (800968c <mpu_reset_fifo+0x200>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	7919      	ldrb	r1, [r3, #4]
 800951e:	1dfb      	adds	r3, r7, #7
 8009520:	2201      	movs	r2, #1
 8009522:	f003 f942 	bl	800c7aa <MPU_Write_Len>
 8009526:	4603      	mov	r3, r0
 8009528:	2b00      	cmp	r3, #0
 800952a:	d002      	beq.n	8009532 <mpu_reset_fifo+0xa6>
            return -1;
 800952c:	f04f 33ff 	mov.w	r3, #4294967295
 8009530:	e0a8      	b.n	8009684 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8009532:	2032      	movs	r0, #50	; 0x32
 8009534:	f7fd fd00 	bl	8006f38 <delay_ms>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8009538:	23c0      	movs	r3, #192	; 0xc0
 800953a:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800953c:	4b53      	ldr	r3, [pc, #332]	; (800968c <mpu_reset_fifo+0x200>)
 800953e:	7a9b      	ldrb	r3, [r3, #10]
 8009540:	f003 0301 	and.w	r3, r3, #1
 8009544:	2b00      	cmp	r3, #0
 8009546:	d004      	beq.n	8009552 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8009548:	79fb      	ldrb	r3, [r7, #7]
 800954a:	f043 0320 	orr.w	r3, r3, #32
 800954e:	b2db      	uxtb	r3, r3
 8009550:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8009552:	4b4e      	ldr	r3, [pc, #312]	; (800968c <mpu_reset_fifo+0x200>)
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	7818      	ldrb	r0, [r3, #0]
 8009558:	4b4c      	ldr	r3, [pc, #304]	; (800968c <mpu_reset_fifo+0x200>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	7919      	ldrb	r1, [r3, #4]
 800955e:	1dfb      	adds	r3, r7, #7
 8009560:	2201      	movs	r2, #1
 8009562:	f003 f922 	bl	800c7aa <MPU_Write_Len>
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d002      	beq.n	8009572 <mpu_reset_fifo+0xe6>
            return -1;
 800956c:	f04f 33ff 	mov.w	r3, #4294967295
 8009570:	e088      	b.n	8009684 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8009572:	4b46      	ldr	r3, [pc, #280]	; (800968c <mpu_reset_fifo+0x200>)
 8009574:	7c5b      	ldrb	r3, [r3, #17]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d002      	beq.n	8009580 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 800957a:	2302      	movs	r3, #2
 800957c:	71fb      	strb	r3, [r7, #7]
 800957e:	e001      	b.n	8009584 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8009580:	2300      	movs	r3, #0
 8009582:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8009584:	4b41      	ldr	r3, [pc, #260]	; (800968c <mpu_reset_fifo+0x200>)
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	7818      	ldrb	r0, [r3, #0]
 800958a:	4b40      	ldr	r3, [pc, #256]	; (800968c <mpu_reset_fifo+0x200>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	7bd9      	ldrb	r1, [r3, #15]
 8009590:	1dfb      	adds	r3, r7, #7
 8009592:	2201      	movs	r2, #1
 8009594:	f003 f909 	bl	800c7aa <MPU_Write_Len>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	d002      	beq.n	80095a4 <mpu_reset_fifo+0x118>
            return -1;
 800959e:	f04f 33ff 	mov.w	r3, #4294967295
 80095a2:	e06f      	b.n	8009684 <mpu_reset_fifo+0x1f8>
        data = 0;
 80095a4:	2300      	movs	r3, #0
 80095a6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80095a8:	4b38      	ldr	r3, [pc, #224]	; (800968c <mpu_reset_fifo+0x200>)
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	7818      	ldrb	r0, [r3, #0]
 80095ae:	4b37      	ldr	r3, [pc, #220]	; (800968c <mpu_reset_fifo+0x200>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	7959      	ldrb	r1, [r3, #5]
 80095b4:	1dfb      	adds	r3, r7, #7
 80095b6:	2201      	movs	r2, #1
 80095b8:	f003 f8f7 	bl	800c7aa <MPU_Write_Len>
 80095bc:	4603      	mov	r3, r0
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d05f      	beq.n	8009682 <mpu_reset_fifo+0x1f6>
            return -1;
 80095c2:	f04f 33ff 	mov.w	r3, #4294967295
 80095c6:	e05d      	b.n	8009684 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 80095c8:	2304      	movs	r3, #4
 80095ca:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80095cc:	4b2f      	ldr	r3, [pc, #188]	; (800968c <mpu_reset_fifo+0x200>)
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	7818      	ldrb	r0, [r3, #0]
 80095d2:	4b2e      	ldr	r3, [pc, #184]	; (800968c <mpu_reset_fifo+0x200>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	7919      	ldrb	r1, [r3, #4]
 80095d8:	1dfb      	adds	r3, r7, #7
 80095da:	2201      	movs	r2, #1
 80095dc:	f003 f8e5 	bl	800c7aa <MPU_Write_Len>
 80095e0:	4603      	mov	r3, r0
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d002      	beq.n	80095ec <mpu_reset_fifo+0x160>
            return -1;
 80095e6:	f04f 33ff 	mov.w	r3, #4294967295
 80095ea:	e04b      	b.n	8009684 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 80095ec:	4b27      	ldr	r3, [pc, #156]	; (800968c <mpu_reset_fifo+0x200>)
 80095ee:	7c9b      	ldrb	r3, [r3, #18]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d105      	bne.n	8009600 <mpu_reset_fifo+0x174>
 80095f4:	4b25      	ldr	r3, [pc, #148]	; (800968c <mpu_reset_fifo+0x200>)
 80095f6:	7a9b      	ldrb	r3, [r3, #10]
 80095f8:	f003 0301 	and.w	r3, r3, #1
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d102      	bne.n	8009606 <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 8009600:	2340      	movs	r3, #64	; 0x40
 8009602:	71fb      	strb	r3, [r7, #7]
 8009604:	e001      	b.n	800960a <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8009606:	2360      	movs	r3, #96	; 0x60
 8009608:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800960a:	4b20      	ldr	r3, [pc, #128]	; (800968c <mpu_reset_fifo+0x200>)
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	7818      	ldrb	r0, [r3, #0]
 8009610:	4b1e      	ldr	r3, [pc, #120]	; (800968c <mpu_reset_fifo+0x200>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	7919      	ldrb	r1, [r3, #4]
 8009616:	1dfb      	adds	r3, r7, #7
 8009618:	2201      	movs	r2, #1
 800961a:	f003 f8c6 	bl	800c7aa <MPU_Write_Len>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d002      	beq.n	800962a <mpu_reset_fifo+0x19e>
            return -1;
 8009624:	f04f 33ff 	mov.w	r3, #4294967295
 8009628:	e02c      	b.n	8009684 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 800962a:	2032      	movs	r0, #50	; 0x32
 800962c:	f7fd fc84 	bl	8006f38 <delay_ms>
        if (st.chip_cfg.int_enable)
 8009630:	4b16      	ldr	r3, [pc, #88]	; (800968c <mpu_reset_fifo+0x200>)
 8009632:	7c5b      	ldrb	r3, [r3, #17]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d002      	beq.n	800963e <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8009638:	2301      	movs	r3, #1
 800963a:	71fb      	strb	r3, [r7, #7]
 800963c:	e001      	b.n	8009642 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 800963e:	2300      	movs	r3, #0
 8009640:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8009642:	4b12      	ldr	r3, [pc, #72]	; (800968c <mpu_reset_fifo+0x200>)
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	7818      	ldrb	r0, [r3, #0]
 8009648:	4b10      	ldr	r3, [pc, #64]	; (800968c <mpu_reset_fifo+0x200>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	7bd9      	ldrb	r1, [r3, #15]
 800964e:	1dfb      	adds	r3, r7, #7
 8009650:	2201      	movs	r2, #1
 8009652:	f003 f8aa 	bl	800c7aa <MPU_Write_Len>
 8009656:	4603      	mov	r3, r0
 8009658:	2b00      	cmp	r3, #0
 800965a:	d002      	beq.n	8009662 <mpu_reset_fifo+0x1d6>
            return -1;
 800965c:	f04f 33ff 	mov.w	r3, #4294967295
 8009660:	e010      	b.n	8009684 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8009662:	4b0a      	ldr	r3, [pc, #40]	; (800968c <mpu_reset_fifo+0x200>)
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	7818      	ldrb	r0, [r3, #0]
 8009668:	4b08      	ldr	r3, [pc, #32]	; (800968c <mpu_reset_fifo+0x200>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	7959      	ldrb	r1, [r3, #5]
 800966e:	4b08      	ldr	r3, [pc, #32]	; (8009690 <mpu_reset_fifo+0x204>)
 8009670:	2201      	movs	r2, #1
 8009672:	f003 f89a 	bl	800c7aa <MPU_Write_Len>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d002      	beq.n	8009682 <mpu_reset_fifo+0x1f6>
            return -1;
 800967c:	f04f 33ff 	mov.w	r3, #4294967295
 8009680:	e000      	b.n	8009684 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3708      	adds	r7, #8
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	20000048 	.word	0x20000048
 8009690:	20000058 	.word	0x20000058

08009694 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8009694:	b480      	push	{r7}
 8009696:	b083      	sub	sp, #12
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 800969c:	4b16      	ldr	r3, [pc, #88]	; (80096f8 <mpu_get_gyro_fsr+0x64>)
 800969e:	7a1b      	ldrb	r3, [r3, #8]
 80096a0:	2b03      	cmp	r3, #3
 80096a2:	d81e      	bhi.n	80096e2 <mpu_get_gyro_fsr+0x4e>
 80096a4:	a201      	add	r2, pc, #4	; (adr r2, 80096ac <mpu_get_gyro_fsr+0x18>)
 80096a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096aa:	bf00      	nop
 80096ac:	080096bd 	.word	0x080096bd
 80096b0:	080096c5 	.word	0x080096c5
 80096b4:	080096cf 	.word	0x080096cf
 80096b8:	080096d9 	.word	0x080096d9
    case INV_FSR_250DPS:
        fsr[0] = 250;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	22fa      	movs	r2, #250	; 0xfa
 80096c0:	801a      	strh	r2, [r3, #0]
        break;
 80096c2:	e012      	b.n	80096ea <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80096ca:	801a      	strh	r2, [r3, #0]
        break;
 80096cc:	e00d      	b.n	80096ea <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80096d4:	801a      	strh	r2, [r3, #0]
        break;
 80096d6:	e008      	b.n	80096ea <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80096de:	801a      	strh	r2, [r3, #0]
        break;
 80096e0:	e003      	b.n	80096ea <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	801a      	strh	r2, [r3, #0]
        break;
 80096e8:	bf00      	nop
    }
    return 0;
 80096ea:	2300      	movs	r3, #0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr
 80096f8:	20000048 	.word	0x20000048

080096fc <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b084      	sub	sp, #16
 8009700:	af00      	add	r7, sp, #0
 8009702:	4603      	mov	r3, r0
 8009704:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8009706:	4b25      	ldr	r3, [pc, #148]	; (800979c <mpu_set_gyro_fsr+0xa0>)
 8009708:	7a9b      	ldrb	r3, [r3, #10]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d102      	bne.n	8009714 <mpu_set_gyro_fsr+0x18>
        return -1;
 800970e:	f04f 33ff 	mov.w	r3, #4294967295
 8009712:	e03f      	b.n	8009794 <mpu_set_gyro_fsr+0x98>

    switch (fsr) {
 8009714:	88fb      	ldrh	r3, [r7, #6]
 8009716:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800971a:	d00f      	beq.n	800973c <mpu_set_gyro_fsr+0x40>
 800971c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8009720:	dc02      	bgt.n	8009728 <mpu_set_gyro_fsr+0x2c>
 8009722:	2bfa      	cmp	r3, #250	; 0xfa
 8009724:	d007      	beq.n	8009736 <mpu_set_gyro_fsr+0x3a>
 8009726:	e012      	b.n	800974e <mpu_set_gyro_fsr+0x52>
 8009728:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800972c:	d009      	beq.n	8009742 <mpu_set_gyro_fsr+0x46>
 800972e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009732:	d009      	beq.n	8009748 <mpu_set_gyro_fsr+0x4c>
 8009734:	e00b      	b.n	800974e <mpu_set_gyro_fsr+0x52>
    case 250:
        data = INV_FSR_250DPS << 3;
 8009736:	2300      	movs	r3, #0
 8009738:	73fb      	strb	r3, [r7, #15]
        break;
 800973a:	e00b      	b.n	8009754 <mpu_set_gyro_fsr+0x58>
    case 500:
        data = INV_FSR_500DPS << 3;
 800973c:	2308      	movs	r3, #8
 800973e:	73fb      	strb	r3, [r7, #15]
        break;
 8009740:	e008      	b.n	8009754 <mpu_set_gyro_fsr+0x58>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8009742:	2310      	movs	r3, #16
 8009744:	73fb      	strb	r3, [r7, #15]
        break;
 8009746:	e005      	b.n	8009754 <mpu_set_gyro_fsr+0x58>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8009748:	2318      	movs	r3, #24
 800974a:	73fb      	strb	r3, [r7, #15]
        break;
 800974c:	e002      	b.n	8009754 <mpu_set_gyro_fsr+0x58>
    default:
        return -1;
 800974e:	f04f 33ff 	mov.w	r3, #4294967295
 8009752:	e01f      	b.n	8009794 <mpu_set_gyro_fsr+0x98>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8009754:	4b11      	ldr	r3, [pc, #68]	; (800979c <mpu_set_gyro_fsr+0xa0>)
 8009756:	7a1a      	ldrb	r2, [r3, #8]
 8009758:	7bfb      	ldrb	r3, [r7, #15]
 800975a:	08db      	lsrs	r3, r3, #3
 800975c:	b2db      	uxtb	r3, r3
 800975e:	429a      	cmp	r2, r3
 8009760:	d101      	bne.n	8009766 <mpu_set_gyro_fsr+0x6a>
        return 0;
 8009762:	2300      	movs	r3, #0
 8009764:	e016      	b.n	8009794 <mpu_set_gyro_fsr+0x98>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8009766:	4b0d      	ldr	r3, [pc, #52]	; (800979c <mpu_set_gyro_fsr+0xa0>)
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	7818      	ldrb	r0, [r3, #0]
 800976c:	4b0b      	ldr	r3, [pc, #44]	; (800979c <mpu_set_gyro_fsr+0xa0>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	7999      	ldrb	r1, [r3, #6]
 8009772:	f107 030f 	add.w	r3, r7, #15
 8009776:	2201      	movs	r2, #1
 8009778:	f003 f817 	bl	800c7aa <MPU_Write_Len>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d002      	beq.n	8009788 <mpu_set_gyro_fsr+0x8c>
        return -1;
 8009782:	f04f 33ff 	mov.w	r3, #4294967295
 8009786:	e005      	b.n	8009794 <mpu_set_gyro_fsr+0x98>
    st.chip_cfg.gyro_fsr = data >> 3;
 8009788:	7bfb      	ldrb	r3, [r7, #15]
 800978a:	08db      	lsrs	r3, r3, #3
 800978c:	b2da      	uxtb	r2, r3
 800978e:	4b03      	ldr	r3, [pc, #12]	; (800979c <mpu_set_gyro_fsr+0xa0>)
 8009790:	721a      	strb	r2, [r3, #8]
    return 0;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	20000048 	.word	0x20000048

080097a0 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b083      	sub	sp, #12
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80097a8:	4b19      	ldr	r3, [pc, #100]	; (8009810 <mpu_get_accel_fsr+0x70>)
 80097aa:	7a5b      	ldrb	r3, [r3, #9]
 80097ac:	2b03      	cmp	r3, #3
 80097ae:	d81b      	bhi.n	80097e8 <mpu_get_accel_fsr+0x48>
 80097b0:	a201      	add	r2, pc, #4	; (adr r2, 80097b8 <mpu_get_accel_fsr+0x18>)
 80097b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b6:	bf00      	nop
 80097b8:	080097c9 	.word	0x080097c9
 80097bc:	080097d1 	.word	0x080097d1
 80097c0:	080097d9 	.word	0x080097d9
 80097c4:	080097e1 	.word	0x080097e1
    case INV_FSR_2G:
        fsr[0] = 2;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2202      	movs	r2, #2
 80097cc:	701a      	strb	r2, [r3, #0]
        break;
 80097ce:	e00e      	b.n	80097ee <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2204      	movs	r2, #4
 80097d4:	701a      	strb	r2, [r3, #0]
        break;
 80097d6:	e00a      	b.n	80097ee <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2208      	movs	r2, #8
 80097dc:	701a      	strb	r2, [r3, #0]
        break;
 80097de:	e006      	b.n	80097ee <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2210      	movs	r2, #16
 80097e4:	701a      	strb	r2, [r3, #0]
        break;
 80097e6:	e002      	b.n	80097ee <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 80097e8:	f04f 33ff 	mov.w	r3, #4294967295
 80097ec:	e00a      	b.n	8009804 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 80097ee:	4b08      	ldr	r3, [pc, #32]	; (8009810 <mpu_get_accel_fsr+0x70>)
 80097f0:	7cdb      	ldrb	r3, [r3, #19]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d005      	beq.n	8009802 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	005b      	lsls	r3, r3, #1
 80097fc:	b2da      	uxtb	r2, r3
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	701a      	strb	r2, [r3, #0]
    return 0;
 8009802:	2300      	movs	r3, #0
}
 8009804:	4618      	mov	r0, r3
 8009806:	370c      	adds	r7, #12
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr
 8009810:	20000048 	.word	0x20000048

08009814 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	4603      	mov	r3, r0
 800981c:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800981e:	4b30      	ldr	r3, [pc, #192]	; (80098e0 <mpu_set_accel_fsr+0xcc>)
 8009820:	7a9b      	ldrb	r3, [r3, #10]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d102      	bne.n	800982c <mpu_set_accel_fsr+0x18>
        return -1;
 8009826:	f04f 33ff 	mov.w	r3, #4294967295
 800982a:	e054      	b.n	80098d6 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 800982c:	79fb      	ldrb	r3, [r7, #7]
 800982e:	3b02      	subs	r3, #2
 8009830:	2b0e      	cmp	r3, #14
 8009832:	d82d      	bhi.n	8009890 <mpu_set_accel_fsr+0x7c>
 8009834:	a201      	add	r2, pc, #4	; (adr r2, 800983c <mpu_set_accel_fsr+0x28>)
 8009836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800983a:	bf00      	nop
 800983c:	08009879 	.word	0x08009879
 8009840:	08009891 	.word	0x08009891
 8009844:	0800987f 	.word	0x0800987f
 8009848:	08009891 	.word	0x08009891
 800984c:	08009891 	.word	0x08009891
 8009850:	08009891 	.word	0x08009891
 8009854:	08009885 	.word	0x08009885
 8009858:	08009891 	.word	0x08009891
 800985c:	08009891 	.word	0x08009891
 8009860:	08009891 	.word	0x08009891
 8009864:	08009891 	.word	0x08009891
 8009868:	08009891 	.word	0x08009891
 800986c:	08009891 	.word	0x08009891
 8009870:	08009891 	.word	0x08009891
 8009874:	0800988b 	.word	0x0800988b
    case 2:
        data = INV_FSR_2G << 3;
 8009878:	2300      	movs	r3, #0
 800987a:	73fb      	strb	r3, [r7, #15]
        break;
 800987c:	e00b      	b.n	8009896 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800987e:	2308      	movs	r3, #8
 8009880:	73fb      	strb	r3, [r7, #15]
        break;
 8009882:	e008      	b.n	8009896 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8009884:	2310      	movs	r3, #16
 8009886:	73fb      	strb	r3, [r7, #15]
        break;
 8009888:	e005      	b.n	8009896 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800988a:	2318      	movs	r3, #24
 800988c:	73fb      	strb	r3, [r7, #15]
        break;
 800988e:	e002      	b.n	8009896 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8009890:	f04f 33ff 	mov.w	r3, #4294967295
 8009894:	e01f      	b.n	80098d6 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8009896:	4b12      	ldr	r3, [pc, #72]	; (80098e0 <mpu_set_accel_fsr+0xcc>)
 8009898:	7a5a      	ldrb	r2, [r3, #9]
 800989a:	7bfb      	ldrb	r3, [r7, #15]
 800989c:	08db      	lsrs	r3, r3, #3
 800989e:	b2db      	uxtb	r3, r3
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d101      	bne.n	80098a8 <mpu_set_accel_fsr+0x94>
        return 0;
 80098a4:	2300      	movs	r3, #0
 80098a6:	e016      	b.n	80098d6 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 80098a8:	4b0d      	ldr	r3, [pc, #52]	; (80098e0 <mpu_set_accel_fsr+0xcc>)
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	7818      	ldrb	r0, [r3, #0]
 80098ae:	4b0c      	ldr	r3, [pc, #48]	; (80098e0 <mpu_set_accel_fsr+0xcc>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	79d9      	ldrb	r1, [r3, #7]
 80098b4:	f107 030f 	add.w	r3, r7, #15
 80098b8:	2201      	movs	r2, #1
 80098ba:	f002 ff76 	bl	800c7aa <MPU_Write_Len>
 80098be:	4603      	mov	r3, r0
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d002      	beq.n	80098ca <mpu_set_accel_fsr+0xb6>
        return -1;
 80098c4:	f04f 33ff 	mov.w	r3, #4294967295
 80098c8:	e005      	b.n	80098d6 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 80098ca:	7bfb      	ldrb	r3, [r7, #15]
 80098cc:	08db      	lsrs	r3, r3, #3
 80098ce:	b2da      	uxtb	r2, r3
 80098d0:	4b03      	ldr	r3, [pc, #12]	; (80098e0 <mpu_set_accel_fsr+0xcc>)
 80098d2:	725a      	strb	r2, [r3, #9]
    return 0;
 80098d4:	2300      	movs	r3, #0
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3710      	adds	r7, #16
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}
 80098de:	bf00      	nop
 80098e0:	20000048 	.word	0x20000048

080098e4 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80098ec:	4b1b      	ldr	r3, [pc, #108]	; (800995c <mpu_get_lpf+0x78>)
 80098ee:	7adb      	ldrb	r3, [r3, #11]
 80098f0:	3b01      	subs	r3, #1
 80098f2:	2b05      	cmp	r3, #5
 80098f4:	d826      	bhi.n	8009944 <mpu_get_lpf+0x60>
 80098f6:	a201      	add	r2, pc, #4	; (adr r2, 80098fc <mpu_get_lpf+0x18>)
 80098f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098fc:	08009915 	.word	0x08009915
 8009900:	0800991d 	.word	0x0800991d
 8009904:	08009925 	.word	0x08009925
 8009908:	0800992d 	.word	0x0800992d
 800990c:	08009935 	.word	0x08009935
 8009910:	0800993d 	.word	0x0800993d
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	22bc      	movs	r2, #188	; 0xbc
 8009918:	801a      	strh	r2, [r3, #0]
        break;
 800991a:	e017      	b.n	800994c <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2262      	movs	r2, #98	; 0x62
 8009920:	801a      	strh	r2, [r3, #0]
        break;
 8009922:	e013      	b.n	800994c <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	222a      	movs	r2, #42	; 0x2a
 8009928:	801a      	strh	r2, [r3, #0]
        break;
 800992a:	e00f      	b.n	800994c <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2214      	movs	r2, #20
 8009930:	801a      	strh	r2, [r3, #0]
        break;
 8009932:	e00b      	b.n	800994c <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	220a      	movs	r2, #10
 8009938:	801a      	strh	r2, [r3, #0]
        break;
 800993a:	e007      	b.n	800994c <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2205      	movs	r2, #5
 8009940:	801a      	strh	r2, [r3, #0]
        break;
 8009942:	e003      	b.n	800994c <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2200      	movs	r2, #0
 8009948:	801a      	strh	r2, [r3, #0]
        break;
 800994a:	bf00      	nop
    }
    return 0;
 800994c:	2300      	movs	r3, #0
}
 800994e:	4618      	mov	r0, r3
 8009950:	370c      	adds	r7, #12
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop
 800995c:	20000048 	.word	0x20000048

08009960 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	4603      	mov	r3, r0
 8009968:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800996a:	4b23      	ldr	r3, [pc, #140]	; (80099f8 <mpu_set_lpf+0x98>)
 800996c:	7a9b      	ldrb	r3, [r3, #10]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d102      	bne.n	8009978 <mpu_set_lpf+0x18>
        return -1;
 8009972:	f04f 33ff 	mov.w	r3, #4294967295
 8009976:	e03b      	b.n	80099f0 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8009978:	88fb      	ldrh	r3, [r7, #6]
 800997a:	2bbb      	cmp	r3, #187	; 0xbb
 800997c:	d902      	bls.n	8009984 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800997e:	2301      	movs	r3, #1
 8009980:	73fb      	strb	r3, [r7, #15]
 8009982:	e019      	b.n	80099b8 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8009984:	88fb      	ldrh	r3, [r7, #6]
 8009986:	2b61      	cmp	r3, #97	; 0x61
 8009988:	d902      	bls.n	8009990 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 800998a:	2302      	movs	r3, #2
 800998c:	73fb      	strb	r3, [r7, #15]
 800998e:	e013      	b.n	80099b8 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8009990:	88fb      	ldrh	r3, [r7, #6]
 8009992:	2b29      	cmp	r3, #41	; 0x29
 8009994:	d902      	bls.n	800999c <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8009996:	2303      	movs	r3, #3
 8009998:	73fb      	strb	r3, [r7, #15]
 800999a:	e00d      	b.n	80099b8 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 800999c:	88fb      	ldrh	r3, [r7, #6]
 800999e:	2b13      	cmp	r3, #19
 80099a0:	d902      	bls.n	80099a8 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 80099a2:	2304      	movs	r3, #4
 80099a4:	73fb      	strb	r3, [r7, #15]
 80099a6:	e007      	b.n	80099b8 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 80099a8:	88fb      	ldrh	r3, [r7, #6]
 80099aa:	2b09      	cmp	r3, #9
 80099ac:	d902      	bls.n	80099b4 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 80099ae:	2305      	movs	r3, #5
 80099b0:	73fb      	strb	r3, [r7, #15]
 80099b2:	e001      	b.n	80099b8 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 80099b4:	2306      	movs	r3, #6
 80099b6:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 80099b8:	4b0f      	ldr	r3, [pc, #60]	; (80099f8 <mpu_set_lpf+0x98>)
 80099ba:	7ada      	ldrb	r2, [r3, #11]
 80099bc:	7bfb      	ldrb	r3, [r7, #15]
 80099be:	429a      	cmp	r2, r3
 80099c0:	d101      	bne.n	80099c6 <mpu_set_lpf+0x66>
        return 0;
 80099c2:	2300      	movs	r3, #0
 80099c4:	e014      	b.n	80099f0 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 80099c6:	4b0c      	ldr	r3, [pc, #48]	; (80099f8 <mpu_set_lpf+0x98>)
 80099c8:	685b      	ldr	r3, [r3, #4]
 80099ca:	7818      	ldrb	r0, [r3, #0]
 80099cc:	4b0a      	ldr	r3, [pc, #40]	; (80099f8 <mpu_set_lpf+0x98>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	7899      	ldrb	r1, [r3, #2]
 80099d2:	f107 030f 	add.w	r3, r7, #15
 80099d6:	2201      	movs	r2, #1
 80099d8:	f002 fee7 	bl	800c7aa <MPU_Write_Len>
 80099dc:	4603      	mov	r3, r0
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d002      	beq.n	80099e8 <mpu_set_lpf+0x88>
        return -1;
 80099e2:	f04f 33ff 	mov.w	r3, #4294967295
 80099e6:	e003      	b.n	80099f0 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 80099e8:	7bfa      	ldrb	r2, [r7, #15]
 80099ea:	4b03      	ldr	r3, [pc, #12]	; (80099f8 <mpu_set_lpf+0x98>)
 80099ec:	72da      	strb	r2, [r3, #11]
    return 0;
 80099ee:	2300      	movs	r3, #0
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}
 80099f8:	20000048 	.word	0x20000048

080099fc <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b083      	sub	sp, #12
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8009a04:	4b09      	ldr	r3, [pc, #36]	; (8009a2c <mpu_get_sample_rate+0x30>)
 8009a06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <mpu_get_sample_rate+0x18>
        return -1;
 8009a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a12:	e004      	b.n	8009a1e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8009a14:	4b05      	ldr	r3, [pc, #20]	; (8009a2c <mpu_get_sample_rate+0x30>)
 8009a16:	89da      	ldrh	r2, [r3, #14]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	801a      	strh	r2, [r3, #0]
    return 0;
 8009a1c:	2300      	movs	r3, #0
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	370c      	adds	r7, #12
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr
 8009a2a:	bf00      	nop
 8009a2c:	20000048 	.word	0x20000048

08009a30 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	4603      	mov	r3, r0
 8009a38:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8009a3a:	4b2f      	ldr	r3, [pc, #188]	; (8009af8 <mpu_set_sample_rate+0xc8>)
 8009a3c:	7a9b      	ldrb	r3, [r3, #10]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d102      	bne.n	8009a48 <mpu_set_sample_rate+0x18>
        return -1;
 8009a42:	f04f 33ff 	mov.w	r3, #4294967295
 8009a46:	e053      	b.n	8009af0 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8009a48:	4b2b      	ldr	r3, [pc, #172]	; (8009af8 <mpu_set_sample_rate+0xc8>)
 8009a4a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d002      	beq.n	8009a58 <mpu_set_sample_rate+0x28>
        return -1;
 8009a52:	f04f 33ff 	mov.w	r3, #4294967295
 8009a56:	e04b      	b.n	8009af0 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8009a58:	4b27      	ldr	r3, [pc, #156]	; (8009af8 <mpu_set_sample_rate+0xc8>)
 8009a5a:	7d1b      	ldrb	r3, [r3, #20]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d00f      	beq.n	8009a80 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8009a60:	88fb      	ldrh	r3, [r7, #6]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d009      	beq.n	8009a7a <mpu_set_sample_rate+0x4a>
 8009a66:	88fb      	ldrh	r3, [r7, #6]
 8009a68:	2b28      	cmp	r3, #40	; 0x28
 8009a6a:	d806      	bhi.n	8009a7a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8009a6c:	88fb      	ldrh	r3, [r7, #6]
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	4618      	mov	r0, r3
 8009a72:	f7ff fc8f 	bl	8009394 <mpu_lp_accel_mode>
                return 0;
 8009a76:	2300      	movs	r3, #0
 8009a78:	e03a      	b.n	8009af0 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8009a7a:	2000      	movs	r0, #0
 8009a7c:	f7ff fc8a 	bl	8009394 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8009a80:	88fb      	ldrh	r3, [r7, #6]
 8009a82:	2b03      	cmp	r3, #3
 8009a84:	d802      	bhi.n	8009a8c <mpu_set_sample_rate+0x5c>
            rate = 4;
 8009a86:	2304      	movs	r3, #4
 8009a88:	80fb      	strh	r3, [r7, #6]
 8009a8a:	e006      	b.n	8009a9a <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8009a8c:	88fb      	ldrh	r3, [r7, #6]
 8009a8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009a92:	d902      	bls.n	8009a9a <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8009a94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009a98:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8009a9a:	88fb      	ldrh	r3, [r7, #6]
 8009a9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009aa0:	fb92 f3f3 	sdiv	r3, r2, r3
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	3b01      	subs	r3, #1
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8009aac:	4b12      	ldr	r3, [pc, #72]	; (8009af8 <mpu_set_sample_rate+0xc8>)
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	7818      	ldrb	r0, [r3, #0]
 8009ab2:	4b11      	ldr	r3, [pc, #68]	; (8009af8 <mpu_set_sample_rate+0xc8>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	7859      	ldrb	r1, [r3, #1]
 8009ab8:	f107 030f 	add.w	r3, r7, #15
 8009abc:	2201      	movs	r2, #1
 8009abe:	f002 fe74 	bl	800c7aa <MPU_Write_Len>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d002      	beq.n	8009ace <mpu_set_sample_rate+0x9e>
            return -1;
 8009ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8009acc:	e010      	b.n	8009af0 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8009ace:	7bfb      	ldrb	r3, [r7, #15]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ad6:	fb92 f3f3 	sdiv	r3, r2, r3
 8009ada:	b29a      	uxth	r2, r3
 8009adc:	4b06      	ldr	r3, [pc, #24]	; (8009af8 <mpu_set_sample_rate+0xc8>)
 8009ade:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8009ae0:	4b05      	ldr	r3, [pc, #20]	; (8009af8 <mpu_set_sample_rate+0xc8>)
 8009ae2:	89db      	ldrh	r3, [r3, #14]
 8009ae4:	085b      	lsrs	r3, r3, #1
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7ff ff39 	bl	8009960 <mpu_set_lpf>
        return 0;
 8009aee:	2300      	movs	r3, #0
    }
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3710      	adds	r7, #16
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	20000048 	.word	0x20000048

08009afc <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8009b04:	4b14      	ldr	r3, [pc, #80]	; (8009b58 <mpu_get_gyro_sens+0x5c>)
 8009b06:	7a1b      	ldrb	r3, [r3, #8]
 8009b08:	2b03      	cmp	r3, #3
 8009b0a:	d81b      	bhi.n	8009b44 <mpu_get_gyro_sens+0x48>
 8009b0c:	a201      	add	r2, pc, #4	; (adr r2, 8009b14 <mpu_get_gyro_sens+0x18>)
 8009b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b12:	bf00      	nop
 8009b14:	08009b25 	.word	0x08009b25
 8009b18:	08009b2d 	.word	0x08009b2d
 8009b1c:	08009b35 	.word	0x08009b35
 8009b20:	08009b3d 	.word	0x08009b3d
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a0d      	ldr	r2, [pc, #52]	; (8009b5c <mpu_get_gyro_sens+0x60>)
 8009b28:	601a      	str	r2, [r3, #0]
        break;
 8009b2a:	e00e      	b.n	8009b4a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	4a0c      	ldr	r2, [pc, #48]	; (8009b60 <mpu_get_gyro_sens+0x64>)
 8009b30:	601a      	str	r2, [r3, #0]
        break;
 8009b32:	e00a      	b.n	8009b4a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	4a0b      	ldr	r2, [pc, #44]	; (8009b64 <mpu_get_gyro_sens+0x68>)
 8009b38:	601a      	str	r2, [r3, #0]
        break;
 8009b3a:	e006      	b.n	8009b4a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a0a      	ldr	r2, [pc, #40]	; (8009b68 <mpu_get_gyro_sens+0x6c>)
 8009b40:	601a      	str	r2, [r3, #0]
        break;
 8009b42:	e002      	b.n	8009b4a <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8009b44:	f04f 33ff 	mov.w	r3, #4294967295
 8009b48:	e000      	b.n	8009b4c <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8009b4a:	2300      	movs	r3, #0
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	370c      	adds	r7, #12
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr
 8009b58:	20000048 	.word	0x20000048
 8009b5c:	43030000 	.word	0x43030000
 8009b60:	42830000 	.word	0x42830000
 8009b64:	42033333 	.word	0x42033333
 8009b68:	41833333 	.word	0x41833333

08009b6c <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8009b74:	4b1b      	ldr	r3, [pc, #108]	; (8009be4 <mpu_get_accel_sens+0x78>)
 8009b76:	7a5b      	ldrb	r3, [r3, #9]
 8009b78:	2b03      	cmp	r3, #3
 8009b7a:	d81f      	bhi.n	8009bbc <mpu_get_accel_sens+0x50>
 8009b7c:	a201      	add	r2, pc, #4	; (adr r2, 8009b84 <mpu_get_accel_sens+0x18>)
 8009b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b82:	bf00      	nop
 8009b84:	08009b95 	.word	0x08009b95
 8009b88:	08009b9f 	.word	0x08009b9f
 8009b8c:	08009ba9 	.word	0x08009ba9
 8009b90:	08009bb3 	.word	0x08009bb3
    case INV_FSR_2G:
        sens[0] = 16384;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009b9a:	801a      	strh	r2, [r3, #0]
        break;
 8009b9c:	e011      	b.n	8009bc2 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f641 729c 	movw	r2, #8092	; 0x1f9c
 8009ba4:	801a      	strh	r2, [r3, #0]
        break;
 8009ba6:	e00c      	b.n	8009bc2 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009bae:	801a      	strh	r2, [r3, #0]
        break;
 8009bb0:	e007      	b.n	8009bc2 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009bb8:	801a      	strh	r2, [r3, #0]
        break;
 8009bba:	e002      	b.n	8009bc2 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8009bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8009bc0:	e00a      	b.n	8009bd8 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8009bc2:	4b08      	ldr	r3, [pc, #32]	; (8009be4 <mpu_get_accel_sens+0x78>)
 8009bc4:	7cdb      	ldrb	r3, [r3, #19]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d005      	beq.n	8009bd6 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	881b      	ldrh	r3, [r3, #0]
 8009bce:	085b      	lsrs	r3, r3, #1
 8009bd0:	b29a      	uxth	r2, r3
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	801a      	strh	r2, [r3, #0]
    return 0;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	370c      	adds	r7, #12
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be2:	4770      	bx	lr
 8009be4:	20000048 	.word	0x20000048

08009be8 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b083      	sub	sp, #12
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8009bf0:	4b05      	ldr	r3, [pc, #20]	; (8009c08 <mpu_get_fifo_config+0x20>)
 8009bf2:	7c1a      	ldrb	r2, [r3, #16]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	701a      	strb	r2, [r3, #0]
    return 0;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	370c      	adds	r7, #12
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr
 8009c06:	bf00      	nop
 8009c08:	20000048 	.word	0x20000048

08009c0c <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	4603      	mov	r3, r0
 8009c14:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8009c16:	2300      	movs	r3, #0
 8009c18:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8009c1a:	79fb      	ldrb	r3, [r7, #7]
 8009c1c:	f023 0301 	bic.w	r3, r3, #1
 8009c20:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8009c22:	4b22      	ldr	r3, [pc, #136]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c24:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d001      	beq.n	8009c30 <mpu_configure_fifo+0x24>
        return 0;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	e038      	b.n	8009ca2 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8009c30:	4b1e      	ldr	r3, [pc, #120]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c32:	7a9b      	ldrb	r3, [r3, #10]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d102      	bne.n	8009c3e <mpu_configure_fifo+0x32>
            return -1;
 8009c38:	f04f 33ff 	mov.w	r3, #4294967295
 8009c3c:	e031      	b.n	8009ca2 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8009c3e:	4b1b      	ldr	r3, [pc, #108]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c40:	7c1b      	ldrb	r3, [r3, #16]
 8009c42:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8009c44:	4b19      	ldr	r3, [pc, #100]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c46:	7a9a      	ldrb	r2, [r3, #10]
 8009c48:	79fb      	ldrb	r3, [r7, #7]
 8009c4a:	4013      	ands	r3, r2
 8009c4c:	b2da      	uxtb	r2, r3
 8009c4e:	4b17      	ldr	r3, [pc, #92]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c50:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8009c52:	4b16      	ldr	r3, [pc, #88]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c54:	7c1b      	ldrb	r3, [r3, #16]
 8009c56:	79fa      	ldrb	r2, [r7, #7]
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d003      	beq.n	8009c64 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8009c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c60:	60fb      	str	r3, [r7, #12]
 8009c62:	e001      	b.n	8009c68 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8009c64:	2300      	movs	r3, #0
 8009c66:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8009c68:	79fb      	ldrb	r3, [r7, #7]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d103      	bne.n	8009c76 <mpu_configure_fifo+0x6a>
 8009c6e:	4b0f      	ldr	r3, [pc, #60]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c70:	7d1b      	ldrb	r3, [r3, #20]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d003      	beq.n	8009c7e <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8009c76:	2001      	movs	r0, #1
 8009c78:	f7ff fa1e 	bl	80090b8 <set_int_enable>
 8009c7c:	e002      	b.n	8009c84 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8009c7e:	2000      	movs	r0, #0
 8009c80:	f7ff fa1a 	bl	80090b8 <set_int_enable>
        if (sensors) {
 8009c84:	79fb      	ldrb	r3, [r7, #7]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00a      	beq.n	8009ca0 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8009c8a:	f7ff fbff 	bl	800948c <mpu_reset_fifo>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d005      	beq.n	8009ca0 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8009c94:	4a05      	ldr	r2, [pc, #20]	; (8009cac <mpu_configure_fifo+0xa0>)
 8009c96:	7afb      	ldrb	r3, [r7, #11]
 8009c98:	7413      	strb	r3, [r2, #16]
                return -1;
 8009c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8009c9e:	e000      	b.n	8009ca2 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3710      	adds	r7, #16
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
 8009caa:	bf00      	nop
 8009cac:	20000048 	.word	0x20000048

08009cb0 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b084      	sub	sp, #16
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8009cba:	79fb      	ldrb	r3, [r7, #7]
 8009cbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d002      	beq.n	8009cca <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	73fb      	strb	r3, [r7, #15]
 8009cc8:	e007      	b.n	8009cda <mpu_set_sensors+0x2a>
    else if (sensors)
 8009cca:	79fb      	ldrb	r3, [r7, #7]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d002      	beq.n	8009cd6 <mpu_set_sensors+0x26>
        data = 0;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	73fb      	strb	r3, [r7, #15]
 8009cd4:	e001      	b.n	8009cda <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8009cd6:	2340      	movs	r3, #64	; 0x40
 8009cd8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8009cda:	4b37      	ldr	r3, [pc, #220]	; (8009db8 <mpu_set_sensors+0x108>)
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	7818      	ldrb	r0, [r3, #0]
 8009ce0:	4b35      	ldr	r3, [pc, #212]	; (8009db8 <mpu_set_sensors+0x108>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	7c99      	ldrb	r1, [r3, #18]
 8009ce6:	f107 030f 	add.w	r3, r7, #15
 8009cea:	2201      	movs	r2, #1
 8009cec:	f002 fd5d 	bl	800c7aa <MPU_Write_Len>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d005      	beq.n	8009d02 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 8009cf6:	4b30      	ldr	r3, [pc, #192]	; (8009db8 <mpu_set_sensors+0x108>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	729a      	strb	r2, [r3, #10]
        return -1;
 8009cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8009d00:	e056      	b.n	8009db0 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8009d02:	7bfb      	ldrb	r3, [r7, #15]
 8009d04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d08:	b2da      	uxtb	r2, r3
 8009d0a:	4b2b      	ldr	r3, [pc, #172]	; (8009db8 <mpu_set_sensors+0x108>)
 8009d0c:	731a      	strb	r2, [r3, #12]

    data = 0;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8009d12:	79fb      	ldrb	r3, [r7, #7]
 8009d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d104      	bne.n	8009d26 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 8009d1c:	7bfb      	ldrb	r3, [r7, #15]
 8009d1e:	f043 0304 	orr.w	r3, r3, #4
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8009d26:	79fb      	ldrb	r3, [r7, #7]
 8009d28:	f003 0320 	and.w	r3, r3, #32
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d104      	bne.n	8009d3a <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8009d30:	7bfb      	ldrb	r3, [r7, #15]
 8009d32:	f043 0302 	orr.w	r3, r3, #2
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
 8009d3c:	f003 0310 	and.w	r3, r3, #16
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d104      	bne.n	8009d4e <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 8009d44:	7bfb      	ldrb	r3, [r7, #15]
 8009d46:	f043 0301 	orr.w	r3, r3, #1
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8009d4e:	79fb      	ldrb	r3, [r7, #7]
 8009d50:	f003 0308 	and.w	r3, r3, #8
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d104      	bne.n	8009d62 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 8009d58:	7bfb      	ldrb	r3, [r7, #15]
 8009d5a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8009d62:	4b15      	ldr	r3, [pc, #84]	; (8009db8 <mpu_set_sensors+0x108>)
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	7818      	ldrb	r0, [r3, #0]
 8009d68:	4b13      	ldr	r3, [pc, #76]	; (8009db8 <mpu_set_sensors+0x108>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	7cd9      	ldrb	r1, [r3, #19]
 8009d6e:	f107 030f 	add.w	r3, r7, #15
 8009d72:	2201      	movs	r2, #1
 8009d74:	f002 fd19 	bl	800c7aa <MPU_Write_Len>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d005      	beq.n	8009d8a <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8009d7e:	4b0e      	ldr	r3, [pc, #56]	; (8009db8 <mpu_set_sensors+0x108>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	729a      	strb	r2, [r3, #10]
        return -1;
 8009d84:	f04f 33ff 	mov.w	r3, #4294967295
 8009d88:	e012      	b.n	8009db0 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8009d8a:	79fb      	ldrb	r3, [r7, #7]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d005      	beq.n	8009d9c <mpu_set_sensors+0xec>
 8009d90:	79fb      	ldrb	r3, [r7, #7]
 8009d92:	2b08      	cmp	r3, #8
 8009d94:	d002      	beq.n	8009d9c <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8009d96:	2000      	movs	r0, #0
 8009d98:	f000 f954 	bl	800a044 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8009d9c:	4a06      	ldr	r2, [pc, #24]	; (8009db8 <mpu_set_sensors+0x108>)
 8009d9e:	79fb      	ldrb	r3, [r7, #7]
 8009da0:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8009da2:	4b05      	ldr	r3, [pc, #20]	; (8009db8 <mpu_set_sensors+0x108>)
 8009da4:	2200      	movs	r2, #0
 8009da6:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8009da8:	2032      	movs	r0, #50	; 0x32
 8009daa:	f7fd f8c5 	bl	8006f38 <delay_ms>
    return 0;
 8009dae:	2300      	movs	r3, #0
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3710      	adds	r7, #16
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	20000048 	.word	0x20000048

08009dbc <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b086      	sub	sp, #24
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	607a      	str	r2, [r7, #4]
 8009dc8:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8009dca:	4b3a      	ldr	r3, [pc, #232]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009dcc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d102      	bne.n	8009dda <mpu_read_fifo_stream+0x1e>
        return -1;
 8009dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8009dd8:	e068      	b.n	8009eac <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 8009dda:	4b36      	ldr	r3, [pc, #216]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009ddc:	7a9b      	ldrb	r3, [r3, #10]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d102      	bne.n	8009de8 <mpu_read_fifo_stream+0x2c>
        return -1;
 8009de2:	f04f 33ff 	mov.w	r3, #4294967295
 8009de6:	e061      	b.n	8009eac <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8009de8:	4b32      	ldr	r3, [pc, #200]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	7818      	ldrb	r0, [r3, #0]
 8009dee:	4b31      	ldr	r3, [pc, #196]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	7a99      	ldrb	r1, [r3, #10]
 8009df4:	f107 0314 	add.w	r3, r7, #20
 8009df8:	2202      	movs	r2, #2
 8009dfa:	f002 fd18 	bl	800c82e <MPU_Read_Len>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d002      	beq.n	8009e0a <mpu_read_fifo_stream+0x4e>
        return -1;
 8009e04:	f04f 33ff 	mov.w	r3, #4294967295
 8009e08:	e050      	b.n	8009eac <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8009e0a:	7d3b      	ldrb	r3, [r7, #20]
 8009e0c:	021b      	lsls	r3, r3, #8
 8009e0e:	b21a      	sxth	r2, r3
 8009e10:	7d7b      	ldrb	r3, [r7, #21]
 8009e12:	b21b      	sxth	r3, r3
 8009e14:	4313      	orrs	r3, r2
 8009e16:	b21b      	sxth	r3, r3
 8009e18:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8009e1a:	8afa      	ldrh	r2, [r7, #22]
 8009e1c:	89fb      	ldrh	r3, [r7, #14]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d205      	bcs.n	8009e2e <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	701a      	strb	r2, [r3, #0]
        return -1;
 8009e28:	f04f 33ff 	mov.w	r3, #4294967295
 8009e2c:	e03e      	b.n	8009eac <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8009e2e:	4b21      	ldr	r3, [pc, #132]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	885b      	ldrh	r3, [r3, #2]
 8009e34:	085b      	lsrs	r3, r3, #1
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	8afa      	ldrh	r2, [r7, #22]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d91a      	bls.n	8009e74 <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8009e3e:	4b1d      	ldr	r3, [pc, #116]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	7818      	ldrb	r0, [r3, #0]
 8009e44:	4b1b      	ldr	r3, [pc, #108]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	7c59      	ldrb	r1, [r3, #17]
 8009e4a:	f107 0314 	add.w	r3, r7, #20
 8009e4e:	2201      	movs	r2, #1
 8009e50:	f002 fced 	bl	800c82e <MPU_Read_Len>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d002      	beq.n	8009e60 <mpu_read_fifo_stream+0xa4>
            return -1;
 8009e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e5e:	e025      	b.n	8009eac <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8009e60:	7d3b      	ldrb	r3, [r7, #20]
 8009e62:	f003 0310 	and.w	r3, r3, #16
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d004      	beq.n	8009e74 <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 8009e6a:	f7ff fb0f 	bl	800948c <mpu_reset_fifo>
            return -2;
 8009e6e:	f06f 0301 	mvn.w	r3, #1
 8009e72:	e01b      	b.n	8009eac <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8009e74:	4b0f      	ldr	r3, [pc, #60]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009e76:	685b      	ldr	r3, [r3, #4]
 8009e78:	7818      	ldrb	r0, [r3, #0]
 8009e7a:	4b0e      	ldr	r3, [pc, #56]	; (8009eb4 <mpu_read_fifo_stream+0xf8>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	7ad9      	ldrb	r1, [r3, #11]
 8009e80:	89fb      	ldrh	r3, [r7, #14]
 8009e82:	b2da      	uxtb	r2, r3
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	f002 fcd2 	bl	800c82e <MPU_Read_Len>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d002      	beq.n	8009e96 <mpu_read_fifo_stream+0xda>
        return -1;
 8009e90:	f04f 33ff 	mov.w	r3, #4294967295
 8009e94:	e00a      	b.n	8009eac <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 8009e96:	8afa      	ldrh	r2, [r7, #22]
 8009e98:	89fb      	ldrh	r3, [r7, #14]
 8009e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	3b01      	subs	r3, #1
 8009ea4:	b2da      	uxtb	r2, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	701a      	strb	r2, [r3, #0]
    return 0;
 8009eaa:	2300      	movs	r3, #0
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3718      	adds	r7, #24
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}
 8009eb4:	20000048 	.word	0x20000048

08009eb8 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8009ec2:	4b5f      	ldr	r3, [pc, #380]	; (800a040 <mpu_set_bypass+0x188>)
 8009ec4:	7c9b      	ldrb	r3, [r3, #18]
 8009ec6:	79fa      	ldrb	r2, [r7, #7]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d101      	bne.n	8009ed0 <mpu_set_bypass+0x18>
        return 0;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	e0b2      	b.n	800a036 <mpu_set_bypass+0x17e>

    if (bypass_on) {
 8009ed0:	79fb      	ldrb	r3, [r7, #7]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d050      	beq.n	8009f78 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8009ed6:	4b5a      	ldr	r3, [pc, #360]	; (800a040 <mpu_set_bypass+0x188>)
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	7818      	ldrb	r0, [r3, #0]
 8009edc:	4b58      	ldr	r3, [pc, #352]	; (800a040 <mpu_set_bypass+0x188>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	7919      	ldrb	r1, [r3, #4]
 8009ee2:	f107 030f 	add.w	r3, r7, #15
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f002 fca1 	bl	800c82e <MPU_Read_Len>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d002      	beq.n	8009ef8 <mpu_set_bypass+0x40>
            return -1;
 8009ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ef6:	e09e      	b.n	800a036 <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8009ef8:	7bfb      	ldrb	r3, [r7, #15]
 8009efa:	f023 0320 	bic.w	r3, r3, #32
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8009f02:	4b4f      	ldr	r3, [pc, #316]	; (800a040 <mpu_set_bypass+0x188>)
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	7818      	ldrb	r0, [r3, #0]
 8009f08:	4b4d      	ldr	r3, [pc, #308]	; (800a040 <mpu_set_bypass+0x188>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	7919      	ldrb	r1, [r3, #4]
 8009f0e:	f107 030f 	add.w	r3, r7, #15
 8009f12:	2201      	movs	r2, #1
 8009f14:	f002 fc49 	bl	800c7aa <MPU_Write_Len>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d002      	beq.n	8009f24 <mpu_set_bypass+0x6c>
            return -1;
 8009f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f22:	e088      	b.n	800a036 <mpu_set_bypass+0x17e>
        delay_ms(3);
 8009f24:	2003      	movs	r0, #3
 8009f26:	f7fd f807 	bl	8006f38 <delay_ms>
        tmp = BIT_BYPASS_EN;
 8009f2a:	2302      	movs	r3, #2
 8009f2c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8009f2e:	4b44      	ldr	r3, [pc, #272]	; (800a040 <mpu_set_bypass+0x188>)
 8009f30:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d004      	beq.n	8009f42 <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8009f38:	7bfb      	ldrb	r3, [r7, #15]
 8009f3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8009f42:	4b3f      	ldr	r3, [pc, #252]	; (800a040 <mpu_set_bypass+0x188>)
 8009f44:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d004      	beq.n	8009f56 <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8009f4c:	7bfb      	ldrb	r3, [r7, #15]
 8009f4e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8009f56:	4b3a      	ldr	r3, [pc, #232]	; (800a040 <mpu_set_bypass+0x188>)
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	7818      	ldrb	r0, [r3, #0]
 8009f5c:	4b38      	ldr	r3, [pc, #224]	; (800a040 <mpu_set_bypass+0x188>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	7d19      	ldrb	r1, [r3, #20]
 8009f62:	f107 030f 	add.w	r3, r7, #15
 8009f66:	2201      	movs	r2, #1
 8009f68:	f002 fc1f 	bl	800c7aa <MPU_Write_Len>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d05d      	beq.n	800a02e <mpu_set_bypass+0x176>
            return -1;
 8009f72:	f04f 33ff 	mov.w	r3, #4294967295
 8009f76:	e05e      	b.n	800a036 <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8009f78:	4b31      	ldr	r3, [pc, #196]	; (800a040 <mpu_set_bypass+0x188>)
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	7818      	ldrb	r0, [r3, #0]
 8009f7e:	4b30      	ldr	r3, [pc, #192]	; (800a040 <mpu_set_bypass+0x188>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	7919      	ldrb	r1, [r3, #4]
 8009f84:	f107 030f 	add.w	r3, r7, #15
 8009f88:	2201      	movs	r2, #1
 8009f8a:	f002 fc50 	bl	800c82e <MPU_Read_Len>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d002      	beq.n	8009f9a <mpu_set_bypass+0xe2>
            return -1;
 8009f94:	f04f 33ff 	mov.w	r3, #4294967295
 8009f98:	e04d      	b.n	800a036 <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8009f9a:	4b29      	ldr	r3, [pc, #164]	; (800a040 <mpu_set_bypass+0x188>)
 8009f9c:	7a9b      	ldrb	r3, [r3, #10]
 8009f9e:	f003 0301 	and.w	r3, r3, #1
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d005      	beq.n	8009fb2 <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 8009fa6:	7bfb      	ldrb	r3, [r7, #15]
 8009fa8:	f043 0320 	orr.w	r3, r3, #32
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	73fb      	strb	r3, [r7, #15]
 8009fb0:	e004      	b.n	8009fbc <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8009fb2:	7bfb      	ldrb	r3, [r7, #15]
 8009fb4:	f023 0320 	bic.w	r3, r3, #32
 8009fb8:	b2db      	uxtb	r3, r3
 8009fba:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8009fbc:	4b20      	ldr	r3, [pc, #128]	; (800a040 <mpu_set_bypass+0x188>)
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	7818      	ldrb	r0, [r3, #0]
 8009fc2:	4b1f      	ldr	r3, [pc, #124]	; (800a040 <mpu_set_bypass+0x188>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	7919      	ldrb	r1, [r3, #4]
 8009fc8:	f107 030f 	add.w	r3, r7, #15
 8009fcc:	2201      	movs	r2, #1
 8009fce:	f002 fbec 	bl	800c7aa <MPU_Write_Len>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d002      	beq.n	8009fde <mpu_set_bypass+0x126>
            return -1;
 8009fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009fdc:	e02b      	b.n	800a036 <mpu_set_bypass+0x17e>
        delay_ms(3);
 8009fde:	2003      	movs	r0, #3
 8009fe0:	f7fc ffaa 	bl	8006f38 <delay_ms>
        if (st.chip_cfg.active_low_int)
 8009fe4:	4b16      	ldr	r3, [pc, #88]	; (800a040 <mpu_set_bypass+0x188>)
 8009fe6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d002      	beq.n	8009ff4 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 8009fee:	2380      	movs	r3, #128	; 0x80
 8009ff0:	73fb      	strb	r3, [r7, #15]
 8009ff2:	e001      	b.n	8009ff8 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8009ff8:	4b11      	ldr	r3, [pc, #68]	; (800a040 <mpu_set_bypass+0x188>)
 8009ffa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d004      	beq.n	800a00c <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800a002:	7bfb      	ldrb	r3, [r7, #15]
 800a004:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800a00c:	4b0c      	ldr	r3, [pc, #48]	; (800a040 <mpu_set_bypass+0x188>)
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	7818      	ldrb	r0, [r3, #0]
 800a012:	4b0b      	ldr	r3, [pc, #44]	; (800a040 <mpu_set_bypass+0x188>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	7d19      	ldrb	r1, [r3, #20]
 800a018:	f107 030f 	add.w	r3, r7, #15
 800a01c:	2201      	movs	r2, #1
 800a01e:	f002 fbc4 	bl	800c7aa <MPU_Write_Len>
 800a022:	4603      	mov	r3, r0
 800a024:	2b00      	cmp	r3, #0
 800a026:	d002      	beq.n	800a02e <mpu_set_bypass+0x176>
            return -1;
 800a028:	f04f 33ff 	mov.w	r3, #4294967295
 800a02c:	e003      	b.n	800a036 <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 800a02e:	4a04      	ldr	r2, [pc, #16]	; (800a040 <mpu_set_bypass+0x188>)
 800a030:	79fb      	ldrb	r3, [r7, #7]
 800a032:	7493      	strb	r3, [r2, #18]
    return 0;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	20000048 	.word	0x20000048

0800a044 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	4603      	mov	r3, r0
 800a04c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800a04e:	4b1e      	ldr	r3, [pc, #120]	; (800a0c8 <mpu_set_int_latched+0x84>)
 800a050:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800a054:	79fa      	ldrb	r2, [r7, #7]
 800a056:	429a      	cmp	r2, r3
 800a058:	d101      	bne.n	800a05e <mpu_set_int_latched+0x1a>
        return 0;
 800a05a:	2300      	movs	r3, #0
 800a05c:	e030      	b.n	800a0c0 <mpu_set_int_latched+0x7c>

    if (enable)
 800a05e:	79fb      	ldrb	r3, [r7, #7]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800a064:	2330      	movs	r3, #48	; 0x30
 800a066:	73fb      	strb	r3, [r7, #15]
 800a068:	e001      	b.n	800a06e <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800a06a:	2300      	movs	r3, #0
 800a06c:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 800a06e:	4b16      	ldr	r3, [pc, #88]	; (800a0c8 <mpu_set_int_latched+0x84>)
 800a070:	7c9b      	ldrb	r3, [r3, #18]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d004      	beq.n	800a080 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800a076:	7bfb      	ldrb	r3, [r7, #15]
 800a078:	f043 0302 	orr.w	r3, r3, #2
 800a07c:	b2db      	uxtb	r3, r3
 800a07e:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 800a080:	4b11      	ldr	r3, [pc, #68]	; (800a0c8 <mpu_set_int_latched+0x84>)
 800a082:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800a086:	2b00      	cmp	r3, #0
 800a088:	d004      	beq.n	800a094 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 800a08a:	7bfb      	ldrb	r3, [r7, #15]
 800a08c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a090:	b2db      	uxtb	r3, r3
 800a092:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800a094:	4b0c      	ldr	r3, [pc, #48]	; (800a0c8 <mpu_set_int_latched+0x84>)
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	7818      	ldrb	r0, [r3, #0]
 800a09a:	4b0b      	ldr	r3, [pc, #44]	; (800a0c8 <mpu_set_int_latched+0x84>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	7d19      	ldrb	r1, [r3, #20]
 800a0a0:	f107 030f 	add.w	r3, r7, #15
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	f002 fb80 	bl	800c7aa <MPU_Write_Len>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d002      	beq.n	800a0b6 <mpu_set_int_latched+0x72>
        return -1;
 800a0b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a0b4:	e004      	b.n	800a0c0 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 800a0b6:	4a04      	ldr	r2, [pc, #16]	; (800a0c8 <mpu_set_int_latched+0x84>)
 800a0b8:	79fb      	ldrb	r3, [r7, #7]
 800a0ba:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 800a0be:	2300      	movs	r3, #0
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	20000048 	.word	0x20000048

0800a0cc <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b086      	sub	sp, #24
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 800a0d4:	4b42      	ldr	r3, [pc, #264]	; (800a1e0 <get_accel_prod_shift+0x114>)
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	7818      	ldrb	r0, [r3, #0]
 800a0da:	f107 0310 	add.w	r3, r7, #16
 800a0de:	2204      	movs	r2, #4
 800a0e0:	210d      	movs	r1, #13
 800a0e2:	f002 fba4 	bl	800c82e <MPU_Read_Len>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d001      	beq.n	800a0f0 <get_accel_prod_shift+0x24>
        return 0x07;
 800a0ec:	2307      	movs	r3, #7
 800a0ee:	e073      	b.n	800a1d8 <get_accel_prod_shift+0x10c>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 800a0f0:	7c3b      	ldrb	r3, [r7, #16]
 800a0f2:	10db      	asrs	r3, r3, #3
 800a0f4:	b25b      	sxtb	r3, r3
 800a0f6:	f003 031c 	and.w	r3, r3, #28
 800a0fa:	b25a      	sxtb	r2, r3
 800a0fc:	7cfb      	ldrb	r3, [r7, #19]
 800a0fe:	111b      	asrs	r3, r3, #4
 800a100:	b25b      	sxtb	r3, r3
 800a102:	f003 0303 	and.w	r3, r3, #3
 800a106:	b25b      	sxtb	r3, r3
 800a108:	4313      	orrs	r3, r2
 800a10a:	b25b      	sxtb	r3, r3
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 800a110:	7c7b      	ldrb	r3, [r7, #17]
 800a112:	10db      	asrs	r3, r3, #3
 800a114:	b25b      	sxtb	r3, r3
 800a116:	f003 031c 	and.w	r3, r3, #28
 800a11a:	b25a      	sxtb	r2, r3
 800a11c:	7cfb      	ldrb	r3, [r7, #19]
 800a11e:	109b      	asrs	r3, r3, #2
 800a120:	b25b      	sxtb	r3, r3
 800a122:	f003 0303 	and.w	r3, r3, #3
 800a126:	b25b      	sxtb	r3, r3
 800a128:	4313      	orrs	r3, r2
 800a12a:	b25b      	sxtb	r3, r3
 800a12c:	b2db      	uxtb	r3, r3
 800a12e:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 800a130:	7cbb      	ldrb	r3, [r7, #18]
 800a132:	10db      	asrs	r3, r3, #3
 800a134:	b25b      	sxtb	r3, r3
 800a136:	f003 031c 	and.w	r3, r3, #28
 800a13a:	b25a      	sxtb	r2, r3
 800a13c:	7cfb      	ldrb	r3, [r7, #19]
 800a13e:	b25b      	sxtb	r3, r3
 800a140:	f003 0303 	and.w	r3, r3, #3
 800a144:	b25b      	sxtb	r3, r3
 800a146:	4313      	orrs	r3, r2
 800a148:	b25b      	sxtb	r3, r3
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 800a14e:	2300      	movs	r3, #0
 800a150:	75fb      	strb	r3, [r7, #23]
 800a152:	e03d      	b.n	800a1d0 <get_accel_prod_shift+0x104>
        if (!shift_code[ii]) {
 800a154:	7dfb      	ldrb	r3, [r7, #23]
 800a156:	f107 0218 	add.w	r2, r7, #24
 800a15a:	4413      	add	r3, r2
 800a15c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d107      	bne.n	800a174 <get_accel_prod_shift+0xa8>
            st_shift[ii] = 0.f;
 800a164:	7dfb      	ldrb	r3, [r7, #23]
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	4413      	add	r3, r2
 800a16c:	f04f 0200 	mov.w	r2, #0
 800a170:	601a      	str	r2, [r3, #0]
            continue;
 800a172:	e02a      	b.n	800a1ca <get_accel_prod_shift+0xfe>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 800a174:	7dfb      	ldrb	r3, [r7, #23]
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	4413      	add	r3, r2
 800a17c:	4a19      	ldr	r2, [pc, #100]	; (800a1e4 <get_accel_prod_shift+0x118>)
 800a17e:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800a180:	e00f      	b.n	800a1a2 <get_accel_prod_shift+0xd6>
            st_shift[ii] *= 1.034f;
 800a182:	7dfb      	ldrb	r3, [r7, #23]
 800a184:	009b      	lsls	r3, r3, #2
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	4413      	add	r3, r2
 800a18a:	7dfa      	ldrb	r2, [r7, #23]
 800a18c:	0092      	lsls	r2, r2, #2
 800a18e:	6879      	ldr	r1, [r7, #4]
 800a190:	440a      	add	r2, r1
 800a192:	edd2 7a00 	vldr	s15, [r2]
 800a196:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800a1e8 <get_accel_prod_shift+0x11c>
 800a19a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a19e:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 800a1a2:	7dfb      	ldrb	r3, [r7, #23]
 800a1a4:	f107 0218 	add.w	r2, r7, #24
 800a1a8:	441a      	add	r2, r3
 800a1aa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a1ae:	3a01      	subs	r2, #1
 800a1b0:	b2d1      	uxtb	r1, r2
 800a1b2:	f107 0218 	add.w	r2, r7, #24
 800a1b6:	441a      	add	r2, r3
 800a1b8:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800a1bc:	f107 0218 	add.w	r2, r7, #24
 800a1c0:	4413      	add	r3, r2
 800a1c2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1db      	bne.n	800a182 <get_accel_prod_shift+0xb6>
    for (ii = 0; ii < 3; ii++) {
 800a1ca:	7dfb      	ldrb	r3, [r7, #23]
 800a1cc:	3301      	adds	r3, #1
 800a1ce:	75fb      	strb	r3, [r7, #23]
 800a1d0:	7dfb      	ldrb	r3, [r7, #23]
 800a1d2:	2b02      	cmp	r3, #2
 800a1d4:	d9be      	bls.n	800a154 <get_accel_prod_shift+0x88>
    }
    return 0;
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3718      	adds	r7, #24
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}
 800a1e0:	20000048 	.word	0x20000048
 800a1e4:	3eae147b 	.word	0x3eae147b
 800a1e8:	3f845a1d 	.word	0x3f845a1d

0800a1ec <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b08a      	sub	sp, #40	; 0x28
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800a1fa:	f107 030c 	add.w	r3, r7, #12
 800a1fe:	4618      	mov	r0, r3
 800a200:	f7ff ff64 	bl	800a0cc <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 800a204:	2300      	movs	r3, #0
 800a206:	627b      	str	r3, [r7, #36]	; 0x24
 800a208:	e065      	b.n	800a2d6 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800a20a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a20c:	009b      	lsls	r3, r3, #2
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	4413      	add	r3, r2
 800a212:	681a      	ldr	r2, [r3, #0]
 800a214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	6839      	ldr	r1, [r7, #0]
 800a21a:	440b      	add	r3, r1
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	1ad3      	subs	r3, r2, r3
 800a220:	2b00      	cmp	r3, #0
 800a222:	bfb8      	it	lt
 800a224:	425b      	neglt	r3, r3
 800a226:	ee07 3a90 	vmov	s15, r3
 800a22a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a22e:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800a2e8 <accel_self_test+0xfc>
 800a232:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a236:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 800a23a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800a242:	4413      	add	r3, r2
 800a244:	3b1c      	subs	r3, #28
 800a246:	edd3 7a00 	vldr	s15, [r3]
 800a24a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a24e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a252:	d024      	beq.n	800a29e <accel_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 800a254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a256:	009b      	lsls	r3, r3, #2
 800a258:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800a25c:	4413      	add	r3, r2
 800a25e:	3b1c      	subs	r3, #28
 800a260:	ed93 7a00 	vldr	s14, [r3]
 800a264:	edd7 6a07 	vldr	s13, [r7, #28]
 800a268:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a26c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a270:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a274:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 800a278:	edd7 7a06 	vldr	s15, [r7, #24]
 800a27c:	eef0 7ae7 	vabs.f32	s15, s15
 800a280:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800a2ec <accel_self_test+0x100>
 800a284:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a28c:	dd20      	ble.n	800a2d0 <accel_self_test+0xe4>
                result |= 1 << jj;
 800a28e:	2201      	movs	r2, #1
 800a290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a292:	fa02 f303 	lsl.w	r3, r2, r3
 800a296:	6a3a      	ldr	r2, [r7, #32]
 800a298:	4313      	orrs	r3, r2
 800a29a:	623b      	str	r3, [r7, #32]
 800a29c:	e018      	b.n	800a2d0 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 800a29e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800a2f0 <accel_self_test+0x104>
 800a2a2:	edd7 7a07 	vldr	s15, [r7, #28]
 800a2a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a2aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2ae:	dc08      	bgt.n	800a2c2 <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 800a2b0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800a2f4 <accel_self_test+0x108>
        } else if ((st_shift_cust < test.min_g) ||
 800a2b4:	edd7 7a07 	vldr	s15, [r7, #28]
 800a2b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a2bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2c0:	d506      	bpl.n	800a2d0 <accel_self_test+0xe4>
            result |= 1 << jj;
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a2ca:	6a3a      	ldr	r2, [r7, #32]
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 800a2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2d2:	3301      	adds	r3, #1
 800a2d4:	627b      	str	r3, [r7, #36]	; 0x24
 800a2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2d8:	2b02      	cmp	r3, #2
 800a2da:	dd96      	ble.n	800a20a <accel_self_test+0x1e>
    }

    return result;
 800a2dc:	6a3b      	ldr	r3, [r7, #32]
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3728      	adds	r7, #40	; 0x28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	47800000 	.word	0x47800000
 800a2ec:	3e0f5c29 	.word	0x3e0f5c29
 800a2f0:	3e99999a 	.word	0x3e99999a
 800a2f4:	3f733333 	.word	0x3f733333

0800a2f8 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b088      	sub	sp, #32
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800a302:	2300      	movs	r3, #0
 800a304:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 800a306:	4b55      	ldr	r3, [pc, #340]	; (800a45c <gyro_self_test+0x164>)
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	7818      	ldrb	r0, [r3, #0]
 800a30c:	f107 0308 	add.w	r3, r7, #8
 800a310:	2203      	movs	r2, #3
 800a312:	210d      	movs	r1, #13
 800a314:	f002 fa8b 	bl	800c82e <MPU_Read_Len>
 800a318:	4603      	mov	r3, r0
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d001      	beq.n	800a322 <gyro_self_test+0x2a>
        return 0x07;
 800a31e:	2307      	movs	r3, #7
 800a320:	e097      	b.n	800a452 <gyro_self_test+0x15a>

    tmp[0] &= 0x1F;
 800a322:	7a3b      	ldrb	r3, [r7, #8]
 800a324:	f003 031f 	and.w	r3, r3, #31
 800a328:	b2db      	uxtb	r3, r3
 800a32a:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 800a32c:	7a7b      	ldrb	r3, [r7, #9]
 800a32e:	f003 031f 	and.w	r3, r3, #31
 800a332:	b2db      	uxtb	r3, r3
 800a334:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 800a336:	7abb      	ldrb	r3, [r7, #10]
 800a338:	f003 031f 	and.w	r3, r3, #31
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 800a340:	2300      	movs	r3, #0
 800a342:	61fb      	str	r3, [r7, #28]
 800a344:	e080      	b.n	800a448 <gyro_self_test+0x150>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800a346:	69fb      	ldr	r3, [r7, #28]
 800a348:	009b      	lsls	r3, r3, #2
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	4413      	add	r3, r2
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	69fb      	ldr	r3, [r7, #28]
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	6839      	ldr	r1, [r7, #0]
 800a356:	440b      	add	r3, r1
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	1ad3      	subs	r3, r2, r3
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	bfb8      	it	lt
 800a360:	425b      	neglt	r3, r3
 800a362:	ee07 3a90 	vmov	s15, r3
 800a366:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a36a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a460 <gyro_self_test+0x168>
 800a36e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a372:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 800a376:	f107 0208 	add.w	r2, r7, #8
 800a37a:	69fb      	ldr	r3, [r7, #28]
 800a37c:	4413      	add	r3, r2
 800a37e:	781b      	ldrb	r3, [r3, #0]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d045      	beq.n	800a410 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 800a384:	eddf 7a37 	vldr	s15, [pc, #220]	; 800a464 <gyro_self_test+0x16c>
 800a388:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a38c:	eddf 6a36 	vldr	s13, [pc, #216]	; 800a468 <gyro_self_test+0x170>
 800a390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a394:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 800a398:	e007      	b.n	800a3aa <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 800a39a:	edd7 7a05 	vldr	s15, [r7, #20]
 800a39e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800a46c <gyro_self_test+0x174>
 800a3a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a3a6:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 800a3aa:	f107 0208 	add.w	r2, r7, #8
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	781b      	ldrb	r3, [r3, #0]
 800a3b4:	3b01      	subs	r3, #1
 800a3b6:	b2d9      	uxtb	r1, r3
 800a3b8:	f107 0208 	add.w	r2, r7, #8
 800a3bc:	69fb      	ldr	r3, [r7, #28]
 800a3be:	4413      	add	r3, r2
 800a3c0:	460a      	mov	r2, r1
 800a3c2:	701a      	strb	r2, [r3, #0]
 800a3c4:	f107 0208 	add.w	r2, r7, #8
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	4413      	add	r3, r2
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1e3      	bne.n	800a39a <gyro_self_test+0xa2>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 800a3d2:	edd7 6a04 	vldr	s13, [r7, #16]
 800a3d6:	ed97 7a05 	vldr	s14, [r7, #20]
 800a3da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a3de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a3e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3e6:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800a3ea:	edd7 7a03 	vldr	s15, [r7, #12]
 800a3ee:	eef0 7ae7 	vabs.f32	s15, s15
 800a3f2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800a470 <gyro_self_test+0x178>
 800a3f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fe:	dd20      	ble.n	800a442 <gyro_self_test+0x14a>
                result |= 1 << jj;
 800a400:	2201      	movs	r2, #1
 800a402:	69fb      	ldr	r3, [r7, #28]
 800a404:	fa02 f303 	lsl.w	r3, r2, r3
 800a408:	69ba      	ldr	r2, [r7, #24]
 800a40a:	4313      	orrs	r3, r2
 800a40c:	61bb      	str	r3, [r7, #24]
 800a40e:	e018      	b.n	800a442 <gyro_self_test+0x14a>
        } else if ((st_shift_cust < test.min_dps) ||
 800a410:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a414:	edd7 7a04 	vldr	s15, [r7, #16]
 800a418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a41c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a420:	dc08      	bgt.n	800a434 <gyro_self_test+0x13c>
            (st_shift_cust > test.max_dps))
 800a422:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800a474 <gyro_self_test+0x17c>
        } else if ((st_shift_cust < test.min_dps) ||
 800a426:	edd7 7a04 	vldr	s15, [r7, #16]
 800a42a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a432:	d506      	bpl.n	800a442 <gyro_self_test+0x14a>
            result |= 1 << jj;
 800a434:	2201      	movs	r2, #1
 800a436:	69fb      	ldr	r3, [r7, #28]
 800a438:	fa02 f303 	lsl.w	r3, r2, r3
 800a43c:	69ba      	ldr	r2, [r7, #24]
 800a43e:	4313      	orrs	r3, r2
 800a440:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 800a442:	69fb      	ldr	r3, [r7, #28]
 800a444:	3301      	adds	r3, #1
 800a446:	61fb      	str	r3, [r7, #28]
 800a448:	69fb      	ldr	r3, [r7, #28]
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	f77f af7b 	ble.w	800a346 <gyro_self_test+0x4e>
    }
    return result;
 800a450:	69bb      	ldr	r3, [r7, #24]
}
 800a452:	4618      	mov	r0, r3
 800a454:	3720      	adds	r7, #32
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	20000048 	.word	0x20000048
 800a460:	47800000 	.word	0x47800000
 800a464:	00000083 	.word	0x00000083
 800a468:	454cb000 	.word	0x454cb000
 800a46c:	3f85e354 	.word	0x3f85e354
 800a470:	3e0f5c29 	.word	0x3e0f5c29
 800a474:	42d20000 	.word	0x42d20000

0800a478 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 800a478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a47c:	b095      	sub	sp, #84	; 0x54
 800a47e:	af00      	add	r7, sp, #0
 800a480:	6278      	str	r0, [r7, #36]	; 0x24
 800a482:	6239      	str	r1, [r7, #32]
 800a484:	4613      	mov	r3, r2
 800a486:	77fb      	strb	r3, [r7, #31]
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 800a488:	2301      	movs	r3, #1
 800a48a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[1] = 0;
 800a48e:	2300      	movs	r3, #0
 800a490:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800a494:	4ba3      	ldr	r3, [pc, #652]	; (800a724 <get_st_biases+0x2ac>)
 800a496:	685b      	ldr	r3, [r3, #4]
 800a498:	7818      	ldrb	r0, [r3, #0]
 800a49a:	4ba2      	ldr	r3, [pc, #648]	; (800a724 <get_st_biases+0x2ac>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	7c99      	ldrb	r1, [r3, #18]
 800a4a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a4a4:	2202      	movs	r2, #2
 800a4a6:	f002 f980 	bl	800c7aa <MPU_Write_Len>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d002      	beq.n	800a4b6 <get_st_biases+0x3e>
        return -1;
 800a4b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a4b4:	e2e4      	b.n	800aa80 <get_st_biases+0x608>
    delay_ms(200);
 800a4b6:	20c8      	movs	r0, #200	; 0xc8
 800a4b8:	f7fc fd3e 	bl	8006f38 <delay_ms>
    data[0] = 0;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 800a4c2:	4b98      	ldr	r3, [pc, #608]	; (800a724 <get_st_biases+0x2ac>)
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	7818      	ldrb	r0, [r3, #0]
 800a4c8:	4b96      	ldr	r3, [pc, #600]	; (800a724 <get_st_biases+0x2ac>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	7bd9      	ldrb	r1, [r3, #15]
 800a4ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	f002 f969 	bl	800c7aa <MPU_Write_Len>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d002      	beq.n	800a4e4 <get_st_biases+0x6c>
        return -1;
 800a4de:	f04f 33ff 	mov.w	r3, #4294967295
 800a4e2:	e2cd      	b.n	800aa80 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800a4e4:	4b8f      	ldr	r3, [pc, #572]	; (800a724 <get_st_biases+0x2ac>)
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	7818      	ldrb	r0, [r3, #0]
 800a4ea:	4b8e      	ldr	r3, [pc, #568]	; (800a724 <get_st_biases+0x2ac>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	7959      	ldrb	r1, [r3, #5]
 800a4f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	f002 f958 	bl	800c7aa <MPU_Write_Len>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d002      	beq.n	800a506 <get_st_biases+0x8e>
        return -1;
 800a500:	f04f 33ff 	mov.w	r3, #4294967295
 800a504:	e2bc      	b.n	800aa80 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800a506:	4b87      	ldr	r3, [pc, #540]	; (800a724 <get_st_biases+0x2ac>)
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	7818      	ldrb	r0, [r3, #0]
 800a50c:	4b85      	ldr	r3, [pc, #532]	; (800a724 <get_st_biases+0x2ac>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	7c99      	ldrb	r1, [r3, #18]
 800a512:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a516:	2201      	movs	r2, #1
 800a518:	f002 f947 	bl	800c7aa <MPU_Write_Len>
 800a51c:	4603      	mov	r3, r0
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d002      	beq.n	800a528 <get_st_biases+0xb0>
        return -1;
 800a522:	f04f 33ff 	mov.w	r3, #4294967295
 800a526:	e2ab      	b.n	800aa80 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 800a528:	4b7e      	ldr	r3, [pc, #504]	; (800a724 <get_st_biases+0x2ac>)
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	7818      	ldrb	r0, [r3, #0]
 800a52e:	4b7d      	ldr	r3, [pc, #500]	; (800a724 <get_st_biases+0x2ac>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	7dd9      	ldrb	r1, [r3, #23]
 800a534:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a538:	2201      	movs	r2, #1
 800a53a:	f002 f936 	bl	800c7aa <MPU_Write_Len>
 800a53e:	4603      	mov	r3, r0
 800a540:	2b00      	cmp	r3, #0
 800a542:	d002      	beq.n	800a54a <get_st_biases+0xd2>
        return -1;
 800a544:	f04f 33ff 	mov.w	r3, #4294967295
 800a548:	e29a      	b.n	800aa80 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800a54a:	4b76      	ldr	r3, [pc, #472]	; (800a724 <get_st_biases+0x2ac>)
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	7818      	ldrb	r0, [r3, #0]
 800a550:	4b74      	ldr	r3, [pc, #464]	; (800a724 <get_st_biases+0x2ac>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	7919      	ldrb	r1, [r3, #4]
 800a556:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a55a:	2201      	movs	r2, #1
 800a55c:	f002 f925 	bl	800c7aa <MPU_Write_Len>
 800a560:	4603      	mov	r3, r0
 800a562:	2b00      	cmp	r3, #0
 800a564:	d002      	beq.n	800a56c <get_st_biases+0xf4>
        return -1;
 800a566:	f04f 33ff 	mov.w	r3, #4294967295
 800a56a:	e289      	b.n	800aa80 <get_st_biases+0x608>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 800a56c:	230c      	movs	r3, #12
 800a56e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800a572:	4b6c      	ldr	r3, [pc, #432]	; (800a724 <get_st_biases+0x2ac>)
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	7818      	ldrb	r0, [r3, #0]
 800a578:	4b6a      	ldr	r3, [pc, #424]	; (800a724 <get_st_biases+0x2ac>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	7919      	ldrb	r1, [r3, #4]
 800a57e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a582:	2201      	movs	r2, #1
 800a584:	f002 f911 	bl	800c7aa <MPU_Write_Len>
 800a588:	4603      	mov	r3, r0
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d002      	beq.n	800a594 <get_st_biases+0x11c>
        return -1;
 800a58e:	f04f 33ff 	mov.w	r3, #4294967295
 800a592:	e275      	b.n	800aa80 <get_st_biases+0x608>
    delay_ms(15);
 800a594:	200f      	movs	r0, #15
 800a596:	f7fc fccf 	bl	8006f38 <delay_ms>
    data[0] = st.test->reg_lpf;
 800a59a:	4b62      	ldr	r3, [pc, #392]	; (800a724 <get_st_biases+0x2ac>)
 800a59c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a59e:	7a5b      	ldrb	r3, [r3, #9]
 800a5a0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800a5a4:	4b5f      	ldr	r3, [pc, #380]	; (800a724 <get_st_biases+0x2ac>)
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	7818      	ldrb	r0, [r3, #0]
 800a5aa:	4b5e      	ldr	r3, [pc, #376]	; (800a724 <get_st_biases+0x2ac>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	7899      	ldrb	r1, [r3, #2]
 800a5b0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	f002 f8f8 	bl	800c7aa <MPU_Write_Len>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d002      	beq.n	800a5c6 <get_st_biases+0x14e>
        return -1;
 800a5c0:	f04f 33ff 	mov.w	r3, #4294967295
 800a5c4:	e25c      	b.n	800aa80 <get_st_biases+0x608>
    data[0] = st.test->reg_rate_div;
 800a5c6:	4b57      	ldr	r3, [pc, #348]	; (800a724 <get_st_biases+0x2ac>)
 800a5c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5ca:	7a1b      	ldrb	r3, [r3, #8]
 800a5cc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800a5d0:	4b54      	ldr	r3, [pc, #336]	; (800a724 <get_st_biases+0x2ac>)
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	7818      	ldrb	r0, [r3, #0]
 800a5d6:	4b53      	ldr	r3, [pc, #332]	; (800a724 <get_st_biases+0x2ac>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	7859      	ldrb	r1, [r3, #1]
 800a5dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a5e0:	2201      	movs	r2, #1
 800a5e2:	f002 f8e2 	bl	800c7aa <MPU_Write_Len>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d002      	beq.n	800a5f2 <get_st_biases+0x17a>
        return -1;
 800a5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800a5f0:	e246      	b.n	800aa80 <get_st_biases+0x608>
    if (hw_test)
 800a5f2:	7ffb      	ldrb	r3, [r7, #31]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d008      	beq.n	800a60a <get_st_biases+0x192>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 800a5f8:	4b4a      	ldr	r3, [pc, #296]	; (800a724 <get_st_biases+0x2ac>)
 800a5fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5fc:	7a9b      	ldrb	r3, [r3, #10]
 800a5fe:	f063 031f 	orn	r3, r3, #31
 800a602:	b2db      	uxtb	r3, r3
 800a604:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800a608:	e004      	b.n	800a614 <get_st_biases+0x19c>
    else
        data[0] = st.test->reg_gyro_fsr;
 800a60a:	4b46      	ldr	r3, [pc, #280]	; (800a724 <get_st_biases+0x2ac>)
 800a60c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a60e:	7a9b      	ldrb	r3, [r3, #10]
 800a610:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 800a614:	4b43      	ldr	r3, [pc, #268]	; (800a724 <get_st_biases+0x2ac>)
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	7818      	ldrb	r0, [r3, #0]
 800a61a:	4b42      	ldr	r3, [pc, #264]	; (800a724 <get_st_biases+0x2ac>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	7999      	ldrb	r1, [r3, #6]
 800a620:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a624:	2201      	movs	r2, #1
 800a626:	f002 f8c0 	bl	800c7aa <MPU_Write_Len>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d002      	beq.n	800a636 <get_st_biases+0x1be>
        return -1;
 800a630:	f04f 33ff 	mov.w	r3, #4294967295
 800a634:	e224      	b.n	800aa80 <get_st_biases+0x608>

    if (hw_test)
 800a636:	7ffb      	ldrb	r3, [r7, #31]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d008      	beq.n	800a64e <get_st_biases+0x1d6>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 800a63c:	4b39      	ldr	r3, [pc, #228]	; (800a724 <get_st_biases+0x2ac>)
 800a63e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a640:	7adb      	ldrb	r3, [r3, #11]
 800a642:	f063 031f 	orn	r3, r3, #31
 800a646:	b2db      	uxtb	r3, r3
 800a648:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800a64c:	e002      	b.n	800a654 <get_st_biases+0x1dc>
    else
        data[0] = test.reg_accel_fsr;
 800a64e:	2318      	movs	r3, #24
 800a650:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 800a654:	4b33      	ldr	r3, [pc, #204]	; (800a724 <get_st_biases+0x2ac>)
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	7818      	ldrb	r0, [r3, #0]
 800a65a:	4b32      	ldr	r3, [pc, #200]	; (800a724 <get_st_biases+0x2ac>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	79d9      	ldrb	r1, [r3, #7]
 800a660:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a664:	2201      	movs	r2, #1
 800a666:	f002 f8a0 	bl	800c7aa <MPU_Write_Len>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d002      	beq.n	800a676 <get_st_biases+0x1fe>
        return -1;
 800a670:	f04f 33ff 	mov.w	r3, #4294967295
 800a674:	e204      	b.n	800aa80 <get_st_biases+0x608>
    if (hw_test)
 800a676:	7ffb      	ldrb	r3, [r7, #31]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d002      	beq.n	800a682 <get_st_biases+0x20a>
        delay_ms(200);
 800a67c:	20c8      	movs	r0, #200	; 0xc8
 800a67e:	f7fc fc5b 	bl	8006f38 <delay_ms>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 800a682:	2340      	movs	r3, #64	; 0x40
 800a684:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800a688:	4b26      	ldr	r3, [pc, #152]	; (800a724 <get_st_biases+0x2ac>)
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	7818      	ldrb	r0, [r3, #0]
 800a68e:	4b25      	ldr	r3, [pc, #148]	; (800a724 <get_st_biases+0x2ac>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	7919      	ldrb	r1, [r3, #4]
 800a694:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a698:	2201      	movs	r2, #1
 800a69a:	f002 f886 	bl	800c7aa <MPU_Write_Len>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d002      	beq.n	800a6aa <get_st_biases+0x232>
        return -1;
 800a6a4:	f04f 33ff 	mov.w	r3, #4294967295
 800a6a8:	e1ea      	b.n	800aa80 <get_st_biases+0x608>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 800a6aa:	2378      	movs	r3, #120	; 0x78
 800a6ac:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800a6b0:	4b1c      	ldr	r3, [pc, #112]	; (800a724 <get_st_biases+0x2ac>)
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	7818      	ldrb	r0, [r3, #0]
 800a6b6:	4b1b      	ldr	r3, [pc, #108]	; (800a724 <get_st_biases+0x2ac>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	7959      	ldrb	r1, [r3, #5]
 800a6bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	f002 f872 	bl	800c7aa <MPU_Write_Len>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d002      	beq.n	800a6d2 <get_st_biases+0x25a>
        return -1;
 800a6cc:	f04f 33ff 	mov.w	r3, #4294967295
 800a6d0:	e1d6      	b.n	800aa80 <get_st_biases+0x608>
    delay_ms(test.wait_ms);
 800a6d2:	2332      	movs	r3, #50	; 0x32
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	f7fc fc2f 	bl	8006f38 <delay_ms>
    data[0] = 0;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800a6e0:	4b10      	ldr	r3, [pc, #64]	; (800a724 <get_st_biases+0x2ac>)
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	7818      	ldrb	r0, [r3, #0]
 800a6e6:	4b0f      	ldr	r3, [pc, #60]	; (800a724 <get_st_biases+0x2ac>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	7959      	ldrb	r1, [r3, #5]
 800a6ec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	f002 f85a 	bl	800c7aa <MPU_Write_Len>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d002      	beq.n	800a702 <get_st_biases+0x28a>
        return -1;
 800a6fc:	f04f 33ff 	mov.w	r3, #4294967295
 800a700:	e1be      	b.n	800aa80 <get_st_biases+0x608>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 800a702:	4b08      	ldr	r3, [pc, #32]	; (800a724 <get_st_biases+0x2ac>)
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	7818      	ldrb	r0, [r3, #0]
 800a708:	4b06      	ldr	r3, [pc, #24]	; (800a724 <get_st_biases+0x2ac>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	7a99      	ldrb	r1, [r3, #10]
 800a70e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a712:	2202      	movs	r2, #2
 800a714:	f002 f88b 	bl	800c82e <MPU_Read_Len>
 800a718:	4603      	mov	r3, r0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d004      	beq.n	800a728 <get_st_biases+0x2b0>
        return -1;
 800a71e:	f04f 33ff 	mov.w	r3, #4294967295
 800a722:	e1ad      	b.n	800aa80 <get_st_biases+0x608>
 800a724:	20000048 	.word	0x20000048

    fifo_count = (data[0] << 8) | data[1];
 800a728:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a72c:	021b      	lsls	r3, r3, #8
 800a72e:	b21a      	sxth	r2, r3
 800a730:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a734:	b21b      	sxth	r3, r3
 800a736:	4313      	orrs	r3, r2
 800a738:	b21b      	sxth	r3, r3
 800a73a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 800a73e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a742:	4a1a      	ldr	r2, [pc, #104]	; (800a7ac <get_st_biases+0x334>)
 800a744:	fba2 2303 	umull	r2, r3, r2, r3
 800a748:	08db      	lsrs	r3, r3, #3
 800a74a:	b29b      	uxth	r3, r3
 800a74c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    gyro[0] = gyro[1] = gyro[2] = 0;
 800a750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a752:	1d19      	adds	r1, r3, #4
 800a754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a756:	f103 0208 	add.w	r2, r3, #8
 800a75a:	2300      	movs	r3, #0
 800a75c:	6013      	str	r3, [r2, #0]
 800a75e:	6813      	ldr	r3, [r2, #0]
 800a760:	600b      	str	r3, [r1, #0]
 800a762:	680a      	ldr	r2, [r1, #0]
 800a764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a766:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 800a768:	6a3b      	ldr	r3, [r7, #32]
 800a76a:	1d19      	adds	r1, r3, #4
 800a76c:	6a3b      	ldr	r3, [r7, #32]
 800a76e:	f103 0208 	add.w	r2, r3, #8
 800a772:	2300      	movs	r3, #0
 800a774:	6013      	str	r3, [r2, #0]
 800a776:	6813      	ldr	r3, [r2, #0]
 800a778:	600b      	str	r3, [r1, #0]
 800a77a:	680a      	ldr	r2, [r1, #0]
 800a77c:	6a3b      	ldr	r3, [r7, #32]
 800a77e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 800a780:	2300      	movs	r3, #0
 800a782:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800a786:	e08a      	b.n	800a89e <get_st_biases+0x426>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 800a788:	4b09      	ldr	r3, [pc, #36]	; (800a7b0 <get_st_biases+0x338>)
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	7818      	ldrb	r0, [r3, #0]
 800a78e:	4b08      	ldr	r3, [pc, #32]	; (800a7b0 <get_st_biases+0x338>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	7ad9      	ldrb	r1, [r3, #11]
 800a794:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a798:	220c      	movs	r2, #12
 800a79a:	f002 f848 	bl	800c82e <MPU_Read_Len>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d007      	beq.n	800a7b4 <get_st_biases+0x33c>
            return -1;
 800a7a4:	f04f 33ff 	mov.w	r3, #4294967295
 800a7a8:	e16a      	b.n	800aa80 <get_st_biases+0x608>
 800a7aa:	bf00      	nop
 800a7ac:	aaaaaaab 	.word	0xaaaaaaab
 800a7b0:	20000048 	.word	0x20000048
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 800a7b4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a7b8:	021b      	lsls	r3, r3, #8
 800a7ba:	b21a      	sxth	r2, r3
 800a7bc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a7c0:	b21b      	sxth	r3, r3
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	b21b      	sxth	r3, r3
 800a7c6:	86bb      	strh	r3, [r7, #52]	; 0x34
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 800a7c8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800a7cc:	021b      	lsls	r3, r3, #8
 800a7ce:	b21a      	sxth	r2, r3
 800a7d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a7d4:	b21b      	sxth	r3, r3
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	b21b      	sxth	r3, r3
 800a7da:	86fb      	strh	r3, [r7, #54]	; 0x36
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 800a7dc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800a7e0:	021b      	lsls	r3, r3, #8
 800a7e2:	b21a      	sxth	r2, r3
 800a7e4:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 800a7e8:	b21b      	sxth	r3, r3
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	b21b      	sxth	r3, r3
 800a7ee:	873b      	strh	r3, [r7, #56]	; 0x38
        accel[0] += (long)accel_cur[0];
 800a7f0:	6a3b      	ldr	r3, [r7, #32]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800a7f8:	441a      	add	r2, r3
 800a7fa:	6a3b      	ldr	r3, [r7, #32]
 800a7fc:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 800a7fe:	6a3b      	ldr	r3, [r7, #32]
 800a800:	1d19      	adds	r1, r3, #4
 800a802:	6a3b      	ldr	r3, [r7, #32]
 800a804:	3304      	adds	r3, #4
 800a806:	681a      	ldr	r2, [r3, #0]
 800a808:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800a80c:	4413      	add	r3, r2
 800a80e:	600b      	str	r3, [r1, #0]
        accel[2] += (long)accel_cur[2];
 800a810:	6a3b      	ldr	r3, [r7, #32]
 800a812:	f103 0108 	add.w	r1, r3, #8
 800a816:	6a3b      	ldr	r3, [r7, #32]
 800a818:	3308      	adds	r3, #8
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 800a820:	4413      	add	r3, r2
 800a822:	600b      	str	r3, [r1, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 800a824:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800a828:	021b      	lsls	r3, r3, #8
 800a82a:	b21a      	sxth	r2, r3
 800a82c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a830:	b21b      	sxth	r3, r3
 800a832:	4313      	orrs	r3, r2
 800a834:	b21b      	sxth	r3, r3
 800a836:	85bb      	strh	r3, [r7, #44]	; 0x2c
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 800a838:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800a83c:	021b      	lsls	r3, r3, #8
 800a83e:	b21a      	sxth	r2, r3
 800a840:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800a844:	b21b      	sxth	r3, r3
 800a846:	4313      	orrs	r3, r2
 800a848:	b21b      	sxth	r3, r3
 800a84a:	85fb      	strh	r3, [r7, #46]	; 0x2e
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 800a84c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a850:	021b      	lsls	r3, r3, #8
 800a852:	b21a      	sxth	r2, r3
 800a854:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a858:	b21b      	sxth	r3, r3
 800a85a:	4313      	orrs	r3, r2
 800a85c:	b21b      	sxth	r3, r3
 800a85e:	863b      	strh	r3, [r7, #48]	; 0x30
        gyro[0] += (long)gyro_cur[0];
 800a860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a862:	681a      	ldr	r2, [r3, #0]
 800a864:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800a868:	441a      	add	r2, r3
 800a86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a86c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 800a86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a870:	1d19      	adds	r1, r3, #4
 800a872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a874:	3304      	adds	r3, #4
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800a87c:	4413      	add	r3, r2
 800a87e:	600b      	str	r3, [r1, #0]
        gyro[2] += (long)gyro_cur[2];
 800a880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a882:	f103 0108 	add.w	r1, r3, #8
 800a886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a888:	3308      	adds	r3, #8
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800a890:	4413      	add	r3, r2
 800a892:	600b      	str	r3, [r1, #0]
    for (ii = 0; ii < packet_count; ii++) {
 800a894:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800a898:	3301      	adds	r3, #1
 800a89a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800a89e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800a8a2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	f4ff af6e 	bcc.w	800a788 <get_st_biases+0x310>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 800a8ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a8b4:	141e      	asrs	r6, r3, #16
 800a8b6:	041d      	lsls	r5, r3, #16
 800a8b8:	2383      	movs	r3, #131	; 0x83
 800a8ba:	f04f 0400 	mov.w	r4, #0
 800a8be:	461a      	mov	r2, r3
 800a8c0:	4623      	mov	r3, r4
 800a8c2:	4628      	mov	r0, r5
 800a8c4:	4631      	mov	r1, r6
 800a8c6:	f7f6 f9bb 	bl	8000c40 <__aeabi_ldivmod>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	460c      	mov	r4, r1
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	4621      	mov	r1, r4
 800a8d2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a8d6:	f04f 0400 	mov.w	r4, #0
 800a8da:	461a      	mov	r2, r3
 800a8dc:	4623      	mov	r3, r4
 800a8de:	f7f6 f9af 	bl	8000c40 <__aeabi_ldivmod>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	460c      	mov	r4, r1
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ea:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ee:	1d1d      	adds	r5, r3, #4
 800a8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f2:	3304      	adds	r3, #4
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a8fa:	ea4f 4923 	mov.w	r9, r3, asr #16
 800a8fe:	ea4f 4803 	mov.w	r8, r3, lsl #16
 800a902:	2383      	movs	r3, #131	; 0x83
 800a904:	f04f 0400 	mov.w	r4, #0
 800a908:	461a      	mov	r2, r3
 800a90a:	4623      	mov	r3, r4
 800a90c:	4640      	mov	r0, r8
 800a90e:	4649      	mov	r1, r9
 800a910:	f7f6 f996 	bl	8000c40 <__aeabi_ldivmod>
 800a914:	4603      	mov	r3, r0
 800a916:	460c      	mov	r4, r1
 800a918:	4618      	mov	r0, r3
 800a91a:	4621      	mov	r1, r4
 800a91c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a920:	f04f 0400 	mov.w	r4, #0
 800a924:	461a      	mov	r2, r3
 800a926:	4623      	mov	r3, r4
 800a928:	f7f6 f98a 	bl	8000c40 <__aeabi_ldivmod>
 800a92c:	4603      	mov	r3, r0
 800a92e:	460c      	mov	r4, r1
 800a930:	602b      	str	r3, [r5, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 800a932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a934:	f103 0508 	add.w	r5, r3, #8
 800a938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93a:	3308      	adds	r3, #8
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a942:	141a      	asrs	r2, r3, #16
 800a944:	617a      	str	r2, [r7, #20]
 800a946:	041b      	lsls	r3, r3, #16
 800a948:	613b      	str	r3, [r7, #16]
 800a94a:	2383      	movs	r3, #131	; 0x83
 800a94c:	f04f 0400 	mov.w	r4, #0
 800a950:	461a      	mov	r2, r3
 800a952:	4623      	mov	r3, r4
 800a954:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a958:	f7f6 f972 	bl	8000c40 <__aeabi_ldivmod>
 800a95c:	4603      	mov	r3, r0
 800a95e:	460c      	mov	r4, r1
 800a960:	4618      	mov	r0, r3
 800a962:	4621      	mov	r1, r4
 800a964:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a968:	f04f 0400 	mov.w	r4, #0
 800a96c:	461a      	mov	r2, r3
 800a96e:	4623      	mov	r3, r4
 800a970:	f7f6 f966 	bl	8000c40 <__aeabi_ldivmod>
 800a974:	4603      	mov	r3, r0
 800a976:	460c      	mov	r4, r1
 800a978:	602b      	str	r3, [r5, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 800a97a:	6a3b      	ldr	r3, [r7, #32]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a982:	141a      	asrs	r2, r3, #16
 800a984:	60fa      	str	r2, [r7, #12]
 800a986:	041b      	lsls	r3, r3, #16
 800a988:	60bb      	str	r3, [r7, #8]
 800a98a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a98e:	f04f 0400 	mov.w	r4, #0
 800a992:	461a      	mov	r2, r3
 800a994:	4623      	mov	r3, r4
 800a996:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a99a:	f7f6 f951 	bl	8000c40 <__aeabi_ldivmod>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	4621      	mov	r1, r4
 800a9a6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a9aa:	f04f 0400 	mov.w	r4, #0
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	4623      	mov	r3, r4
 800a9b2:	f7f6 f945 	bl	8000c40 <__aeabi_ldivmod>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	460c      	mov	r4, r1
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	6a3b      	ldr	r3, [r7, #32]
 800a9be:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 800a9c0:	6a3b      	ldr	r3, [r7, #32]
 800a9c2:	1d1d      	adds	r5, r3, #4
 800a9c4:	6a3b      	ldr	r3, [r7, #32]
 800a9c6:	3304      	adds	r3, #4
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a9ce:	141a      	asrs	r2, r3, #16
 800a9d0:	607a      	str	r2, [r7, #4]
 800a9d2:	041b      	lsls	r3, r3, #16
 800a9d4:	603b      	str	r3, [r7, #0]
 800a9d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a9da:	f04f 0400 	mov.w	r4, #0
 800a9de:	461a      	mov	r2, r3
 800a9e0:	4623      	mov	r3, r4
 800a9e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a9e6:	f7f6 f92b 	bl	8000c40 <__aeabi_ldivmod>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	460c      	mov	r4, r1
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	4621      	mov	r1, r4
 800a9f2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a9f6:	f04f 0400 	mov.w	r4, #0
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	4623      	mov	r3, r4
 800a9fe:	f7f6 f91f 	bl	8000c40 <__aeabi_ldivmod>
 800aa02:	4603      	mov	r3, r0
 800aa04:	460c      	mov	r4, r1
 800aa06:	602b      	str	r3, [r5, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 800aa08:	6a3b      	ldr	r3, [r7, #32]
 800aa0a:	f103 0508 	add.w	r5, r3, #8
 800aa0e:	6a3b      	ldr	r3, [r7, #32]
 800aa10:	3308      	adds	r3, #8
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800aa18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aa1c:	ea4f 4a03 	mov.w	sl, r3, lsl #16
 800aa20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aa24:	f04f 0400 	mov.w	r4, #0
 800aa28:	461a      	mov	r2, r3
 800aa2a:	4623      	mov	r3, r4
 800aa2c:	4650      	mov	r0, sl
 800aa2e:	4659      	mov	r1, fp
 800aa30:	f7f6 f906 	bl	8000c40 <__aeabi_ldivmod>
 800aa34:	4603      	mov	r3, r0
 800aa36:	460c      	mov	r4, r1
 800aa38:	4618      	mov	r0, r3
 800aa3a:	4621      	mov	r1, r4
 800aa3c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800aa40:	f04f 0400 	mov.w	r4, #0
 800aa44:	461a      	mov	r2, r3
 800aa46:	4623      	mov	r3, r4
 800aa48:	f7f6 f8fa 	bl	8000c40 <__aeabi_ldivmod>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	460c      	mov	r4, r1
 800aa50:	602b      	str	r3, [r5, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 800aa52:	6a3b      	ldr	r3, [r7, #32]
 800aa54:	3308      	adds	r3, #8
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	dd08      	ble.n	800aa6e <get_st_biases+0x5f6>
        accel[2] -= 65536L;
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	3308      	adds	r3, #8
 800aa60:	6a3a      	ldr	r2, [r7, #32]
 800aa62:	3208      	adds	r2, #8
 800aa64:	6812      	ldr	r2, [r2, #0]
 800aa66:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 800aa6a:	601a      	str	r2, [r3, #0]
 800aa6c:	e007      	b.n	800aa7e <get_st_biases+0x606>
    else
        accel[2] += 65536L;
 800aa6e:	6a3b      	ldr	r3, [r7, #32]
 800aa70:	3308      	adds	r3, #8
 800aa72:	6a3a      	ldr	r2, [r7, #32]
 800aa74:	3208      	adds	r2, #8
 800aa76:	6812      	ldr	r2, [r2, #0]
 800aa78:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800aa7c:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800aa7e:	2300      	movs	r3, #0
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3754      	adds	r7, #84	; 0x54
 800aa84:	46bd      	mov	sp, r7
 800aa86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa8a:	bf00      	nop

0800aa8c <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b08e      	sub	sp, #56	; 0x38
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 800aa96:	2302      	movs	r3, #2
 800aa98:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 800aa9c:	4b63      	ldr	r3, [pc, #396]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800aa9e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d006      	beq.n	800aab4 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 800aaa6:	2000      	movs	r0, #0
 800aaa8:	f000 f9e4 	bl	800ae74 <mpu_set_dmp_state>
        dmp_was_on = 1;
 800aaac:	2301      	movs	r3, #1
 800aaae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800aab2:	e002      	b.n	800aaba <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 800aab4:	2300      	movs	r3, #0
 800aab6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 800aaba:	f107 030c 	add.w	r3, r7, #12
 800aabe:	4618      	mov	r0, r3
 800aac0:	f7fe fde8 	bl	8009694 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 800aac4:	f107 030f 	add.w	r3, r7, #15
 800aac8:	4618      	mov	r0, r3
 800aaca:	f7fe fe69 	bl	80097a0 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 800aace:	f107 0308 	add.w	r3, r7, #8
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7fe ff06 	bl	80098e4 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 800aad8:	f107 030a 	add.w	r3, r7, #10
 800aadc:	4618      	mov	r0, r3
 800aade:	f7fe ff8d 	bl	80099fc <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 800aae2:	4b52      	ldr	r3, [pc, #328]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800aae4:	7a9b      	ldrb	r3, [r3, #10]
 800aae6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 800aaea:	f107 030e 	add.w	r3, r7, #14
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f7ff f87a 	bl	8009be8 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	637b      	str	r3, [r7, #52]	; 0x34
 800aaf8:	e00a      	b.n	800ab10 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 800aafa:	2200      	movs	r2, #0
 800aafc:	6839      	ldr	r1, [r7, #0]
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f7ff fcba 	bl	800a478 <get_st_biases>
 800ab04:	4603      	mov	r3, r0
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d008      	beq.n	800ab1c <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 800ab0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab0c:	3301      	adds	r3, #1
 800ab0e:	637b      	str	r3, [r7, #52]	; 0x34
 800ab10:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab16:	429a      	cmp	r2, r3
 800ab18:	dcef      	bgt.n	800aafa <mpu_run_self_test+0x6e>
 800ab1a:	e000      	b.n	800ab1e <mpu_run_self_test+0x92>
            break;
 800ab1c:	bf00      	nop
    if (ii == tries) {
 800ab1e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d102      	bne.n	800ab2e <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 800ab2c:	e043      	b.n	800abb6 <mpu_run_self_test+0x12a>
    }
    for (ii = 0; ii < tries; ii++)
 800ab2e:	2300      	movs	r3, #0
 800ab30:	637b      	str	r3, [r7, #52]	; 0x34
 800ab32:	e00d      	b.n	800ab50 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 800ab34:	f107 0110 	add.w	r1, r7, #16
 800ab38:	f107 031c 	add.w	r3, r7, #28
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f7ff fc9a 	bl	800a478 <get_st_biases>
 800ab44:	4603      	mov	r3, r0
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d008      	beq.n	800ab5c <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 800ab4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab4c:	3301      	adds	r3, #1
 800ab4e:	637b      	str	r3, [r7, #52]	; 0x34
 800ab50:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab56:	429a      	cmp	r2, r3
 800ab58:	dcec      	bgt.n	800ab34 <mpu_run_self_test+0xa8>
 800ab5a:	e000      	b.n	800ab5e <mpu_run_self_test+0xd2>
            break;
 800ab5c:	bf00      	nop
    if (ii == tries) {
 800ab5e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab64:	429a      	cmp	r2, r3
 800ab66:	d102      	bne.n	800ab6e <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 800ab6c:	e023      	b.n	800abb6 <mpu_run_self_test+0x12a>
    }
    accel_result = accel_self_test(accel, accel_st);
 800ab6e:	f107 0310 	add.w	r3, r7, #16
 800ab72:	4619      	mov	r1, r3
 800ab74:	6838      	ldr	r0, [r7, #0]
 800ab76:	f7ff fb39 	bl	800a1ec <accel_self_test>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 800ab80:	f107 031c 	add.w	r3, r7, #28
 800ab84:	4619      	mov	r1, r3
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f7ff fbb6 	bl	800a2f8 <gyro_self_test>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    result = 0;
 800ab92:	2300      	movs	r3, #0
 800ab94:	633b      	str	r3, [r7, #48]	; 0x30
    if (!gyro_result)
 800ab96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d103      	bne.n	800aba6 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba0:	f043 0301 	orr.w	r3, r3, #1
 800aba4:	633b      	str	r3, [r7, #48]	; 0x30
    if (!accel_result)
 800aba6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d103      	bne.n	800abb6 <mpu_run_self_test+0x12a>
        result |= 0x02;
 800abae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb0:	f043 0302 	orr.w	r3, r3, #2
 800abb4:	633b      	str	r3, [r7, #48]	; 0x30
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 800abb6:	4b1d      	ldr	r3, [pc, #116]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800abb8:	22ff      	movs	r2, #255	; 0xff
 800abba:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800abbc:	4b1b      	ldr	r3, [pc, #108]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800abbe:	22ff      	movs	r2, #255	; 0xff
 800abc0:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800abc2:	4b1a      	ldr	r3, [pc, #104]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800abc4:	22ff      	movs	r2, #255	; 0xff
 800abc6:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800abc8:	4b18      	ldr	r3, [pc, #96]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800abca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800abce:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 800abd0:	4b16      	ldr	r3, [pc, #88]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800abd2:	22ff      	movs	r2, #255	; 0xff
 800abd4:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 800abd6:	4b15      	ldr	r3, [pc, #84]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800abd8:	22ff      	movs	r2, #255	; 0xff
 800abda:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800abdc:	4b13      	ldr	r3, [pc, #76]	; (800ac2c <mpu_run_self_test+0x1a0>)
 800abde:	2201      	movs	r2, #1
 800abe0:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 800abe2:	89bb      	ldrh	r3, [r7, #12]
 800abe4:	4618      	mov	r0, r3
 800abe6:	f7fe fd89 	bl	80096fc <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800abea:	7bfb      	ldrb	r3, [r7, #15]
 800abec:	4618      	mov	r0, r3
 800abee:	f7fe fe11 	bl	8009814 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 800abf2:	893b      	ldrh	r3, [r7, #8]
 800abf4:	4618      	mov	r0, r3
 800abf6:	f7fe feb3 	bl	8009960 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800abfa:	897b      	ldrh	r3, [r7, #10]
 800abfc:	4618      	mov	r0, r3
 800abfe:	f7fe ff17 	bl	8009a30 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 800ac02:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800ac06:	4618      	mov	r0, r3
 800ac08:	f7ff f852 	bl	8009cb0 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800ac0c:	7bbb      	ldrb	r3, [r7, #14]
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7fe fffc 	bl	8009c0c <mpu_configure_fifo>

    if (dmp_was_on)
 800ac14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d002      	beq.n	800ac22 <mpu_run_self_test+0x196>
        mpu_set_dmp_state(1);
 800ac1c:	2001      	movs	r0, #1
 800ac1e:	f000 f929 	bl	800ae74 <mpu_set_dmp_state>

    return result;
 800ac22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3738      	adds	r7, #56	; 0x38
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}
 800ac2c:	20000048 	.word	0x20000048

0800ac30 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	4603      	mov	r3, r0
 800ac38:	603a      	str	r2, [r7, #0]
 800ac3a:	80fb      	strh	r3, [r7, #6]
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d102      	bne.n	800ac4c <mpu_write_mem+0x1c>
        return -1;
 800ac46:	f04f 33ff 	mov.w	r3, #4294967295
 800ac4a:	e03d      	b.n	800acc8 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 800ac4c:	4b20      	ldr	r3, [pc, #128]	; (800acd0 <mpu_write_mem+0xa0>)
 800ac4e:	7a9b      	ldrb	r3, [r3, #10]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d102      	bne.n	800ac5a <mpu_write_mem+0x2a>
        return -1;
 800ac54:	f04f 33ff 	mov.w	r3, #4294967295
 800ac58:	e036      	b.n	800acc8 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800ac5a:	88fb      	ldrh	r3, [r7, #6]
 800ac5c:	0a1b      	lsrs	r3, r3, #8
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 800ac64:	88fb      	ldrh	r3, [r7, #6]
 800ac66:	b2db      	uxtb	r3, r3
 800ac68:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800ac6a:	7b7b      	ldrb	r3, [r7, #13]
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	88bb      	ldrh	r3, [r7, #4]
 800ac70:	4413      	add	r3, r2
 800ac72:	4a17      	ldr	r2, [pc, #92]	; (800acd0 <mpu_write_mem+0xa0>)
 800ac74:	6852      	ldr	r2, [r2, #4]
 800ac76:	8952      	ldrh	r2, [r2, #10]
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	dd02      	ble.n	800ac82 <mpu_write_mem+0x52>
        return -1;
 800ac7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ac80:	e022      	b.n	800acc8 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800ac82:	4b13      	ldr	r3, [pc, #76]	; (800acd0 <mpu_write_mem+0xa0>)
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	7818      	ldrb	r0, [r3, #0]
 800ac88:	4b11      	ldr	r3, [pc, #68]	; (800acd0 <mpu_write_mem+0xa0>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	7e19      	ldrb	r1, [r3, #24]
 800ac8e:	f107 030c 	add.w	r3, r7, #12
 800ac92:	2202      	movs	r2, #2
 800ac94:	f001 fd89 	bl	800c7aa <MPU_Write_Len>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d002      	beq.n	800aca4 <mpu_write_mem+0x74>
        return -1;
 800ac9e:	f04f 33ff 	mov.w	r3, #4294967295
 800aca2:	e011      	b.n	800acc8 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 800aca4:	4b0a      	ldr	r3, [pc, #40]	; (800acd0 <mpu_write_mem+0xa0>)
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	7818      	ldrb	r0, [r3, #0]
 800acaa:	4b09      	ldr	r3, [pc, #36]	; (800acd0 <mpu_write_mem+0xa0>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	7d59      	ldrb	r1, [r3, #21]
 800acb0:	88bb      	ldrh	r3, [r7, #4]
 800acb2:	b2da      	uxtb	r2, r3
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	f001 fd78 	bl	800c7aa <MPU_Write_Len>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d002      	beq.n	800acc6 <mpu_write_mem+0x96>
        return -1;
 800acc0:	f04f 33ff 	mov.w	r3, #4294967295
 800acc4:	e000      	b.n	800acc8 <mpu_write_mem+0x98>
    return 0;
 800acc6:	2300      	movs	r3, #0
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3710      	adds	r7, #16
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}
 800acd0:	20000048 	.word	0x20000048

0800acd4 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b084      	sub	sp, #16
 800acd8:	af00      	add	r7, sp, #0
 800acda:	4603      	mov	r3, r0
 800acdc:	603a      	str	r2, [r7, #0]
 800acde:	80fb      	strh	r3, [r7, #6]
 800ace0:	460b      	mov	r3, r1
 800ace2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d102      	bne.n	800acf0 <mpu_read_mem+0x1c>
        return -1;
 800acea:	f04f 33ff 	mov.w	r3, #4294967295
 800acee:	e03d      	b.n	800ad6c <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 800acf0:	4b20      	ldr	r3, [pc, #128]	; (800ad74 <mpu_read_mem+0xa0>)
 800acf2:	7a9b      	ldrb	r3, [r3, #10]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d102      	bne.n	800acfe <mpu_read_mem+0x2a>
        return -1;
 800acf8:	f04f 33ff 	mov.w	r3, #4294967295
 800acfc:	e036      	b.n	800ad6c <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800acfe:	88fb      	ldrh	r3, [r7, #6]
 800ad00:	0a1b      	lsrs	r3, r3, #8
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 800ad08:	88fb      	ldrh	r3, [r7, #6]
 800ad0a:	b2db      	uxtb	r3, r3
 800ad0c:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800ad0e:	7b7b      	ldrb	r3, [r7, #13]
 800ad10:	461a      	mov	r2, r3
 800ad12:	88bb      	ldrh	r3, [r7, #4]
 800ad14:	4413      	add	r3, r2
 800ad16:	4a17      	ldr	r2, [pc, #92]	; (800ad74 <mpu_read_mem+0xa0>)
 800ad18:	6852      	ldr	r2, [r2, #4]
 800ad1a:	8952      	ldrh	r2, [r2, #10]
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	dd02      	ble.n	800ad26 <mpu_read_mem+0x52>
        return -1;
 800ad20:	f04f 33ff 	mov.w	r3, #4294967295
 800ad24:	e022      	b.n	800ad6c <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800ad26:	4b13      	ldr	r3, [pc, #76]	; (800ad74 <mpu_read_mem+0xa0>)
 800ad28:	685b      	ldr	r3, [r3, #4]
 800ad2a:	7818      	ldrb	r0, [r3, #0]
 800ad2c:	4b11      	ldr	r3, [pc, #68]	; (800ad74 <mpu_read_mem+0xa0>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	7e19      	ldrb	r1, [r3, #24]
 800ad32:	f107 030c 	add.w	r3, r7, #12
 800ad36:	2202      	movs	r2, #2
 800ad38:	f001 fd37 	bl	800c7aa <MPU_Write_Len>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d002      	beq.n	800ad48 <mpu_read_mem+0x74>
        return -1;
 800ad42:	f04f 33ff 	mov.w	r3, #4294967295
 800ad46:	e011      	b.n	800ad6c <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 800ad48:	4b0a      	ldr	r3, [pc, #40]	; (800ad74 <mpu_read_mem+0xa0>)
 800ad4a:	685b      	ldr	r3, [r3, #4]
 800ad4c:	7818      	ldrb	r0, [r3, #0]
 800ad4e:	4b09      	ldr	r3, [pc, #36]	; (800ad74 <mpu_read_mem+0xa0>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	7d59      	ldrb	r1, [r3, #21]
 800ad54:	88bb      	ldrh	r3, [r7, #4]
 800ad56:	b2da      	uxtb	r2, r3
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	f001 fd68 	bl	800c82e <MPU_Read_Len>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d002      	beq.n	800ad6a <mpu_read_mem+0x96>
        return -1;
 800ad64:	f04f 33ff 	mov.w	r3, #4294967295
 800ad68:	e000      	b.n	800ad6c <mpu_read_mem+0x98>
    return 0;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3710      	adds	r7, #16
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	20000048 	.word	0x20000048

0800ad78 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b08a      	sub	sp, #40	; 0x28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60b9      	str	r1, [r7, #8]
 800ad80:	4611      	mov	r1, r2
 800ad82:	461a      	mov	r2, r3
 800ad84:	4603      	mov	r3, r0
 800ad86:	81fb      	strh	r3, [r7, #14]
 800ad88:	460b      	mov	r3, r1
 800ad8a:	81bb      	strh	r3, [r7, #12]
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 800ad90:	4b37      	ldr	r3, [pc, #220]	; (800ae70 <mpu_load_firmware+0xf8>)
 800ad92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d002      	beq.n	800ada0 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800ad9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ad9e:	e062      	b.n	800ae66 <mpu_load_firmware+0xee>

    if (!firmware)
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d102      	bne.n	800adac <mpu_load_firmware+0x34>
        return -1;
 800ada6:	f04f 33ff 	mov.w	r3, #4294967295
 800adaa:	e05c      	b.n	800ae66 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 800adac:	2300      	movs	r3, #0
 800adae:	84fb      	strh	r3, [r7, #38]	; 0x26
 800adb0:	e034      	b.n	800ae1c <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 800adb2:	89fa      	ldrh	r2, [r7, #14]
 800adb4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800adb6:	1ad3      	subs	r3, r2, r3
 800adb8:	2b10      	cmp	r3, #16
 800adba:	bfa8      	it	ge
 800adbc:	2310      	movge	r3, #16
 800adbe:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 800adc0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800adc2:	68ba      	ldr	r2, [r7, #8]
 800adc4:	441a      	add	r2, r3
 800adc6:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800adc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800adca:	4618      	mov	r0, r3
 800adcc:	f7ff ff30 	bl	800ac30 <mpu_write_mem>
 800add0:	4603      	mov	r3, r0
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <mpu_load_firmware+0x64>
            return -1;
 800add6:	f04f 33ff 	mov.w	r3, #4294967295
 800adda:	e044      	b.n	800ae66 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 800addc:	f107 0214 	add.w	r2, r7, #20
 800ade0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800ade2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7ff ff75 	bl	800acd4 <mpu_read_mem>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d002      	beq.n	800adf6 <mpu_load_firmware+0x7e>
            return -1;
 800adf0:	f04f 33ff 	mov.w	r3, #4294967295
 800adf4:	e037      	b.n	800ae66 <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 800adf6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800adf8:	68ba      	ldr	r2, [r7, #8]
 800adfa:	4413      	add	r3, r2
 800adfc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800adfe:	f107 0114 	add.w	r1, r7, #20
 800ae02:	4618      	mov	r0, r3
 800ae04:	f002 fc30 	bl	800d668 <memcmp>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d002      	beq.n	800ae14 <mpu_load_firmware+0x9c>
            return -2;
 800ae0e:	f06f 0301 	mvn.w	r3, #1
 800ae12:	e028      	b.n	800ae66 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 800ae14:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ae16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae18:	4413      	add	r3, r2
 800ae1a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800ae1c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ae1e:	89fb      	ldrh	r3, [r7, #14]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d3c6      	bcc.n	800adb2 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 800ae24:	89bb      	ldrh	r3, [r7, #12]
 800ae26:	0a1b      	lsrs	r3, r3, #8
 800ae28:	b29b      	uxth	r3, r3
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800ae2e:	89bb      	ldrh	r3, [r7, #12]
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 800ae34:	4b0e      	ldr	r3, [pc, #56]	; (800ae70 <mpu_load_firmware+0xf8>)
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	7818      	ldrb	r0, [r3, #0]
 800ae3a:	4b0d      	ldr	r3, [pc, #52]	; (800ae70 <mpu_load_firmware+0xf8>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	7e99      	ldrb	r1, [r3, #26]
 800ae40:	f107 0310 	add.w	r3, r7, #16
 800ae44:	2202      	movs	r2, #2
 800ae46:	f001 fcb0 	bl	800c7aa <MPU_Write_Len>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d002      	beq.n	800ae56 <mpu_load_firmware+0xde>
        return -1;
 800ae50:	f04f 33ff 	mov.w	r3, #4294967295
 800ae54:	e007      	b.n	800ae66 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 800ae56:	4b06      	ldr	r3, [pc, #24]	; (800ae70 <mpu_load_firmware+0xf8>)
 800ae58:	2201      	movs	r2, #1
 800ae5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 800ae5e:	4a04      	ldr	r2, [pc, #16]	; (800ae70 <mpu_load_firmware+0xf8>)
 800ae60:	88fb      	ldrh	r3, [r7, #6]
 800ae62:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 800ae64:	2300      	movs	r3, #0
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3728      	adds	r7, #40	; 0x28
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	20000048 	.word	0x20000048

0800ae74 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 800ae7e:	4b26      	ldr	r3, [pc, #152]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800ae80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ae84:	79fa      	ldrb	r2, [r7, #7]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d101      	bne.n	800ae8e <mpu_set_dmp_state+0x1a>
        return 0;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	e040      	b.n	800af10 <mpu_set_dmp_state+0x9c>

    if (enable) {
 800ae8e:	79fb      	ldrb	r3, [r7, #7]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d027      	beq.n	800aee4 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 800ae94:	4b20      	ldr	r3, [pc, #128]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800ae96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d102      	bne.n	800aea4 <mpu_set_dmp_state+0x30>
            return -1;
 800ae9e:	f04f 33ff 	mov.w	r3, #4294967295
 800aea2:	e035      	b.n	800af10 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 800aea4:	2000      	movs	r0, #0
 800aea6:	f7fe f907 	bl	80090b8 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800aeaa:	2000      	movs	r0, #0
 800aeac:	f7ff f804 	bl	8009eb8 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 800aeb0:	4b19      	ldr	r3, [pc, #100]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800aeb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f7fe fdbb 	bl	8009a30 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800aeba:	2300      	movs	r3, #0
 800aebc:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800aebe:	4b16      	ldr	r3, [pc, #88]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	7818      	ldrb	r0, [r3, #0]
 800aec4:	f107 030f 	add.w	r3, r7, #15
 800aec8:	2201      	movs	r2, #1
 800aeca:	2123      	movs	r1, #35	; 0x23
 800aecc:	f001 fc6d 	bl	800c7aa <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 800aed0:	4b11      	ldr	r3, [pc, #68]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800aed2:	2201      	movs	r2, #1
 800aed4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800aed8:	2001      	movs	r0, #1
 800aeda:	f7fe f8ed 	bl	80090b8 <set_int_enable>
        mpu_reset_fifo();
 800aede:	f7fe fad5 	bl	800948c <mpu_reset_fifo>
 800aee2:	e014      	b.n	800af0e <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 800aee4:	2000      	movs	r0, #0
 800aee6:	f7fe f8e7 	bl	80090b8 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800aeea:	4b0b      	ldr	r3, [pc, #44]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800aeec:	7c1b      	ldrb	r3, [r3, #16]
 800aeee:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800aef0:	4b09      	ldr	r3, [pc, #36]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	7818      	ldrb	r0, [r3, #0]
 800aef6:	f107 030f 	add.w	r3, r7, #15
 800aefa:	2201      	movs	r2, #1
 800aefc:	2123      	movs	r1, #35	; 0x23
 800aefe:	f001 fc54 	bl	800c7aa <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 800af02:	4b05      	ldr	r3, [pc, #20]	; (800af18 <mpu_set_dmp_state+0xa4>)
 800af04:	2200      	movs	r2, #0
 800af06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 800af0a:	f7fe fabf 	bl	800948c <mpu_reset_fifo>
    }
    return 0;
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	3710      	adds	r7, #16
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}
 800af18:	20000048 	.word	0x20000048

0800af1c <run_self_test>:
                                           0, 0, 1};
//MPU6050
//:0,
//    ,
u8 run_self_test(void)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b08a      	sub	sp, #40	; 0x28
 800af20:	af00      	add	r7, sp, #0
	int result;
	//char test_packet[4] = {0};
	long gyro[3], accel[3]; 
	result = mpu_run_self_test(gyro, accel);
 800af22:	f107 020c 	add.w	r2, r7, #12
 800af26:	f107 0318 	add.w	r3, r7, #24
 800af2a:	4611      	mov	r1, r2
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7ff fdad 	bl	800aa8c <mpu_run_self_test>
 800af32:	6278      	str	r0, [r7, #36]	; 0x24
	if (result == 0x3) 
 800af34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af36:	2b03      	cmp	r3, #3
 800af38:	d14d      	bne.n	800afd6 <run_self_test+0xba>
		/* Test passed. We can trust the gyro data here, so let's push it down
		* to the DMP.
		*/
		float sens;
		unsigned short accel_sens;
		mpu_get_gyro_sens(&sens);
 800af3a:	f107 0308 	add.w	r3, r7, #8
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fe fddc 	bl	8009afc <mpu_get_gyro_sens>
		gyro[0] = (long)(gyro[0] * sens);
 800af44:	69bb      	ldr	r3, [r7, #24]
 800af46:	ee07 3a90 	vmov	s15, r3
 800af4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af4e:	edd7 7a02 	vldr	s15, [r7, #8]
 800af52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af5a:	ee17 3a90 	vmov	r3, s15
 800af5e:	61bb      	str	r3, [r7, #24]
		gyro[1] = (long)(gyro[1] * sens);
 800af60:	69fb      	ldr	r3, [r7, #28]
 800af62:	ee07 3a90 	vmov	s15, r3
 800af66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af6a:	edd7 7a02 	vldr	s15, [r7, #8]
 800af6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af76:	ee17 3a90 	vmov	r3, s15
 800af7a:	61fb      	str	r3, [r7, #28]
		gyro[2] = (long)(gyro[2] * sens);
 800af7c:	6a3b      	ldr	r3, [r7, #32]
 800af7e:	ee07 3a90 	vmov	s15, r3
 800af82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af86:	edd7 7a02 	vldr	s15, [r7, #8]
 800af8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af92:	ee17 3a90 	vmov	r3, s15
 800af96:	623b      	str	r3, [r7, #32]
		dmp_set_gyro_bias(gyro);
 800af98:	f107 0318 	add.w	r3, r7, #24
 800af9c:	4618      	mov	r0, r3
 800af9e:	f000 fb3b 	bl	800b618 <dmp_set_gyro_bias>
		mpu_get_accel_sens(&accel_sens);
 800afa2:	1dbb      	adds	r3, r7, #6
 800afa4:	4618      	mov	r0, r3
 800afa6:	f7fe fde1 	bl	8009b6c <mpu_get_accel_sens>
		accel[0] *= accel_sens;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	88fa      	ldrh	r2, [r7, #6]
 800afae:	fb02 f303 	mul.w	r3, r2, r3
 800afb2:	60fb      	str	r3, [r7, #12]
		accel[1] *= accel_sens;
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	88fa      	ldrh	r2, [r7, #6]
 800afb8:	fb02 f303 	mul.w	r3, r2, r3
 800afbc:	613b      	str	r3, [r7, #16]
		accel[2] *= accel_sens;
 800afbe:	697b      	ldr	r3, [r7, #20]
 800afc0:	88fa      	ldrh	r2, [r7, #6]
 800afc2:	fb02 f303 	mul.w	r3, r2, r3
 800afc6:	617b      	str	r3, [r7, #20]
		dmp_set_accel_bias(accel);
 800afc8:	f107 030c 	add.w	r3, r7, #12
 800afcc:	4618      	mov	r0, r3
 800afce:	f000 fc01 	bl	800b7d4 <dmp_set_accel_bias>
		return 0;
 800afd2:	2300      	movs	r3, #0
 800afd4:	e000      	b.n	800afd8 <run_self_test+0xbc>
	}else return 1;
 800afd6:	2301      	movs	r3, #1
}
 800afd8:	4618      	mov	r0, r3
 800afda:	3728      	adds	r7, #40	; 0x28
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}

0800afe0 <inv_orientation_matrix_to_scalar>:
//
unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b084      	sub	sp, #16
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f000 f821 	bl	800b030 <inv_row_2_scale>
 800afee:	4603      	mov	r3, r0
 800aff0:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	3303      	adds	r3, #3
 800aff6:	4618      	mov	r0, r3
 800aff8:	f000 f81a 	bl	800b030 <inv_row_2_scale>
 800affc:	4603      	mov	r3, r0
 800affe:	00db      	lsls	r3, r3, #3
 800b000:	b21a      	sxth	r2, r3
 800b002:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b006:	4313      	orrs	r3, r2
 800b008:	b21b      	sxth	r3, r3
 800b00a:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	3306      	adds	r3, #6
 800b010:	4618      	mov	r0, r3
 800b012:	f000 f80d 	bl	800b030 <inv_row_2_scale>
 800b016:	4603      	mov	r3, r0
 800b018:	019b      	lsls	r3, r3, #6
 800b01a:	b21a      	sxth	r2, r3
 800b01c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b020:	4313      	orrs	r3, r2
 800b022:	b21b      	sxth	r3, r3
 800b024:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800b026:	89fb      	ldrh	r3, [r7, #14]
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3710      	adds	r7, #16
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
 800b030:	b480      	push	{r7}
 800b032:	b085      	sub	sp, #20
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f993 3000 	ldrsb.w	r3, [r3]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	dd02      	ble.n	800b048 <inv_row_2_scale+0x18>
        b = 0;
 800b042:	2300      	movs	r3, #0
 800b044:	81fb      	strh	r3, [r7, #14]
 800b046:	e02d      	b.n	800b0a4 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f993 3000 	ldrsb.w	r3, [r3]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	da02      	bge.n	800b058 <inv_row_2_scale+0x28>
        b = 4;
 800b052:	2304      	movs	r3, #4
 800b054:	81fb      	strh	r3, [r7, #14]
 800b056:	e025      	b.n	800b0a4 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	3301      	adds	r3, #1
 800b05c:	f993 3000 	ldrsb.w	r3, [r3]
 800b060:	2b00      	cmp	r3, #0
 800b062:	dd02      	ble.n	800b06a <inv_row_2_scale+0x3a>
        b = 1;
 800b064:	2301      	movs	r3, #1
 800b066:	81fb      	strh	r3, [r7, #14]
 800b068:	e01c      	b.n	800b0a4 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	3301      	adds	r3, #1
 800b06e:	f993 3000 	ldrsb.w	r3, [r3]
 800b072:	2b00      	cmp	r3, #0
 800b074:	da02      	bge.n	800b07c <inv_row_2_scale+0x4c>
        b = 5;
 800b076:	2305      	movs	r3, #5
 800b078:	81fb      	strh	r3, [r7, #14]
 800b07a:	e013      	b.n	800b0a4 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	3302      	adds	r3, #2
 800b080:	f993 3000 	ldrsb.w	r3, [r3]
 800b084:	2b00      	cmp	r3, #0
 800b086:	dd02      	ble.n	800b08e <inv_row_2_scale+0x5e>
        b = 2;
 800b088:	2302      	movs	r3, #2
 800b08a:	81fb      	strh	r3, [r7, #14]
 800b08c:	e00a      	b.n	800b0a4 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	3302      	adds	r3, #2
 800b092:	f993 3000 	ldrsb.w	r3, [r3]
 800b096:	2b00      	cmp	r3, #0
 800b098:	da02      	bge.n	800b0a0 <inv_row_2_scale+0x70>
        b = 6;
 800b09a:	2306      	movs	r3, #6
 800b09c:	81fb      	strh	r3, [r7, #14]
 800b09e:	e001      	b.n	800b0a4 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 800b0a0:	2307      	movs	r3, #7
 800b0a2:	81fb      	strh	r3, [r7, #14]
    return b;
 800b0a4:	89fb      	ldrh	r3, [r7, #14]
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3714      	adds	r7, #20
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b0:	4770      	bx	lr

0800b0b2 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{
 800b0b2:	b480      	push	{r7}
 800b0b4:	b083      	sub	sp, #12
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	6078      	str	r0, [r7, #4]

}
 800b0ba:	bf00      	nop
 800b0bc:	370c      	adds	r7, #12
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr
	...

0800b0c8 <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
u8 mpu_dmp_init(void)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b082      	sub	sp, #8
 800b0cc:	af00      	add	r7, sp, #0
	u8 res=0;
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	71fb      	strb	r3, [r7, #7]
	IIC_Init(); 		//IIC
 800b0d2:	f7fd fe63 	bl	8008d9c <IIC_Init>
	if(mpu_init()==0)	//MPU6050
 800b0d6:	f7fe f849 	bl	800916c <mpu_init>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d15c      	bne.n	800b19a <mpu_dmp_init+0xd2>
	{	 
		res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 800b0e0:	2078      	movs	r0, #120	; 0x78
 800b0e2:	f7fe fde5 	bl	8009cb0 <mpu_set_sensors>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	71fb      	strb	r3, [r7, #7]
		if(res)return 1; 
 800b0ea:	79fb      	ldrb	r3, [r7, #7]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d001      	beq.n	800b0f4 <mpu_dmp_init+0x2c>
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e053      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);//FIFO
 800b0f4:	2078      	movs	r0, #120	; 0x78
 800b0f6:	f7fe fd89 	bl	8009c0c <mpu_configure_fifo>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	71fb      	strb	r3, [r7, #7]
		if(res)return 2; 
 800b0fe:	79fb      	ldrb	r3, [r7, #7]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d001      	beq.n	800b108 <mpu_dmp_init+0x40>
 800b104:	2302      	movs	r3, #2
 800b106:	e049      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 800b108:	2064      	movs	r0, #100	; 0x64
 800b10a:	f7fe fc91 	bl	8009a30 <mpu_set_sample_rate>
 800b10e:	4603      	mov	r3, r0
 800b110:	71fb      	strb	r3, [r7, #7]
		if(res)return 3; 
 800b112:	79fb      	ldrb	r3, [r7, #7]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d001      	beq.n	800b11c <mpu_dmp_init+0x54>
 800b118:	2303      	movs	r3, #3
 800b11a:	e03f      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=dmp_load_motion_driver_firmware();		//dmp
 800b11c:	f000 f97a 	bl	800b414 <dmp_load_motion_driver_firmware>
 800b120:	4603      	mov	r3, r0
 800b122:	71fb      	strb	r3, [r7, #7]
		if(res)return 4; 
 800b124:	79fb      	ldrb	r3, [r7, #7]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d001      	beq.n	800b12e <mpu_dmp_init+0x66>
 800b12a:	2304      	movs	r3, #4
 800b12c:	e036      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 800b12e:	481d      	ldr	r0, [pc, #116]	; (800b1a4 <mpu_dmp_init+0xdc>)
 800b130:	f7ff ff56 	bl	800afe0 <inv_orientation_matrix_to_scalar>
 800b134:	4603      	mov	r3, r0
 800b136:	4618      	mov	r0, r3
 800b138:	f000 f97c 	bl	800b434 <dmp_set_orientation>
 800b13c:	4603      	mov	r3, r0
 800b13e:	71fb      	strb	r3, [r7, #7]
		if(res)return 5; 
 800b140:	79fb      	ldrb	r3, [r7, #7]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d001      	beq.n	800b14a <mpu_dmp_init+0x82>
 800b146:	2305      	movs	r3, #5
 800b148:	e028      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 800b14a:	f240 1073 	movw	r0, #371	; 0x173
 800b14e:	f000 fea9 	bl	800bea4 <dmp_enable_feature>
 800b152:	4603      	mov	r3, r0
 800b154:	71fb      	strb	r3, [r7, #7]
		    DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
		    DMP_FEATURE_GYRO_CAL);
		if(res)return 6; 
 800b156:	79fb      	ldrb	r3, [r7, #7]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d001      	beq.n	800b160 <mpu_dmp_init+0x98>
 800b15c:	2306      	movs	r3, #6
 800b15e:	e01d      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 800b160:	2064      	movs	r0, #100	; 0x64
 800b162:	f000 fc0d 	bl	800b980 <dmp_set_fifo_rate>
 800b166:	4603      	mov	r3, r0
 800b168:	71fb      	strb	r3, [r7, #7]
		if(res)return 7;   
 800b16a:	79fb      	ldrb	r3, [r7, #7]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d001      	beq.n	800b174 <mpu_dmp_init+0xac>
 800b170:	2307      	movs	r3, #7
 800b172:	e013      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=run_self_test();		//
 800b174:	f7ff fed2 	bl	800af1c <run_self_test>
 800b178:	4603      	mov	r3, r0
 800b17a:	71fb      	strb	r3, [r7, #7]
		if(res)return 8;    
 800b17c:	79fb      	ldrb	r3, [r7, #7]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d001      	beq.n	800b186 <mpu_dmp_init+0xbe>
 800b182:	2308      	movs	r3, #8
 800b184:	e00a      	b.n	800b19c <mpu_dmp_init+0xd4>
		res=mpu_set_dmp_state(1);	//DMP
 800b186:	2001      	movs	r0, #1
 800b188:	f7ff fe74 	bl	800ae74 <mpu_set_dmp_state>
 800b18c:	4603      	mov	r3, r0
 800b18e:	71fb      	strb	r3, [r7, #7]
		if(res)return 9;     
 800b190:	79fb      	ldrb	r3, [r7, #7]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d001      	beq.n	800b19a <mpu_dmp_init+0xd2>
 800b196:	2309      	movs	r3, #9
 800b198:	e000      	b.n	800b19c <mpu_dmp_init+0xd4>
	}
	return 0;
 800b19a:	2300      	movs	r3, #0
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3708      	adds	r7, #8
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}
 800b1a4:	20000074 	.word	0x20000074

0800b1a8 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
u8 mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 800b1a8:	b5b0      	push	{r4, r5, r7, lr}
 800b1aa:	b094      	sub	sp, #80	; 0x50
 800b1ac:	af02      	add	r7, sp, #8
 800b1ae:	60f8      	str	r0, [r7, #12]
 800b1b0:	60b9      	str	r1, [r7, #8]
 800b1b2:	607a      	str	r2, [r7, #4]

	float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 800b1b4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800b1b8:	647b      	str	r3, [r7, #68]	; 0x44
 800b1ba:	f04f 0300 	mov.w	r3, #0
 800b1be:	643b      	str	r3, [r7, #64]	; 0x40
 800b1c0:	f04f 0300 	mov.w	r3, #0
 800b1c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b1c6:	f04f 0300 	mov.w	r3, #0
 800b1ca:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long sensor_timestamp;
	short gyro[3], accel[3], sensors;
	unsigned char more;
	long quat[4]; 

	if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))
 800b1cc:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800b1d0:	f107 0210 	add.w	r2, r7, #16
 800b1d4:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800b1d8:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800b1dc:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b1e0:	9301      	str	r3, [sp, #4]
 800b1e2:	f107 0322 	add.w	r3, r7, #34	; 0x22
 800b1e6:	9300      	str	r3, [sp, #0]
 800b1e8:	4623      	mov	r3, r4
 800b1ea:	f001 f845 	bl	800c278 <dmp_read_fifo>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d001      	beq.n	800b1f8 <mpu_dmp_get_data+0x50>
		return 1;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	e100      	b.n	800b3fa <mpu_dmp_get_data+0x252>
	if (sensors & INV_XYZ_ACCEL)
	send_packet(PACKET_TYPE_ACCEL, accel); */
	/* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
	 * The orientation is set by the scalar passed to dmp_set_orientation during initialization. 
	**/
	if(sensors&INV_WXYZ_QUAT) 
 800b1f8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800b1fc:	b29b      	uxth	r3, r3
 800b1fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b202:	2b00      	cmp	r3, #0
 800b204:	f000 80f8 	beq.w	800b3f8 <mpu_dmp_get_data+0x250>
	{
		q0 = quat[0] / q30;	//q30
 800b208:	693b      	ldr	r3, [r7, #16]
 800b20a:	ee07 3a90 	vmov	s15, r3
 800b20e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b212:	eddf 6a7f 	vldr	s13, [pc, #508]	; 800b410 <mpu_dmp_get_data+0x268>
 800b216:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b21a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		q1 = quat[1] / q30;
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	ee07 3a90 	vmov	s15, r3
 800b224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b228:	eddf 6a79 	vldr	s13, [pc, #484]	; 800b410 <mpu_dmp_get_data+0x268>
 800b22c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b230:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		q2 = quat[2] / q30;
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	ee07 3a90 	vmov	s15, r3
 800b23a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b23e:	eddf 6a74 	vldr	s13, [pc, #464]	; 800b410 <mpu_dmp_get_data+0x268>
 800b242:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b246:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		q3 = quat[3] / q30; 
 800b24a:	69fb      	ldr	r3, [r7, #28]
 800b24c:	ee07 3a90 	vmov	s15, r3
 800b250:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b254:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800b410 <mpu_dmp_get_data+0x268>
 800b258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b25c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		////
		*pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 800b260:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800b264:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800b268:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b26c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800b270:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b274:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800b278:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800b27c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800b280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b284:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b288:	ee17 0a90 	vmov	r0, s15
 800b28c:	f7f5 f95c 	bl	8000548 <__aeabi_f2d>
 800b290:	4603      	mov	r3, r0
 800b292:	460c      	mov	r4, r1
 800b294:	ec44 3b10 	vmov	d0, r3, r4
 800b298:	f006 fca0 	bl	8011bdc <asin>
 800b29c:	ec51 0b10 	vmov	r0, r1, d0
 800b2a0:	a359      	add	r3, pc, #356	; (adr r3, 800b408 <mpu_dmp_get_data+0x260>)
 800b2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a6:	f7f5 f9a3 	bl	80005f0 <__aeabi_dmul>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	460c      	mov	r4, r1
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	4621      	mov	r1, r4
 800b2b2:	f7f5 fc75 	bl	8000ba0 <__aeabi_d2f>
 800b2b6:	4602      	mov	r2, r0
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	601a      	str	r2, [r3, #0]
		*roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 800b2bc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800b2c0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800b2c4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800b2c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b2cc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800b2d0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800b2d4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800b2d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b2dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b2e0:	ee17 0a90 	vmov	r0, s15
 800b2e4:	f7f5 f930 	bl	8000548 <__aeabi_f2d>
 800b2e8:	4604      	mov	r4, r0
 800b2ea:	460d      	mov	r5, r1
 800b2ec:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800b2f0:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800b2f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b2f8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800b2fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b300:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800b304:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800b308:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800b30c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b310:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b314:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b318:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b31c:	ee17 0a90 	vmov	r0, s15
 800b320:	f7f5 f912 	bl	8000548 <__aeabi_f2d>
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	ec43 2b11 	vmov	d1, r2, r3
 800b32c:	ec45 4b10 	vmov	d0, r4, r5
 800b330:	f006 fcac 	bl	8011c8c <atan2>
 800b334:	ec51 0b10 	vmov	r0, r1, d0
 800b338:	a333      	add	r3, pc, #204	; (adr r3, 800b408 <mpu_dmp_get_data+0x260>)
 800b33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33e:	f7f5 f957 	bl	80005f0 <__aeabi_dmul>
 800b342:	4603      	mov	r3, r0
 800b344:	460c      	mov	r4, r1
 800b346:	4618      	mov	r0, r3
 800b348:	4621      	mov	r1, r4
 800b34a:	f7f5 fc29 	bl	8000ba0 <__aeabi_d2f>
 800b34e:	4602      	mov	r2, r0
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	601a      	str	r2, [r3, #0]
		*yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 800b354:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800b358:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800b35c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b360:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800b364:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800b368:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b36c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b370:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b374:	ee17 0a90 	vmov	r0, s15
 800b378:	f7f5 f8e6 	bl	8000548 <__aeabi_f2d>
 800b37c:	4604      	mov	r4, r0
 800b37e:	460d      	mov	r5, r1
 800b380:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800b384:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800b388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b38c:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800b390:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800b394:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b398:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b39c:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 800b3a0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800b3a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b3a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b3ac:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800b3b0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800b3b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b3b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b3bc:	ee17 0a90 	vmov	r0, s15
 800b3c0:	f7f5 f8c2 	bl	8000548 <__aeabi_f2d>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	460b      	mov	r3, r1
 800b3c8:	ec43 2b11 	vmov	d1, r2, r3
 800b3cc:	ec45 4b10 	vmov	d0, r4, r5
 800b3d0:	f006 fc5c 	bl	8011c8c <atan2>
 800b3d4:	ec51 0b10 	vmov	r0, r1, d0
 800b3d8:	a30b      	add	r3, pc, #44	; (adr r3, 800b408 <mpu_dmp_get_data+0x260>)
 800b3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3de:	f7f5 f907 	bl	80005f0 <__aeabi_dmul>
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	460c      	mov	r4, r1
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	4621      	mov	r1, r4
 800b3ea:	f7f5 fbd9 	bl	8000ba0 <__aeabi_d2f>
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	601a      	str	r2, [r3, #0]
	}else return 2;
	return 0;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	e000      	b.n	800b3fa <mpu_dmp_get_data+0x252>
	}else return 2;
 800b3f8:	2302      	movs	r3, #2
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3748      	adds	r7, #72	; 0x48
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bdb0      	pop	{r4, r5, r7, pc}
 800b402:	bf00      	nop
 800b404:	f3af 8000 	nop.w
 800b408:	66666666 	.word	0x66666666
 800b40c:	404ca666 	.word	0x404ca666
 800b410:	4e800000 	.word	0x4e800000

0800b414 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 800b418:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b41c:	23c8      	movs	r3, #200	; 0xc8
 800b41e:	4904      	ldr	r1, [pc, #16]	; (800b430 <dmp_load_motion_driver_firmware+0x1c>)
 800b420:	f640 30f6 	movw	r0, #3062	; 0xbf6
 800b424:	f7ff fca8 	bl	800ad78 <mpu_load_firmware>
 800b428:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	08012b44 	.word	0x08012b44

0800b434 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b088      	sub	sp, #32
 800b438:	af00      	add	r7, sp, #0
 800b43a:	4603      	mov	r3, r0
 800b43c:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 800b43e:	4a71      	ldr	r2, [pc, #452]	; (800b604 <dmp_set_orientation+0x1d0>)
 800b440:	f107 0314 	add.w	r3, r7, #20
 800b444:	6812      	ldr	r2, [r2, #0]
 800b446:	4611      	mov	r1, r2
 800b448:	8019      	strh	r1, [r3, #0]
 800b44a:	3302      	adds	r3, #2
 800b44c:	0c12      	lsrs	r2, r2, #16
 800b44e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 800b450:	4a6d      	ldr	r2, [pc, #436]	; (800b608 <dmp_set_orientation+0x1d4>)
 800b452:	f107 0310 	add.w	r3, r7, #16
 800b456:	6812      	ldr	r2, [r2, #0]
 800b458:	4611      	mov	r1, r2
 800b45a:	8019      	strh	r1, [r3, #0]
 800b45c:	3302      	adds	r3, #2
 800b45e:	0c12      	lsrs	r2, r2, #16
 800b460:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 800b462:	4a6a      	ldr	r2, [pc, #424]	; (800b60c <dmp_set_orientation+0x1d8>)
 800b464:	f107 030c 	add.w	r3, r7, #12
 800b468:	6812      	ldr	r2, [r2, #0]
 800b46a:	4611      	mov	r1, r2
 800b46c:	8019      	strh	r1, [r3, #0]
 800b46e:	3302      	adds	r3, #2
 800b470:	0c12      	lsrs	r2, r2, #16
 800b472:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 800b474:	4a66      	ldr	r2, [pc, #408]	; (800b610 <dmp_set_orientation+0x1dc>)
 800b476:	f107 0308 	add.w	r3, r7, #8
 800b47a:	6812      	ldr	r2, [r2, #0]
 800b47c:	4611      	mov	r1, r2
 800b47e:	8019      	strh	r1, [r3, #0]
 800b480:	3302      	adds	r3, #2
 800b482:	0c12      	lsrs	r2, r2, #16
 800b484:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800b486:	88fb      	ldrh	r3, [r7, #6]
 800b488:	f003 0303 	and.w	r3, r3, #3
 800b48c:	f107 0220 	add.w	r2, r7, #32
 800b490:	4413      	add	r3, r2
 800b492:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b496:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800b498:	88fb      	ldrh	r3, [r7, #6]
 800b49a:	08db      	lsrs	r3, r3, #3
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	f003 0303 	and.w	r3, r3, #3
 800b4a2:	f107 0220 	add.w	r2, r7, #32
 800b4a6:	4413      	add	r3, r2
 800b4a8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b4ac:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800b4ae:	88fb      	ldrh	r3, [r7, #6]
 800b4b0:	099b      	lsrs	r3, r3, #6
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	f003 0303 	and.w	r3, r3, #3
 800b4b8:	f107 0220 	add.w	r2, r7, #32
 800b4bc:	4413      	add	r3, r2
 800b4be:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b4c2:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800b4c4:	88fb      	ldrh	r3, [r7, #6]
 800b4c6:	f003 0303 	and.w	r3, r3, #3
 800b4ca:	f107 0220 	add.w	r2, r7, #32
 800b4ce:	4413      	add	r3, r2
 800b4d0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800b4d4:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800b4d6:	88fb      	ldrh	r3, [r7, #6]
 800b4d8:	08db      	lsrs	r3, r3, #3
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	f003 0303 	and.w	r3, r3, #3
 800b4e0:	f107 0220 	add.w	r2, r7, #32
 800b4e4:	4413      	add	r3, r2
 800b4e6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800b4ea:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 800b4ec:	88fb      	ldrh	r3, [r7, #6]
 800b4ee:	099b      	lsrs	r3, r3, #6
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	f003 0303 	and.w	r3, r3, #3
 800b4f6:	f107 0220 	add.w	r2, r7, #32
 800b4fa:	4413      	add	r3, r2
 800b4fc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800b500:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 800b502:	f107 031c 	add.w	r3, r7, #28
 800b506:	461a      	mov	r2, r3
 800b508:	2103      	movs	r1, #3
 800b50a:	f240 4026 	movw	r0, #1062	; 0x426
 800b50e:	f7ff fb8f 	bl	800ac30 <mpu_write_mem>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d002      	beq.n	800b51e <dmp_set_orientation+0xea>
        return -1;
 800b518:	f04f 33ff 	mov.w	r3, #4294967295
 800b51c:	e06e      	b.n	800b5fc <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 800b51e:	f107 0318 	add.w	r3, r7, #24
 800b522:	461a      	mov	r2, r3
 800b524:	2103      	movs	r1, #3
 800b526:	f240 402a 	movw	r0, #1066	; 0x42a
 800b52a:	f7ff fb81 	bl	800ac30 <mpu_write_mem>
 800b52e:	4603      	mov	r3, r0
 800b530:	2b00      	cmp	r3, #0
 800b532:	d002      	beq.n	800b53a <dmp_set_orientation+0x106>
        return -1;
 800b534:	f04f 33ff 	mov.w	r3, #4294967295
 800b538:	e060      	b.n	800b5fc <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 800b53a:	f107 031c 	add.w	r3, r7, #28
 800b53e:	f107 020c 	add.w	r2, r7, #12
 800b542:	6812      	ldr	r2, [r2, #0]
 800b544:	4611      	mov	r1, r2
 800b546:	8019      	strh	r1, [r3, #0]
 800b548:	3302      	adds	r3, #2
 800b54a:	0c12      	lsrs	r2, r2, #16
 800b54c:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 800b54e:	f107 0318 	add.w	r3, r7, #24
 800b552:	f107 0208 	add.w	r2, r7, #8
 800b556:	6812      	ldr	r2, [r2, #0]
 800b558:	4611      	mov	r1, r2
 800b55a:	8019      	strh	r1, [r3, #0]
 800b55c:	3302      	adds	r3, #2
 800b55e:	0c12      	lsrs	r2, r2, #16
 800b560:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800b562:	88fb      	ldrh	r3, [r7, #6]
 800b564:	f003 0304 	and.w	r3, r3, #4
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d009      	beq.n	800b580 <dmp_set_orientation+0x14c>
        gyro_regs[0] |= 1;
 800b56c:	7f3b      	ldrb	r3, [r7, #28]
 800b56e:	f043 0301 	orr.w	r3, r3, #1
 800b572:	b2db      	uxtb	r3, r3
 800b574:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800b576:	7e3b      	ldrb	r3, [r7, #24]
 800b578:	f043 0301 	orr.w	r3, r3, #1
 800b57c:	b2db      	uxtb	r3, r3
 800b57e:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 800b580:	88fb      	ldrh	r3, [r7, #6]
 800b582:	f003 0320 	and.w	r3, r3, #32
 800b586:	2b00      	cmp	r3, #0
 800b588:	d009      	beq.n	800b59e <dmp_set_orientation+0x16a>
        gyro_regs[1] |= 1;
 800b58a:	7f7b      	ldrb	r3, [r7, #29]
 800b58c:	f043 0301 	orr.w	r3, r3, #1
 800b590:	b2db      	uxtb	r3, r3
 800b592:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 800b594:	7e7b      	ldrb	r3, [r7, #25]
 800b596:	f043 0301 	orr.w	r3, r3, #1
 800b59a:	b2db      	uxtb	r3, r3
 800b59c:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 800b59e:	88fb      	ldrh	r3, [r7, #6]
 800b5a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d009      	beq.n	800b5bc <dmp_set_orientation+0x188>
        gyro_regs[2] |= 1;
 800b5a8:	7fbb      	ldrb	r3, [r7, #30]
 800b5aa:	f043 0301 	orr.w	r3, r3, #1
 800b5ae:	b2db      	uxtb	r3, r3
 800b5b0:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800b5b2:	7ebb      	ldrb	r3, [r7, #26]
 800b5b4:	f043 0301 	orr.w	r3, r3, #1
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 800b5bc:	f107 031c 	add.w	r3, r7, #28
 800b5c0:	461a      	mov	r2, r3
 800b5c2:	2103      	movs	r1, #3
 800b5c4:	f44f 6088 	mov.w	r0, #1088	; 0x440
 800b5c8:	f7ff fb32 	bl	800ac30 <mpu_write_mem>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d002      	beq.n	800b5d8 <dmp_set_orientation+0x1a4>
        return -1;
 800b5d2:	f04f 33ff 	mov.w	r3, #4294967295
 800b5d6:	e011      	b.n	800b5fc <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800b5d8:	f107 0318 	add.w	r3, r7, #24
 800b5dc:	461a      	mov	r2, r3
 800b5de:	2103      	movs	r1, #3
 800b5e0:	f240 4031 	movw	r0, #1073	; 0x431
 800b5e4:	f7ff fb24 	bl	800ac30 <mpu_write_mem>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d002      	beq.n	800b5f4 <dmp_set_orientation+0x1c0>
        return -1;
 800b5ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b5f2:	e003      	b.n	800b5fc <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 800b5f4:	4a07      	ldr	r2, [pc, #28]	; (800b614 <dmp_set_orientation+0x1e0>)
 800b5f6:	88fb      	ldrh	r3, [r7, #6]
 800b5f8:	8113      	strh	r3, [r2, #8]
    return 0;
 800b5fa:	2300      	movs	r3, #0
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	3720      	adds	r7, #32
 800b600:	46bd      	mov	sp, r7
 800b602:	bd80      	pop	{r7, pc}
 800b604:	08012a7c 	.word	0x08012a7c
 800b608:	08012a80 	.word	0x08012a80
 800b60c:	08012a84 	.word	0x08012a84
 800b610:	08012a88 	.word	0x08012a88
 800b614:	20005034 	.word	0x20005034

0800b618 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 800b618:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 800b61c:	b086      	sub	sp, #24
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 800b622:	4b6a      	ldr	r3, [pc, #424]	; (800b7cc <dmp_set_gyro_bias+0x1b4>)
 800b624:	891b      	ldrh	r3, [r3, #8]
 800b626:	f003 0303 	and.w	r3, r3, #3
 800b62a:	009b      	lsls	r3, r3, #2
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	4403      	add	r3, r0
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	60fb      	str	r3, [r7, #12]
    if (dmp.orient & 4)
 800b634:	4b65      	ldr	r3, [pc, #404]	; (800b7cc <dmp_set_gyro_bias+0x1b4>)
 800b636:	891b      	ldrh	r3, [r3, #8]
 800b638:	f003 0304 	and.w	r3, r3, #4
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d002      	beq.n	800b646 <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	425b      	negs	r3, r3
 800b644:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800b646:	4b61      	ldr	r3, [pc, #388]	; (800b7cc <dmp_set_gyro_bias+0x1b4>)
 800b648:	891b      	ldrh	r3, [r3, #8]
 800b64a:	08db      	lsrs	r3, r3, #3
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	f003 0303 	and.w	r3, r3, #3
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	4403      	add	r3, r0
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	613b      	str	r3, [r7, #16]
    if (dmp.orient & 0x20)
 800b65c:	4b5b      	ldr	r3, [pc, #364]	; (800b7cc <dmp_set_gyro_bias+0x1b4>)
 800b65e:	891b      	ldrh	r3, [r3, #8]
 800b660:	f003 0320 	and.w	r3, r3, #32
 800b664:	2b00      	cmp	r3, #0
 800b666:	d002      	beq.n	800b66e <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 800b668:	693b      	ldr	r3, [r7, #16]
 800b66a:	425b      	negs	r3, r3
 800b66c:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800b66e:	4b57      	ldr	r3, [pc, #348]	; (800b7cc <dmp_set_gyro_bias+0x1b4>)
 800b670:	891b      	ldrh	r3, [r3, #8]
 800b672:	099b      	lsrs	r3, r3, #6
 800b674:	b29b      	uxth	r3, r3
 800b676:	f003 0303 	and.w	r3, r3, #3
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	4403      	add	r3, r0
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	617b      	str	r3, [r7, #20]
    if (dmp.orient & 0x100)
 800b684:	4b51      	ldr	r3, [pc, #324]	; (800b7cc <dmp_set_gyro_bias+0x1b4>)
 800b686:	891b      	ldrh	r3, [r3, #8]
 800b688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d002      	beq.n	800b696 <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	425b      	negs	r3, r3
 800b694:	617b      	str	r3, [r7, #20]
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800b69c:	484c      	ldr	r0, [pc, #304]	; (800b7d0 <dmp_set_gyro_bias+0x1b8>)
 800b69e:	fb00 fe04 	mul.w	lr, r0, r4
 800b6a2:	2000      	movs	r0, #0
 800b6a4:	fb00 f003 	mul.w	r0, r0, r3
 800b6a8:	4470      	add	r0, lr
 800b6aa:	4a49      	ldr	r2, [pc, #292]	; (800b7d0 <dmp_set_gyro_bias+0x1b8>)
 800b6ac:	fba3 3402 	umull	r3, r4, r3, r2
 800b6b0:	4420      	add	r0, r4
 800b6b2:	4604      	mov	r4, r0
 800b6b4:	ea4f 7893 	mov.w	r8, r3, lsr #30
 800b6b8:	ea48 0884 	orr.w	r8, r8, r4, lsl #2
 800b6bc:	ea4f 79a4 	mov.w	r9, r4, asr #30
 800b6c0:	4643      	mov	r3, r8
 800b6c2:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800b6ca:	4841      	ldr	r0, [pc, #260]	; (800b7d0 <dmp_set_gyro_bias+0x1b8>)
 800b6cc:	fb00 fe04 	mul.w	lr, r0, r4
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	fb00 f003 	mul.w	r0, r0, r3
 800b6d6:	4470      	add	r0, lr
 800b6d8:	4a3d      	ldr	r2, [pc, #244]	; (800b7d0 <dmp_set_gyro_bias+0x1b8>)
 800b6da:	fba3 3402 	umull	r3, r4, r3, r2
 800b6de:	4420      	add	r0, r4
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	0f9d      	lsrs	r5, r3, #30
 800b6e4:	ea45 0584 	orr.w	r5, r5, r4, lsl #2
 800b6e8:	17a6      	asrs	r6, r4, #30
 800b6ea:	462b      	mov	r3, r5
 800b6ec:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800b6f4:	4836      	ldr	r0, [pc, #216]	; (800b7d0 <dmp_set_gyro_bias+0x1b8>)
 800b6f6:	fb00 f504 	mul.w	r5, r0, r4
 800b6fa:	2000      	movs	r0, #0
 800b6fc:	fb00 f003 	mul.w	r0, r0, r3
 800b700:	4428      	add	r0, r5
 800b702:	4d33      	ldr	r5, [pc, #204]	; (800b7d0 <dmp_set_gyro_bias+0x1b8>)
 800b704:	fba3 3405 	umull	r3, r4, r3, r5
 800b708:	4420      	add	r0, r4
 800b70a:	4604      	mov	r4, r0
 800b70c:	ea4f 7b93 	mov.w	fp, r3, lsr #30
 800b710:	ea4b 0b84 	orr.w	fp, fp, r4, lsl #2
 800b714:	ea4f 7ca4 	mov.w	ip, r4, asr #30
 800b718:	465b      	mov	r3, fp
 800b71a:	617b      	str	r3, [r7, #20]
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	161b      	asrs	r3, r3, #24
 800b720:	b2db      	uxtb	r3, r3
 800b722:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	141b      	asrs	r3, r3, #16
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	121b      	asrs	r3, r3, #8
 800b730:	b2db      	uxtb	r3, r3
 800b732:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	b2db      	uxtb	r3, r3
 800b738:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800b73a:	f107 0308 	add.w	r3, r7, #8
 800b73e:	461a      	mov	r2, r3
 800b740:	2104      	movs	r1, #4
 800b742:	f44f 7074 	mov.w	r0, #976	; 0x3d0
 800b746:	f7ff fa73 	bl	800ac30 <mpu_write_mem>
 800b74a:	4603      	mov	r3, r0
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d002      	beq.n	800b756 <dmp_set_gyro_bias+0x13e>
        return -1;
 800b750:	f04f 33ff 	mov.w	r3, #4294967295
 800b754:	e034      	b.n	800b7c0 <dmp_set_gyro_bias+0x1a8>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	161b      	asrs	r3, r3, #24
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	141b      	asrs	r3, r3, #16
 800b762:	b2db      	uxtb	r3, r3
 800b764:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	121b      	asrs	r3, r3, #8
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	b2db      	uxtb	r3, r3
 800b772:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 800b774:	f107 0308 	add.w	r3, r7, #8
 800b778:	461a      	mov	r2, r3
 800b77a:	2104      	movs	r1, #4
 800b77c:	f44f 7075 	mov.w	r0, #980	; 0x3d4
 800b780:	f7ff fa56 	bl	800ac30 <mpu_write_mem>
 800b784:	4603      	mov	r3, r0
 800b786:	2b00      	cmp	r3, #0
 800b788:	d002      	beq.n	800b790 <dmp_set_gyro_bias+0x178>
        return -1;
 800b78a:	f04f 33ff 	mov.w	r3, #4294967295
 800b78e:	e017      	b.n	800b7c0 <dmp_set_gyro_bias+0x1a8>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	161b      	asrs	r3, r3, #24
 800b794:	b2db      	uxtb	r3, r3
 800b796:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	141b      	asrs	r3, r3, #16
 800b79c:	b2db      	uxtb	r3, r3
 800b79e:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	121b      	asrs	r3, r3, #8
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	b2db      	uxtb	r3, r3
 800b7ac:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 800b7ae:	f107 0308 	add.w	r3, r7, #8
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	2104      	movs	r1, #4
 800b7b6:	f44f 7076 	mov.w	r0, #984	; 0x3d8
 800b7ba:	f7ff fa39 	bl	800ac30 <mpu_write_mem>
 800b7be:	4603      	mov	r3, r0
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3718      	adds	r7, #24
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 800b7ca:	bf00      	nop
 800b7cc:	20005034 	.word	0x20005034
 800b7d0:	02cae309 	.word	0x02cae309

0800b7d4 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 800b7d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b7d8:	b08e      	sub	sp, #56	; 0x38
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	60f8      	str	r0, [r7, #12]
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800b7de:	f107 0316 	add.w	r3, r7, #22
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f7fe f9c2 	bl	8009b6c <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 800b7e8:	8afb      	ldrh	r3, [r7, #22]
 800b7ea:	b29a      	uxth	r2, r3
 800b7ec:	f04f 0300 	mov.w	r3, #0
 800b7f0:	03dd      	lsls	r5, r3, #15
 800b7f2:	ea45 4552 	orr.w	r5, r5, r2, lsr #17
 800b7f6:	03d4      	lsls	r4, r2, #15
 800b7f8:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 800b7fc:	4b5f      	ldr	r3, [pc, #380]	; (800b97c <dmp_set_accel_bias+0x1a8>)
 800b7fe:	891b      	ldrh	r3, [r3, #8]
 800b800:	f003 0303 	and.w	r3, r3, #3
 800b804:	009b      	lsls	r3, r3, #2
 800b806:	68fa      	ldr	r2, [r7, #12]
 800b808:	4413      	add	r3, r2
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	627b      	str	r3, [r7, #36]	; 0x24
    if (dmp.orient & 4)
 800b80e:	4b5b      	ldr	r3, [pc, #364]	; (800b97c <dmp_set_accel_bias+0x1a8>)
 800b810:	891b      	ldrh	r3, [r3, #8]
 800b812:	f003 0304 	and.w	r3, r3, #4
 800b816:	2b00      	cmp	r3, #0
 800b818:	d002      	beq.n	800b820 <dmp_set_accel_bias+0x4c>
        accel_bias_body[0] *= -1;
 800b81a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b81c:	425b      	negs	r3, r3
 800b81e:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800b820:	4b56      	ldr	r3, [pc, #344]	; (800b97c <dmp_set_accel_bias+0x1a8>)
 800b822:	891b      	ldrh	r3, [r3, #8]
 800b824:	08db      	lsrs	r3, r3, #3
 800b826:	b29b      	uxth	r3, r3
 800b828:	f003 0303 	and.w	r3, r3, #3
 800b82c:	009b      	lsls	r3, r3, #2
 800b82e:	68fa      	ldr	r2, [r7, #12]
 800b830:	4413      	add	r3, r2
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	62bb      	str	r3, [r7, #40]	; 0x28
    if (dmp.orient & 0x20)
 800b836:	4b51      	ldr	r3, [pc, #324]	; (800b97c <dmp_set_accel_bias+0x1a8>)
 800b838:	891b      	ldrh	r3, [r3, #8]
 800b83a:	f003 0320 	and.w	r3, r3, #32
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d002      	beq.n	800b848 <dmp_set_accel_bias+0x74>
        accel_bias_body[1] *= -1;
 800b842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b844:	425b      	negs	r3, r3
 800b846:	62bb      	str	r3, [r7, #40]	; 0x28
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800b848:	4b4c      	ldr	r3, [pc, #304]	; (800b97c <dmp_set_accel_bias+0x1a8>)
 800b84a:	891b      	ldrh	r3, [r3, #8]
 800b84c:	099b      	lsrs	r3, r3, #6
 800b84e:	b29b      	uxth	r3, r3
 800b850:	f003 0303 	and.w	r3, r3, #3
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	4413      	add	r3, r2
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (dmp.orient & 0x100)
 800b85e:	4b47      	ldr	r3, [pc, #284]	; (800b97c <dmp_set_accel_bias+0x1a8>)
 800b860:	891b      	ldrh	r3, [r3, #8]
 800b862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b866:	2b00      	cmp	r3, #0
 800b868:	d002      	beq.n	800b870 <dmp_set_accel_bias+0x9c>
        accel_bias_body[2] *= -1;
 800b86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b86c:	425b      	negs	r3, r3
 800b86e:	62fb      	str	r3, [r7, #44]	; 0x2c
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 800b870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b872:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800b876:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b878:	fb04 f102 	mul.w	r1, r4, r2
 800b87c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b87e:	fb03 f202 	mul.w	r2, r3, r2
 800b882:	440a      	add	r2, r1
 800b884:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b886:	fba1 3403 	umull	r3, r4, r1, r3
 800b88a:	4422      	add	r2, r4
 800b88c:	4614      	mov	r4, r2
 800b88e:	0f9a      	lsrs	r2, r3, #30
 800b890:	603a      	str	r2, [r7, #0]
 800b892:	683a      	ldr	r2, [r7, #0]
 800b894:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800b898:	603a      	str	r2, [r7, #0]
 800b89a:	17a3      	asrs	r3, r4, #30
 800b89c:	607b      	str	r3, [r7, #4]
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 800b8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800b8a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8aa:	fb04 f102 	mul.w	r1, r4, r2
 800b8ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8b0:	fb03 f202 	mul.w	r2, r3, r2
 800b8b4:	440a      	add	r2, r1
 800b8b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b8b8:	fba1 3403 	umull	r3, r4, r1, r3
 800b8bc:	4422      	add	r2, r4
 800b8be:	4614      	mov	r4, r2
 800b8c0:	ea4f 7a93 	mov.w	sl, r3, lsr #30
 800b8c4:	ea4a 0a84 	orr.w	sl, sl, r4, lsl #2
 800b8c8:	ea4f 7ba4 	mov.w	fp, r4, asr #30
 800b8cc:	4653      	mov	r3, sl
 800b8ce:	62bb      	str	r3, [r7, #40]	; 0x28
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 800b8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8d2:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800b8d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8d8:	fb04 f102 	mul.w	r1, r4, r2
 800b8dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8de:	fb03 f202 	mul.w	r2, r3, r2
 800b8e2:	440a      	add	r2, r1
 800b8e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b8e6:	fba1 3403 	umull	r3, r4, r1, r3
 800b8ea:	4422      	add	r2, r4
 800b8ec:	4614      	mov	r4, r2
 800b8ee:	ea4f 7893 	mov.w	r8, r3, lsr #30
 800b8f2:	ea48 0884 	orr.w	r8, r8, r4, lsl #2
 800b8f6:	ea4f 79a4 	mov.w	r9, r4, asr #30
 800b8fa:	4643      	mov	r3, r8
 800b8fc:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 800b8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b900:	161b      	asrs	r3, r3, #24
 800b902:	b2db      	uxtb	r3, r3
 800b904:	763b      	strb	r3, [r7, #24]
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 800b906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b908:	141b      	asrs	r3, r3, #16
 800b90a:	b2db      	uxtb	r3, r3
 800b90c:	767b      	strb	r3, [r7, #25]
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 800b90e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b910:	121b      	asrs	r3, r3, #8
 800b912:	b2db      	uxtb	r3, r3
 800b914:	76bb      	strb	r3, [r7, #26]
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 800b916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b918:	b2db      	uxtb	r3, r3
 800b91a:	76fb      	strb	r3, [r7, #27]
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 800b91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91e:	161b      	asrs	r3, r3, #24
 800b920:	b2db      	uxtb	r3, r3
 800b922:	773b      	strb	r3, [r7, #28]
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 800b924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b926:	141b      	asrs	r3, r3, #16
 800b928:	b2db      	uxtb	r3, r3
 800b92a:	777b      	strb	r3, [r7, #29]
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 800b92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b92e:	121b      	asrs	r3, r3, #8
 800b930:	b2db      	uxtb	r3, r3
 800b932:	77bb      	strb	r3, [r7, #30]
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 800b934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b936:	b2db      	uxtb	r3, r3
 800b938:	77fb      	strb	r3, [r7, #31]
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 800b93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b93c:	161b      	asrs	r3, r3, #24
 800b93e:	b2db      	uxtb	r3, r3
 800b940:	f887 3020 	strb.w	r3, [r7, #32]
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 800b944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b946:	141b      	asrs	r3, r3, #16
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 800b94e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b950:	121b      	asrs	r3, r3, #8
 800b952:	b2db      	uxtb	r3, r3
 800b954:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 800b958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b95a:	b2db      	uxtb	r3, r3
 800b95c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 800b960:	f107 0318 	add.w	r3, r7, #24
 800b964:	461a      	mov	r2, r3
 800b966:	210c      	movs	r1, #12
 800b968:	f44f 7025 	mov.w	r0, #660	; 0x294
 800b96c:	f7ff f960 	bl	800ac30 <mpu_write_mem>
 800b970:	4603      	mov	r3, r0
}
 800b972:	4618      	mov	r0, r3
 800b974:	3738      	adds	r7, #56	; 0x38
 800b976:	46bd      	mov	sp, r7
 800b978:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b97c:	20005034 	.word	0x20005034

0800b980 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b088      	sub	sp, #32
 800b984:	af00      	add	r7, sp, #0
 800b986:	4603      	mov	r3, r0
 800b988:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 800b98a:	4a1f      	ldr	r2, [pc, #124]	; (800ba08 <dmp_set_fifo_rate+0x88>)
 800b98c:	f107 0310 	add.w	r3, r7, #16
 800b990:	ca07      	ldmia	r2, {r0, r1, r2}
 800b992:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 800b996:	88fb      	ldrh	r3, [r7, #6]
 800b998:	2bc8      	cmp	r3, #200	; 0xc8
 800b99a:	d902      	bls.n	800b9a2 <dmp_set_fifo_rate+0x22>
        return -1;
 800b99c:	f04f 33ff 	mov.w	r3, #4294967295
 800b9a0:	e02e      	b.n	800ba00 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 800b9a2:	88fb      	ldrh	r3, [r7, #6]
 800b9a4:	22c8      	movs	r2, #200	; 0xc8
 800b9a6:	fb92 f3f3 	sdiv	r3, r2, r3
 800b9aa:	b29b      	uxth	r3, r3
 800b9ac:	3b01      	subs	r3, #1
 800b9ae:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 800b9b0:	8bfb      	ldrh	r3, [r7, #30]
 800b9b2:	0a1b      	lsrs	r3, r3, #8
 800b9b4:	b29b      	uxth	r3, r3
 800b9b6:	b2db      	uxtb	r3, r3
 800b9b8:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800b9ba:	8bfb      	ldrh	r3, [r7, #30]
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 800b9c0:	f107 0308 	add.w	r3, r7, #8
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	2102      	movs	r1, #2
 800b9c8:	f240 2016 	movw	r0, #534	; 0x216
 800b9cc:	f7ff f930 	bl	800ac30 <mpu_write_mem>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d002      	beq.n	800b9dc <dmp_set_fifo_rate+0x5c>
        return -1;
 800b9d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b9da:	e011      	b.n	800ba00 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 800b9dc:	f107 0310 	add.w	r3, r7, #16
 800b9e0:	461a      	mov	r2, r3
 800b9e2:	210c      	movs	r1, #12
 800b9e4:	f640 20c1 	movw	r0, #2753	; 0xac1
 800b9e8:	f7ff f922 	bl	800ac30 <mpu_write_mem>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d002      	beq.n	800b9f8 <dmp_set_fifo_rate+0x78>
        return -1;
 800b9f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b9f6:	e003      	b.n	800ba00 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 800b9f8:	4a04      	ldr	r2, [pc, #16]	; (800ba0c <dmp_set_fifo_rate+0x8c>)
 800b9fa:	88fb      	ldrh	r3, [r7, #6]
 800b9fc:	8193      	strh	r3, [r2, #12]
    return 0;
 800b9fe:	2300      	movs	r3, #0
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3720      	adds	r7, #32
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}
 800ba08:	08012a8c 	.word	0x08012a8c
 800ba0c:	20005034 	.word	0x20005034

0800ba10 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b086      	sub	sp, #24
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	4603      	mov	r3, r0
 800ba18:	460a      	mov	r2, r1
 800ba1a:	71fb      	strb	r3, [r7, #7]
 800ba1c:	4613      	mov	r3, r2
 800ba1e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 800ba20:	79fb      	ldrb	r3, [r7, #7]
 800ba22:	f003 0307 	and.w	r3, r3, #7
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d003      	beq.n	800ba32 <dmp_set_tap_thresh+0x22>
 800ba2a:	88bb      	ldrh	r3, [r7, #4]
 800ba2c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ba30:	d902      	bls.n	800ba38 <dmp_set_tap_thresh+0x28>
        return -1;
 800ba32:	f04f 33ff 	mov.w	r3, #4294967295
 800ba36:	e113      	b.n	800bc60 <dmp_set_tap_thresh+0x250>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 800ba38:	88bb      	ldrh	r3, [r7, #4]
 800ba3a:	ee07 3a90 	vmov	s15, r3
 800ba3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ba42:	eddf 6a89 	vldr	s13, [pc, #548]	; 800bc68 <dmp_set_tap_thresh+0x258>
 800ba46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ba4a:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800ba4e:	f107 030b 	add.w	r3, r7, #11
 800ba52:	4618      	mov	r0, r3
 800ba54:	f7fd fea4 	bl	80097a0 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800ba58:	7afb      	ldrb	r3, [r7, #11]
 800ba5a:	3b02      	subs	r3, #2
 800ba5c:	2b0e      	cmp	r3, #14
 800ba5e:	f200 8085 	bhi.w	800bb6c <dmp_set_tap_thresh+0x15c>
 800ba62:	a201      	add	r2, pc, #4	; (adr r2, 800ba68 <dmp_set_tap_thresh+0x58>)
 800ba64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba68:	0800baa5 	.word	0x0800baa5
 800ba6c:	0800bb6d 	.word	0x0800bb6d
 800ba70:	0800bad7 	.word	0x0800bad7
 800ba74:	0800bb6d 	.word	0x0800bb6d
 800ba78:	0800bb6d 	.word	0x0800bb6d
 800ba7c:	0800bb6d 	.word	0x0800bb6d
 800ba80:	0800bb09 	.word	0x0800bb09
 800ba84:	0800bb6d 	.word	0x0800bb6d
 800ba88:	0800bb6d 	.word	0x0800bb6d
 800ba8c:	0800bb6d 	.word	0x0800bb6d
 800ba90:	0800bb6d 	.word	0x0800bb6d
 800ba94:	0800bb6d 	.word	0x0800bb6d
 800ba98:	0800bb6d 	.word	0x0800bb6d
 800ba9c:	0800bb6d 	.word	0x0800bb6d
 800baa0:	0800bb3b 	.word	0x0800bb3b
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 800baa4:	edd7 7a04 	vldr	s15, [r7, #16]
 800baa8:	ed9f 7a70 	vldr	s14, [pc, #448]	; 800bc6c <dmp_set_tap_thresh+0x25c>
 800baac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bab0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bab4:	edc7 7a00 	vstr	s15, [r7]
 800bab8:	883b      	ldrh	r3, [r7, #0]
 800baba:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800babc:	edd7 7a04 	vldr	s15, [r7, #16]
 800bac0:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 800bc70 <dmp_set_tap_thresh+0x260>
 800bac4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bacc:	edc7 7a00 	vstr	s15, [r7]
 800bad0:	883b      	ldrh	r3, [r7, #0]
 800bad2:	82bb      	strh	r3, [r7, #20]
        break;
 800bad4:	e04d      	b.n	800bb72 <dmp_set_tap_thresh+0x162>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 800bad6:	edd7 7a04 	vldr	s15, [r7, #16]
 800bada:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800bc74 <dmp_set_tap_thresh+0x264>
 800bade:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bae6:	edc7 7a00 	vstr	s15, [r7]
 800baea:	883b      	ldrh	r3, [r7, #0]
 800baec:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 800baee:	edd7 7a04 	vldr	s15, [r7, #16]
 800baf2:	ed9f 7a61 	vldr	s14, [pc, #388]	; 800bc78 <dmp_set_tap_thresh+0x268>
 800baf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bafa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bafe:	edc7 7a00 	vstr	s15, [r7]
 800bb02:	883b      	ldrh	r3, [r7, #0]
 800bb04:	82bb      	strh	r3, [r7, #20]
        break;
 800bb06:	e034      	b.n	800bb72 <dmp_set_tap_thresh+0x162>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 800bb08:	edd7 7a04 	vldr	s15, [r7, #16]
 800bb0c:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 800bc7c <dmp_set_tap_thresh+0x26c>
 800bb10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bb14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb18:	edc7 7a00 	vstr	s15, [r7]
 800bb1c:	883b      	ldrh	r3, [r7, #0]
 800bb1e:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 800bb20:	edd7 7a04 	vldr	s15, [r7, #16]
 800bb24:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800bc80 <dmp_set_tap_thresh+0x270>
 800bb28:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bb2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb30:	edc7 7a00 	vstr	s15, [r7]
 800bb34:	883b      	ldrh	r3, [r7, #0]
 800bb36:	82bb      	strh	r3, [r7, #20]
        break;
 800bb38:	e01b      	b.n	800bb72 <dmp_set_tap_thresh+0x162>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 800bb3a:	edd7 7a04 	vldr	s15, [r7, #16]
 800bb3e:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800bc84 <dmp_set_tap_thresh+0x274>
 800bb42:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bb46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb4a:	edc7 7a00 	vstr	s15, [r7]
 800bb4e:	883b      	ldrh	r3, [r7, #0]
 800bb50:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800bb52:	edd7 7a04 	vldr	s15, [r7, #16]
 800bb56:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800bc88 <dmp_set_tap_thresh+0x278>
 800bb5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bb5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb62:	edc7 7a00 	vstr	s15, [r7]
 800bb66:	883b      	ldrh	r3, [r7, #0]
 800bb68:	82bb      	strh	r3, [r7, #20]
        break;
 800bb6a:	e002      	b.n	800bb72 <dmp_set_tap_thresh+0x162>
    default:
        return -1;
 800bb6c:	f04f 33ff 	mov.w	r3, #4294967295
 800bb70:	e076      	b.n	800bc60 <dmp_set_tap_thresh+0x250>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800bb72:	8afb      	ldrh	r3, [r7, #22]
 800bb74:	0a1b      	lsrs	r3, r3, #8
 800bb76:	b29b      	uxth	r3, r3
 800bb78:	b2db      	uxtb	r3, r3
 800bb7a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 800bb7c:	8afb      	ldrh	r3, [r7, #22]
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800bb82:	8abb      	ldrh	r3, [r7, #20]
 800bb84:	0a1b      	lsrs	r3, r3, #8
 800bb86:	b29b      	uxth	r3, r3
 800bb88:	b2db      	uxtb	r3, r3
 800bb8a:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 800bb8c:	8abb      	ldrh	r3, [r7, #20]
 800bb8e:	b2db      	uxtb	r3, r3
 800bb90:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 800bb92:	79fb      	ldrb	r3, [r7, #7]
 800bb94:	f003 0301 	and.w	r3, r3, #1
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d01c      	beq.n	800bbd6 <dmp_set_tap_thresh+0x1c6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 800bb9c:	f107 030c 	add.w	r3, r7, #12
 800bba0:	461a      	mov	r2, r3
 800bba2:	2102      	movs	r1, #2
 800bba4:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 800bba8:	f7ff f842 	bl	800ac30 <mpu_write_mem>
 800bbac:	4603      	mov	r3, r0
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d002      	beq.n	800bbb8 <dmp_set_tap_thresh+0x1a8>
            return -1;
 800bbb2:	f04f 33ff 	mov.w	r3, #4294967295
 800bbb6:	e053      	b.n	800bc60 <dmp_set_tap_thresh+0x250>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 800bbb8:	f107 030c 	add.w	r3, r7, #12
 800bbbc:	3302      	adds	r3, #2
 800bbbe:	461a      	mov	r2, r3
 800bbc0:	2102      	movs	r1, #2
 800bbc2:	f44f 7092 	mov.w	r0, #292	; 0x124
 800bbc6:	f7ff f833 	bl	800ac30 <mpu_write_mem>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d002      	beq.n	800bbd6 <dmp_set_tap_thresh+0x1c6>
            return -1;
 800bbd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bbd4:	e044      	b.n	800bc60 <dmp_set_tap_thresh+0x250>
    }
    if (axis & TAP_Y) {
 800bbd6:	79fb      	ldrb	r3, [r7, #7]
 800bbd8:	f003 0302 	and.w	r3, r3, #2
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d01c      	beq.n	800bc1a <dmp_set_tap_thresh+0x20a>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 800bbe0:	f107 030c 	add.w	r3, r7, #12
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	2102      	movs	r1, #2
 800bbe8:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 800bbec:	f7ff f820 	bl	800ac30 <mpu_write_mem>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d002      	beq.n	800bbfc <dmp_set_tap_thresh+0x1ec>
            return -1;
 800bbf6:	f04f 33ff 	mov.w	r3, #4294967295
 800bbfa:	e031      	b.n	800bc60 <dmp_set_tap_thresh+0x250>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 800bbfc:	f107 030c 	add.w	r3, r7, #12
 800bc00:	3302      	adds	r3, #2
 800bc02:	461a      	mov	r2, r3
 800bc04:	2102      	movs	r1, #2
 800bc06:	f44f 7094 	mov.w	r0, #296	; 0x128
 800bc0a:	f7ff f811 	bl	800ac30 <mpu_write_mem>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d002      	beq.n	800bc1a <dmp_set_tap_thresh+0x20a>
            return -1;
 800bc14:	f04f 33ff 	mov.w	r3, #4294967295
 800bc18:	e022      	b.n	800bc60 <dmp_set_tap_thresh+0x250>
    }
    if (axis & TAP_Z) {
 800bc1a:	79fb      	ldrb	r3, [r7, #7]
 800bc1c:	f003 0304 	and.w	r3, r3, #4
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d01c      	beq.n	800bc5e <dmp_set_tap_thresh+0x24e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 800bc24:	f107 030c 	add.w	r3, r7, #12
 800bc28:	461a      	mov	r2, r3
 800bc2a:	2102      	movs	r1, #2
 800bc2c:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 800bc30:	f7fe fffe 	bl	800ac30 <mpu_write_mem>
 800bc34:	4603      	mov	r3, r0
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d002      	beq.n	800bc40 <dmp_set_tap_thresh+0x230>
            return -1;
 800bc3a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc3e:	e00f      	b.n	800bc60 <dmp_set_tap_thresh+0x250>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 800bc40:	f107 030c 	add.w	r3, r7, #12
 800bc44:	3302      	adds	r3, #2
 800bc46:	461a      	mov	r2, r3
 800bc48:	2102      	movs	r1, #2
 800bc4a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800bc4e:	f7fe ffef 	bl	800ac30 <mpu_write_mem>
 800bc52:	4603      	mov	r3, r0
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d002      	beq.n	800bc5e <dmp_set_tap_thresh+0x24e>
            return -1;
 800bc58:	f04f 33ff 	mov.w	r3, #4294967295
 800bc5c:	e000      	b.n	800bc60 <dmp_set_tap_thresh+0x250>
    }
    return 0;
 800bc5e:	2300      	movs	r3, #0
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3718      	adds	r7, #24
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}
 800bc68:	43480000 	.word	0x43480000
 800bc6c:	46800000 	.word	0x46800000
 800bc70:	46400000 	.word	0x46400000
 800bc74:	46000000 	.word	0x46000000
 800bc78:	45c00000 	.word	0x45c00000
 800bc7c:	45800000 	.word	0x45800000
 800bc80:	45400000 	.word	0x45400000
 800bc84:	45000000 	.word	0x45000000
 800bc88:	44c00000 	.word	0x44c00000

0800bc8c <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b084      	sub	sp, #16
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	4603      	mov	r3, r0
 800bc94:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 800bc96:	2300      	movs	r3, #0
 800bc98:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 800bc9a:	79fb      	ldrb	r3, [r7, #7]
 800bc9c:	f003 0301 	and.w	r3, r3, #1
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d004      	beq.n	800bcae <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 800bca4:	7bfb      	ldrb	r3, [r7, #15]
 800bca6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 800bcae:	79fb      	ldrb	r3, [r7, #7]
 800bcb0:	f003 0302 	and.w	r3, r3, #2
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d004      	beq.n	800bcc2 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 800bcb8:	7bfb      	ldrb	r3, [r7, #15]
 800bcba:	f043 030c 	orr.w	r3, r3, #12
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 800bcc2:	79fb      	ldrb	r3, [r7, #7]
 800bcc4:	f003 0304 	and.w	r3, r3, #4
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d004      	beq.n	800bcd6 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 800bccc:	7bfb      	ldrb	r3, [r7, #15]
 800bcce:	f043 0303 	orr.w	r3, r3, #3
 800bcd2:	b2db      	uxtb	r3, r3
 800bcd4:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 800bcd6:	f107 030f 	add.w	r3, r7, #15
 800bcda:	461a      	mov	r2, r3
 800bcdc:	2101      	movs	r1, #1
 800bcde:	f44f 70a4 	mov.w	r0, #328	; 0x148
 800bce2:	f7fe ffa5 	bl	800ac30 <mpu_write_mem>
 800bce6:	4603      	mov	r3, r0
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3710      	adds	r7, #16
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}

0800bcf0 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b084      	sub	sp, #16
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 800bcfa:	79fb      	ldrb	r3, [r7, #7]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d102      	bne.n	800bd06 <dmp_set_tap_count+0x16>
        min_taps = 1;
 800bd00:	2301      	movs	r3, #1
 800bd02:	71fb      	strb	r3, [r7, #7]
 800bd04:	e004      	b.n	800bd10 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 800bd06:	79fb      	ldrb	r3, [r7, #7]
 800bd08:	2b04      	cmp	r3, #4
 800bd0a:	d901      	bls.n	800bd10 <dmp_set_tap_count+0x20>
        min_taps = 4;
 800bd0c:	2304      	movs	r3, #4
 800bd0e:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 800bd10:	79fb      	ldrb	r3, [r7, #7]
 800bd12:	3b01      	subs	r3, #1
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 800bd18:	f107 030f 	add.w	r3, r7, #15
 800bd1c:	461a      	mov	r2, r3
 800bd1e:	2101      	movs	r1, #1
 800bd20:	f240 104f 	movw	r0, #335	; 0x14f
 800bd24:	f7fe ff84 	bl	800ac30 <mpu_write_mem>
 800bd28:	4603      	mov	r3, r0
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3710      	adds	r7, #16
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
	...

0800bd34 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800bd3e:	88fb      	ldrh	r3, [r7, #6]
 800bd40:	4a0c      	ldr	r2, [pc, #48]	; (800bd74 <dmp_set_tap_time+0x40>)
 800bd42:	fba2 2303 	umull	r2, r3, r2, r3
 800bd46:	089b      	lsrs	r3, r3, #2
 800bd48:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800bd4a:	89fb      	ldrh	r3, [r7, #14]
 800bd4c:	0a1b      	lsrs	r3, r3, #8
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	b2db      	uxtb	r3, r3
 800bd52:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800bd54:	89fb      	ldrh	r3, [r7, #14]
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800bd5a:	f107 030c 	add.w	r3, r7, #12
 800bd5e:	461a      	mov	r2, r3
 800bd60:	2102      	movs	r1, #2
 800bd62:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 800bd66:	f7fe ff63 	bl	800ac30 <mpu_write_mem>
 800bd6a:	4603      	mov	r3, r0
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3710      	adds	r7, #16
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}
 800bd74:	cccccccd 	.word	0xcccccccd

0800bd78 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b084      	sub	sp, #16
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	4603      	mov	r3, r0
 800bd80:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800bd82:	88fb      	ldrh	r3, [r7, #6]
 800bd84:	4a0c      	ldr	r2, [pc, #48]	; (800bdb8 <dmp_set_tap_time_multi+0x40>)
 800bd86:	fba2 2303 	umull	r2, r3, r2, r3
 800bd8a:	089b      	lsrs	r3, r3, #2
 800bd8c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800bd8e:	89fb      	ldrh	r3, [r7, #14]
 800bd90:	0a1b      	lsrs	r3, r3, #8
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800bd98:	89fb      	ldrh	r3, [r7, #14]
 800bd9a:	b2db      	uxtb	r3, r3
 800bd9c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800bd9e:	f107 030c 	add.w	r3, r7, #12
 800bda2:	461a      	mov	r2, r3
 800bda4:	2102      	movs	r1, #2
 800bda6:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 800bdaa:	f7fe ff41 	bl	800ac30 <mpu_write_mem>
 800bdae:	4603      	mov	r3, r0
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	3710      	adds	r7, #16
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	cccccccd 	.word	0xcccccccd

0800bdbc <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b084      	sub	sp, #16
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	4a13      	ldr	r2, [pc, #76]	; (800be18 <dmp_set_shake_reject_thresh+0x5c>)
 800bdcc:	fb82 1203 	smull	r1, r2, r2, r3
 800bdd0:	1192      	asrs	r2, r2, #6
 800bdd2:	17db      	asrs	r3, r3, #31
 800bdd4:	1ad3      	subs	r3, r2, r3
 800bdd6:	887a      	ldrh	r2, [r7, #2]
 800bdd8:	fb02 f303 	mul.w	r3, r2, r3
 800bddc:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	161b      	asrs	r3, r3, #24
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	141b      	asrs	r3, r3, #16
 800bdea:	b2db      	uxtb	r3, r3
 800bdec:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	121b      	asrs	r3, r3, #8
 800bdf2:	b2db      	uxtb	r3, r3
 800bdf4:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	b2db      	uxtb	r3, r3
 800bdfa:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 800bdfc:	f107 0308 	add.w	r3, r7, #8
 800be00:	461a      	mov	r2, r3
 800be02:	2104      	movs	r1, #4
 800be04:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 800be08:	f7fe ff12 	bl	800ac30 <mpu_write_mem>
 800be0c:	4603      	mov	r3, r0
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3710      	adds	r7, #16
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}
 800be16:	bf00      	nop
 800be18:	10624dd3 	.word	0x10624dd3

0800be1c <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b084      	sub	sp, #16
 800be20:	af00      	add	r7, sp, #0
 800be22:	4603      	mov	r3, r0
 800be24:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800be26:	88fb      	ldrh	r3, [r7, #6]
 800be28:	4a0c      	ldr	r2, [pc, #48]	; (800be5c <dmp_set_shake_reject_time+0x40>)
 800be2a:	fba2 2303 	umull	r2, r3, r2, r3
 800be2e:	089b      	lsrs	r3, r3, #2
 800be30:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800be32:	88fb      	ldrh	r3, [r7, #6]
 800be34:	0a1b      	lsrs	r3, r3, #8
 800be36:	b29b      	uxth	r3, r3
 800be38:	b2db      	uxtb	r3, r3
 800be3a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800be3c:	88fb      	ldrh	r3, [r7, #6]
 800be3e:	b2db      	uxtb	r3, r3
 800be40:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 800be42:	f107 030c 	add.w	r3, r7, #12
 800be46:	461a      	mov	r2, r3
 800be48:	2102      	movs	r1, #2
 800be4a:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 800be4e:	f7fe feef 	bl	800ac30 <mpu_write_mem>
 800be52:	4603      	mov	r3, r0
}
 800be54:	4618      	mov	r0, r3
 800be56:	3710      	adds	r7, #16
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}
 800be5c:	cccccccd 	.word	0xcccccccd

0800be60 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	4603      	mov	r3, r0
 800be68:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800be6a:	88fb      	ldrh	r3, [r7, #6]
 800be6c:	4a0c      	ldr	r2, [pc, #48]	; (800bea0 <dmp_set_shake_reject_timeout+0x40>)
 800be6e:	fba2 2303 	umull	r2, r3, r2, r3
 800be72:	089b      	lsrs	r3, r3, #2
 800be74:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800be76:	88fb      	ldrh	r3, [r7, #6]
 800be78:	0a1b      	lsrs	r3, r3, #8
 800be7a:	b29b      	uxth	r3, r3
 800be7c:	b2db      	uxtb	r3, r3
 800be7e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800be80:	88fb      	ldrh	r3, [r7, #6]
 800be82:	b2db      	uxtb	r3, r3
 800be84:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800be86:	f107 030c 	add.w	r3, r7, #12
 800be8a:	461a      	mov	r2, r3
 800be8c:	2102      	movs	r1, #2
 800be8e:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800be92:	f7fe fecd 	bl	800ac30 <mpu_write_mem>
 800be96:	4603      	mov	r3, r0
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3710      	adds	r7, #16
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	cccccccd 	.word	0xcccccccd

0800bea4 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	4603      	mov	r3, r0
 800beac:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800beae:	2302      	movs	r3, #2
 800beb0:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 800beb2:	23ca      	movs	r3, #202	; 0xca
 800beb4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 800beb6:	23e3      	movs	r3, #227	; 0xe3
 800beb8:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 800beba:	2309      	movs	r3, #9
 800bebc:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 800bebe:	f107 030c 	add.w	r3, r7, #12
 800bec2:	461a      	mov	r2, r3
 800bec4:	2104      	movs	r1, #4
 800bec6:	2068      	movs	r0, #104	; 0x68
 800bec8:	f7fe feb2 	bl	800ac30 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 800becc:	23a3      	movs	r3, #163	; 0xa3
 800bece:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800bed0:	88fb      	ldrh	r3, [r7, #6]
 800bed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d006      	beq.n	800bee8 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 800beda:	23c0      	movs	r3, #192	; 0xc0
 800bedc:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 800bede:	23c8      	movs	r3, #200	; 0xc8
 800bee0:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 800bee2:	23c2      	movs	r3, #194	; 0xc2
 800bee4:	73fb      	strb	r3, [r7, #15]
 800bee6:	e005      	b.n	800bef4 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 800bee8:	23a3      	movs	r3, #163	; 0xa3
 800beea:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 800beec:	23a3      	movs	r3, #163	; 0xa3
 800beee:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 800bef0:	23a3      	movs	r3, #163	; 0xa3
 800bef2:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800bef4:	88fb      	ldrh	r3, [r7, #6]
 800bef6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800befa:	2b00      	cmp	r3, #0
 800befc:	d006      	beq.n	800bf0c <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 800befe:	23c4      	movs	r3, #196	; 0xc4
 800bf00:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 800bf02:	23cc      	movs	r3, #204	; 0xcc
 800bf04:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 800bf06:	23c6      	movs	r3, #198	; 0xc6
 800bf08:	74bb      	strb	r3, [r7, #18]
 800bf0a:	e005      	b.n	800bf18 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 800bf0c:	23a3      	movs	r3, #163	; 0xa3
 800bf0e:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 800bf10:	23a3      	movs	r3, #163	; 0xa3
 800bf12:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 800bf14:	23a3      	movs	r3, #163	; 0xa3
 800bf16:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 800bf18:	23a3      	movs	r3, #163	; 0xa3
 800bf1a:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800bf1c:	23a3      	movs	r3, #163	; 0xa3
 800bf1e:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 800bf20:	23a3      	movs	r3, #163	; 0xa3
 800bf22:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 800bf24:	f107 030c 	add.w	r3, r7, #12
 800bf28:	461a      	mov	r2, r3
 800bf2a:	210a      	movs	r1, #10
 800bf2c:	f640 20a7 	movw	r0, #2727	; 0xaa7
 800bf30:	f7fe fe7e 	bl	800ac30 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800bf34:	88fb      	ldrh	r3, [r7, #6]
 800bf36:	f003 0303 	and.w	r3, r3, #3
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d002      	beq.n	800bf44 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800bf3e:	2320      	movs	r3, #32
 800bf40:	733b      	strb	r3, [r7, #12]
 800bf42:	e001      	b.n	800bf48 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 800bf44:	23d8      	movs	r3, #216	; 0xd8
 800bf46:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 800bf48:	f107 030c 	add.w	r3, r7, #12
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	2101      	movs	r1, #1
 800bf50:	f640 20b6 	movw	r0, #2742	; 0xab6
 800bf54:	f7fe fe6c 	bl	800ac30 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 800bf58:	88fb      	ldrh	r3, [r7, #6]
 800bf5a:	f003 0320 	and.w	r3, r3, #32
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d003      	beq.n	800bf6a <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800bf62:	2001      	movs	r0, #1
 800bf64:	f000 f8c6 	bl	800c0f4 <dmp_enable_gyro_cal>
 800bf68:	e002      	b.n	800bf70 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800bf6a:	2000      	movs	r0, #0
 800bf6c:	f000 f8c2 	bl	800c0f4 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800bf70:	88fb      	ldrh	r3, [r7, #6]
 800bf72:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d01d      	beq.n	800bfb6 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800bf7a:	88fb      	ldrh	r3, [r7, #6]
 800bf7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d008      	beq.n	800bf96 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 800bf84:	23b2      	movs	r3, #178	; 0xb2
 800bf86:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800bf88:	238b      	movs	r3, #139	; 0x8b
 800bf8a:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 800bf8c:	23b6      	movs	r3, #182	; 0xb6
 800bf8e:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 800bf90:	239b      	movs	r3, #155	; 0x9b
 800bf92:	73fb      	strb	r3, [r7, #15]
 800bf94:	e007      	b.n	800bfa6 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800bf96:	23b0      	movs	r3, #176	; 0xb0
 800bf98:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800bf9a:	2380      	movs	r3, #128	; 0x80
 800bf9c:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800bf9e:	23b4      	movs	r3, #180	; 0xb4
 800bfa0:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800bfa2:	2390      	movs	r3, #144	; 0x90
 800bfa4:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800bfa6:	f107 030c 	add.w	r3, r7, #12
 800bfaa:	461a      	mov	r2, r3
 800bfac:	2104      	movs	r1, #4
 800bfae:	f640 20a2 	movw	r0, #2722	; 0xaa2
 800bfb2:	f7fe fe3d 	bl	800ac30 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800bfb6:	88fb      	ldrh	r3, [r7, #6]
 800bfb8:	f003 0301 	and.w	r3, r3, #1
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d025      	beq.n	800c00c <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 800bfc0:	23f8      	movs	r3, #248	; 0xf8
 800bfc2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800bfc4:	f107 030c 	add.w	r3, r7, #12
 800bfc8:	461a      	mov	r2, r3
 800bfca:	2101      	movs	r1, #1
 800bfcc:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800bfd0:	f7fe fe2e 	bl	800ac30 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800bfd4:	21fa      	movs	r1, #250	; 0xfa
 800bfd6:	2007      	movs	r0, #7
 800bfd8:	f7ff fd1a 	bl	800ba10 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 800bfdc:	2007      	movs	r0, #7
 800bfde:	f7ff fe55 	bl	800bc8c <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800bfe2:	2001      	movs	r0, #1
 800bfe4:	f7ff fe84 	bl	800bcf0 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800bfe8:	2064      	movs	r0, #100	; 0x64
 800bfea:	f7ff fea3 	bl	800bd34 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 800bfee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bff2:	f7ff fec1 	bl	800bd78 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800bff6:	21c8      	movs	r1, #200	; 0xc8
 800bff8:	483c      	ldr	r0, [pc, #240]	; (800c0ec <dmp_enable_feature+0x248>)
 800bffa:	f7ff fedf 	bl	800bdbc <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 800bffe:	2028      	movs	r0, #40	; 0x28
 800c000:	f7ff ff0c 	bl	800be1c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800c004:	200a      	movs	r0, #10
 800c006:	f7ff ff2b 	bl	800be60 <dmp_set_shake_reject_timeout>
 800c00a:	e009      	b.n	800c020 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 800c00c:	23d8      	movs	r3, #216	; 0xd8
 800c00e:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800c010:	f107 030c 	add.w	r3, r7, #12
 800c014:	461a      	mov	r2, r3
 800c016:	2101      	movs	r1, #1
 800c018:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800c01c:	f7fe fe08 	bl	800ac30 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 800c020:	88fb      	ldrh	r3, [r7, #6]
 800c022:	f003 0302 	and.w	r3, r3, #2
 800c026:	2b00      	cmp	r3, #0
 800c028:	d002      	beq.n	800c030 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800c02a:	23d9      	movs	r3, #217	; 0xd9
 800c02c:	733b      	strb	r3, [r7, #12]
 800c02e:	e001      	b.n	800c034 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 800c030:	23d8      	movs	r3, #216	; 0xd8
 800c032:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 800c034:	f107 030c 	add.w	r3, r7, #12
 800c038:	461a      	mov	r2, r3
 800c03a:	2101      	movs	r1, #1
 800c03c:	f240 703d 	movw	r0, #1853	; 0x73d
 800c040:	f7fe fdf6 	bl	800ac30 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 800c044:	88fb      	ldrh	r3, [r7, #6]
 800c046:	f003 0304 	and.w	r3, r3, #4
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d003      	beq.n	800c056 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800c04e:	2001      	movs	r0, #1
 800c050:	f000 f880 	bl	800c154 <dmp_enable_lp_quat>
 800c054:	e002      	b.n	800c05c <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800c056:	2000      	movs	r0, #0
 800c058:	f000 f87c 	bl	800c154 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800c05c:	88fb      	ldrh	r3, [r7, #6]
 800c05e:	f003 0310 	and.w	r3, r3, #16
 800c062:	2b00      	cmp	r3, #0
 800c064:	d003      	beq.n	800c06e <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800c066:	2001      	movs	r0, #1
 800c068:	f000 f89b 	bl	800c1a2 <dmp_enable_6x_lp_quat>
 800c06c:	e002      	b.n	800c074 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800c06e:	2000      	movs	r0, #0
 800c070:	f000 f897 	bl	800c1a2 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800c074:	88fb      	ldrh	r3, [r7, #6]
 800c076:	f043 0308 	orr.w	r3, r3, #8
 800c07a:	b29a      	uxth	r2, r3
 800c07c:	4b1c      	ldr	r3, [pc, #112]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c07e:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 800c080:	f7fd fa04 	bl	800948c <mpu_reset_fifo>

    dmp.packet_length = 0;
 800c084:	4b1a      	ldr	r3, [pc, #104]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c086:	2200      	movs	r2, #0
 800c088:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800c08a:	88fb      	ldrh	r3, [r7, #6]
 800c08c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c090:	2b00      	cmp	r3, #0
 800c092:	d005      	beq.n	800c0a0 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800c094:	4b16      	ldr	r3, [pc, #88]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c096:	7b9b      	ldrb	r3, [r3, #14]
 800c098:	3306      	adds	r3, #6
 800c09a:	b2da      	uxtb	r2, r3
 800c09c:	4b14      	ldr	r3, [pc, #80]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c09e:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800c0a0:	88fb      	ldrh	r3, [r7, #6]
 800c0a2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d005      	beq.n	800c0b6 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800c0aa:	4b11      	ldr	r3, [pc, #68]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c0ac:	7b9b      	ldrb	r3, [r3, #14]
 800c0ae:	3306      	adds	r3, #6
 800c0b0:	b2da      	uxtb	r2, r3
 800c0b2:	4b0f      	ldr	r3, [pc, #60]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c0b4:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800c0b6:	88fb      	ldrh	r3, [r7, #6]
 800c0b8:	f003 0314 	and.w	r3, r3, #20
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d005      	beq.n	800c0cc <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 800c0c0:	4b0b      	ldr	r3, [pc, #44]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c0c2:	7b9b      	ldrb	r3, [r3, #14]
 800c0c4:	3310      	adds	r3, #16
 800c0c6:	b2da      	uxtb	r2, r3
 800c0c8:	4b09      	ldr	r3, [pc, #36]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c0ca:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800c0cc:	88fb      	ldrh	r3, [r7, #6]
 800c0ce:	f003 0303 	and.w	r3, r3, #3
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d005      	beq.n	800c0e2 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800c0d6:	4b06      	ldr	r3, [pc, #24]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c0d8:	7b9b      	ldrb	r3, [r3, #14]
 800c0da:	3304      	adds	r3, #4
 800c0dc:	b2da      	uxtb	r2, r3
 800c0de:	4b04      	ldr	r3, [pc, #16]	; (800c0f0 <dmp_enable_feature+0x24c>)
 800c0e0:	739a      	strb	r2, [r3, #14]

    return 0;
 800c0e2:	2300      	movs	r3, #0
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3718      	adds	r7, #24
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}
 800c0ec:	02cae309 	.word	0x02cae309
 800c0f0:	20005034 	.word	0x20005034

0800c0f4 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b088      	sub	sp, #32
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 800c0fe:	79fb      	ldrb	r3, [r7, #7]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d00f      	beq.n	800c124 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 800c104:	4a11      	ldr	r2, [pc, #68]	; (800c14c <dmp_enable_gyro_cal+0x58>)
 800c106:	f107 0314 	add.w	r3, r7, #20
 800c10a:	ca07      	ldmia	r2, {r0, r1, r2}
 800c10c:	c303      	stmia	r3!, {r0, r1}
 800c10e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800c110:	f107 0314 	add.w	r3, r7, #20
 800c114:	461a      	mov	r2, r3
 800c116:	2109      	movs	r1, #9
 800c118:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800c11c:	f7fe fd88 	bl	800ac30 <mpu_write_mem>
 800c120:	4603      	mov	r3, r0
 800c122:	e00e      	b.n	800c142 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800c124:	4a0a      	ldr	r2, [pc, #40]	; (800c150 <dmp_enable_gyro_cal+0x5c>)
 800c126:	f107 0308 	add.w	r3, r7, #8
 800c12a:	ca07      	ldmia	r2, {r0, r1, r2}
 800c12c:	c303      	stmia	r3!, {r0, r1}
 800c12e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800c130:	f107 0308 	add.w	r3, r7, #8
 800c134:	461a      	mov	r2, r3
 800c136:	2109      	movs	r1, #9
 800c138:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800c13c:	f7fe fd78 	bl	800ac30 <mpu_write_mem>
 800c140:	4603      	mov	r3, r0
    }
}
 800c142:	4618      	mov	r0, r3
 800c144:	3720      	adds	r7, #32
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}
 800c14a:	bf00      	nop
 800c14c:	08012a98 	.word	0x08012a98
 800c150:	08012aa4 	.word	0x08012aa4

0800c154 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	4603      	mov	r3, r0
 800c15c:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800c15e:	79fb      	ldrb	r3, [r7, #7]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d008      	beq.n	800c176 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800c164:	23c0      	movs	r3, #192	; 0xc0
 800c166:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800c168:	23c2      	movs	r3, #194	; 0xc2
 800c16a:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800c16c:	23c4      	movs	r3, #196	; 0xc4
 800c16e:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 800c170:	23c6      	movs	r3, #198	; 0xc6
 800c172:	73fb      	strb	r3, [r7, #15]
 800c174:	e006      	b.n	800c184 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800c176:	f107 030c 	add.w	r3, r7, #12
 800c17a:	2204      	movs	r2, #4
 800c17c:	218b      	movs	r1, #139	; 0x8b
 800c17e:	4618      	mov	r0, r3
 800c180:	f001 fa8c 	bl	800d69c <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800c184:	f107 030c 	add.w	r3, r7, #12
 800c188:	461a      	mov	r2, r3
 800c18a:	2104      	movs	r1, #4
 800c18c:	f640 2098 	movw	r0, #2712	; 0xa98
 800c190:	f7fe fd4e 	bl	800ac30 <mpu_write_mem>

    return mpu_reset_fifo();
 800c194:	f7fd f97a 	bl	800948c <mpu_reset_fifo>
 800c198:	4603      	mov	r3, r0
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3710      	adds	r7, #16
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b084      	sub	sp, #16
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800c1ac:	79fb      	ldrb	r3, [r7, #7]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d008      	beq.n	800c1c4 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800c1b2:	2320      	movs	r3, #32
 800c1b4:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800c1b6:	2328      	movs	r3, #40	; 0x28
 800c1b8:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 800c1ba:	2330      	movs	r3, #48	; 0x30
 800c1bc:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 800c1be:	2338      	movs	r3, #56	; 0x38
 800c1c0:	73fb      	strb	r3, [r7, #15]
 800c1c2:	e006      	b.n	800c1d2 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 800c1c4:	f107 030c 	add.w	r3, r7, #12
 800c1c8:	2204      	movs	r2, #4
 800c1ca:	21a3      	movs	r1, #163	; 0xa3
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f001 fa65 	bl	800d69c <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800c1d2:	f107 030c 	add.w	r3, r7, #12
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	2104      	movs	r1, #4
 800c1da:	f640 209e 	movw	r0, #2718	; 0xa9e
 800c1de:	f7fe fd27 	bl	800ac30 <mpu_write_mem>

    return mpu_reset_fifo();
 800c1e2:	f7fd f953 	bl	800948c <mpu_reset_fifo>
 800c1e6:	4603      	mov	r3, r0
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	3303      	adds	r3, #3
 800c1fc:	781b      	ldrb	r3, [r3, #0]
 800c1fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c202:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	3303      	adds	r3, #3
 800c208:	781b      	ldrb	r3, [r3, #0]
 800c20a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c20e:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	3301      	adds	r3, #1
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	f003 0301 	and.w	r3, r3, #1
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d012      	beq.n	800c244 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 800c21e:	7bbb      	ldrb	r3, [r7, #14]
 800c220:	08db      	lsrs	r3, r3, #3
 800c222:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 800c224:	7bbb      	ldrb	r3, [r7, #14]
 800c226:	f003 0307 	and.w	r3, r3, #7
 800c22a:	b2db      	uxtb	r3, r3
 800c22c:	3301      	adds	r3, #1
 800c22e:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 800c230:	4b10      	ldr	r3, [pc, #64]	; (800c274 <decode_gesture+0x84>)
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d005      	beq.n	800c244 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 800c238:	4b0e      	ldr	r3, [pc, #56]	; (800c274 <decode_gesture+0x84>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	7b39      	ldrb	r1, [r7, #12]
 800c23e:	7b7a      	ldrb	r2, [r7, #13]
 800c240:	4610      	mov	r0, r2
 800c242:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	3301      	adds	r3, #1
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	f003 0308 	and.w	r3, r3, #8
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d00a      	beq.n	800c268 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 800c252:	4b08      	ldr	r3, [pc, #32]	; (800c274 <decode_gesture+0x84>)
 800c254:	685b      	ldr	r3, [r3, #4]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d006      	beq.n	800c268 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800c25a:	4b06      	ldr	r3, [pc, #24]	; (800c274 <decode_gesture+0x84>)
 800c25c:	685b      	ldr	r3, [r3, #4]
 800c25e:	7bfa      	ldrb	r2, [r7, #15]
 800c260:	0992      	lsrs	r2, r2, #6
 800c262:	b2d2      	uxtb	r2, r2
 800c264:	4610      	mov	r0, r2
 800c266:	4798      	blx	r3
    }

    return 0;
 800c268:	2300      	movs	r3, #0
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3710      	adds	r7, #16
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}
 800c272:	bf00      	nop
 800c274:	20005034 	.word	0x20005034

0800c278 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b092      	sub	sp, #72	; 0x48
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	60b9      	str	r1, [r7, #8]
 800c282:	607a      	str	r2, [r7, #4]
 800c284:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800c286:	2300      	movs	r3, #0
 800c288:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 800c28c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c28e:	2200      	movs	r2, #0
 800c290:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800c292:	4bb2      	ldr	r3, [pc, #712]	; (800c55c <dmp_read_fifo+0x2e4>)
 800c294:	7b9b      	ldrb	r3, [r3, #14]
 800c296:	b29b      	uxth	r3, r3
 800c298:	f107 0120 	add.w	r1, r7, #32
 800c29c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c29e:	4618      	mov	r0, r3
 800c2a0:	f7fd fd8c 	bl	8009dbc <mpu_read_fifo_stream>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d002      	beq.n	800c2b0 <dmp_read_fifo+0x38>
        return -1;
 800c2aa:	f04f 33ff 	mov.w	r3, #4294967295
 800c2ae:	e151      	b.n	800c554 <dmp_read_fifo+0x2dc>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 800c2b0:	4baa      	ldr	r3, [pc, #680]	; (800c55c <dmp_read_fifo+0x2e4>)
 800c2b2:	895b      	ldrh	r3, [r3, #10]
 800c2b4:	f003 0314 	and.w	r3, r3, #20
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	f000 8087 	beq.w	800c3cc <dmp_read_fifo+0x154>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800c2be:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c2c2:	061a      	lsls	r2, r3, #24
 800c2c4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800c2c8:	041b      	lsls	r3, r3, #16
 800c2ca:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800c2cc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800c2d0:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800c2d2:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800c2d4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800c2d8:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	3304      	adds	r3, #4
 800c2e2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800c2e6:	0611      	lsls	r1, r2, #24
 800c2e8:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800c2ec:	0412      	lsls	r2, r2, #16
 800c2ee:	4311      	orrs	r1, r2
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800c2f0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c2f4:	0212      	lsls	r2, r2, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800c2f6:	430a      	orrs	r2, r1
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800c2f8:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 800c2fc:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800c2fe:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	3308      	adds	r3, #8
 800c304:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800c308:	0611      	lsls	r1, r2, #24
 800c30a:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 800c30e:	0412      	lsls	r2, r2, #16
 800c310:	4311      	orrs	r1, r2
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800c312:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 800c316:	0212      	lsls	r2, r2, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800c318:	430a      	orrs	r2, r1
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800c31a:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 800c31e:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800c320:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	330c      	adds	r3, #12
 800c326:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800c32a:	0611      	lsls	r1, r2, #24
 800c32c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800c330:	0412      	lsls	r2, r2, #16
 800c332:	4311      	orrs	r1, r2
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800c334:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800c338:	0212      	lsls	r2, r2, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800c33a:	430a      	orrs	r2, r1
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800c33c:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 800c340:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800c342:	601a      	str	r2, [r3, #0]
        ii += 16;
 800c344:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c348:	3310      	adds	r3, #16
 800c34a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	141b      	asrs	r3, r3, #16
 800c354:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	3304      	adds	r3, #4
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	141b      	asrs	r3, r3, #16
 800c35e:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	3308      	adds	r3, #8
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	141b      	asrs	r3, r3, #16
 800c368:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	330c      	adds	r3, #12
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	141b      	asrs	r3, r3, #16
 800c372:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	693a      	ldr	r2, [r7, #16]
 800c378:	fb02 f203 	mul.w	r2, r2, r3
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	6979      	ldr	r1, [r7, #20]
 800c380:	fb01 f303 	mul.w	r3, r1, r3
 800c384:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800c386:	69bb      	ldr	r3, [r7, #24]
 800c388:	69b9      	ldr	r1, [r7, #24]
 800c38a:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800c38e:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800c390:	69fb      	ldr	r3, [r7, #28]
 800c392:	69f9      	ldr	r1, [r7, #28]
 800c394:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800c398:	4413      	add	r3, r2
 800c39a:	643b      	str	r3, [r7, #64]	; 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800c39c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c39e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800c3a2:	db03      	blt.n	800c3ac <dmp_read_fifo+0x134>
 800c3a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3a6:	f1b3 5f88 	cmp.w	r3, #285212672	; 0x11000000
 800c3aa:	dd07      	ble.n	800c3bc <dmp_read_fifo+0x144>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800c3ac:	f7fd f86e 	bl	800948c <mpu_reset_fifo>
            sensors[0] = 0;
 800c3b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	801a      	strh	r2, [r3, #0]
            return -1;
 800c3b6:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ba:	e0cb      	b.n	800c554 <dmp_read_fifo+0x2dc>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800c3bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3be:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c3c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c3c6:	b21a      	sxth	r2, r3
 800c3c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3ca:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800c3cc:	4b63      	ldr	r3, [pc, #396]	; (800c55c <dmp_read_fifo+0x2e4>)
 800c3ce:	895b      	ldrh	r3, [r3, #10]
 800c3d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d052      	beq.n	800c47e <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800c3d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c3dc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c3e0:	4413      	add	r3, r2
 800c3e2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c3e6:	021b      	lsls	r3, r3, #8
 800c3e8:	b21a      	sxth	r2, r3
 800c3ea:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c3ee:	3301      	adds	r3, #1
 800c3f0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c3f4:	440b      	add	r3, r1
 800c3f6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c3fa:	b21b      	sxth	r3, r3
 800c3fc:	4313      	orrs	r3, r2
 800c3fe:	b21a      	sxth	r2, r3
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	3302      	adds	r3, #2
 800c408:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c40c:	3202      	adds	r2, #2
 800c40e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c412:	440a      	add	r2, r1
 800c414:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c418:	0212      	lsls	r2, r2, #8
 800c41a:	b211      	sxth	r1, r2
 800c41c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c420:	3203      	adds	r2, #3
 800c422:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800c426:	4402      	add	r2, r0
 800c428:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c42c:	b212      	sxth	r2, r2
 800c42e:	430a      	orrs	r2, r1
 800c430:	b212      	sxth	r2, r2
 800c432:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	3304      	adds	r3, #4
 800c438:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c43c:	3204      	adds	r2, #4
 800c43e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c442:	440a      	add	r2, r1
 800c444:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c448:	0212      	lsls	r2, r2, #8
 800c44a:	b211      	sxth	r1, r2
 800c44c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c450:	3205      	adds	r2, #5
 800c452:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800c456:	4402      	add	r2, r0
 800c458:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c45c:	b212      	sxth	r2, r2
 800c45e:	430a      	orrs	r2, r1
 800c460:	b212      	sxth	r2, r2
 800c462:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800c464:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c468:	3306      	adds	r3, #6
 800c46a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800c46e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c470:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c474:	f043 0308 	orr.w	r3, r3, #8
 800c478:	b21a      	sxth	r2, r3
 800c47a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c47c:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800c47e:	4b37      	ldr	r3, [pc, #220]	; (800c55c <dmp_read_fifo+0x2e4>)
 800c480:	895b      	ldrh	r3, [r3, #10]
 800c482:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800c486:	2b00      	cmp	r3, #0
 800c488:	d052      	beq.n	800c530 <dmp_read_fifo+0x2b8>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800c48a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c48e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c492:	4413      	add	r3, r2
 800c494:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c498:	021b      	lsls	r3, r3, #8
 800c49a:	b21a      	sxth	r2, r3
 800c49c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c4a0:	3301      	adds	r3, #1
 800c4a2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c4a6:	440b      	add	r3, r1
 800c4a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c4ac:	b21b      	sxth	r3, r3
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	b21a      	sxth	r2, r3
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	3302      	adds	r3, #2
 800c4ba:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c4be:	3202      	adds	r2, #2
 800c4c0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c4c4:	440a      	add	r2, r1
 800c4c6:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c4ca:	0212      	lsls	r2, r2, #8
 800c4cc:	b211      	sxth	r1, r2
 800c4ce:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c4d2:	3203      	adds	r2, #3
 800c4d4:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800c4d8:	4402      	add	r2, r0
 800c4da:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c4de:	b212      	sxth	r2, r2
 800c4e0:	430a      	orrs	r2, r1
 800c4e2:	b212      	sxth	r2, r2
 800c4e4:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	3304      	adds	r3, #4
 800c4ea:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c4ee:	3204      	adds	r2, #4
 800c4f0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c4f4:	440a      	add	r2, r1
 800c4f6:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c4fa:	0212      	lsls	r2, r2, #8
 800c4fc:	b211      	sxth	r1, r2
 800c4fe:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800c502:	3205      	adds	r2, #5
 800c504:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800c508:	4402      	add	r2, r0
 800c50a:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 800c50e:	b212      	sxth	r2, r2
 800c510:	430a      	orrs	r2, r1
 800c512:	b212      	sxth	r2, r2
 800c514:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800c516:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c51a:	3306      	adds	r3, #6
 800c51c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800c520:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c522:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c526:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800c52a:	b21a      	sxth	r2, r3
 800c52c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c52e:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800c530:	4b0a      	ldr	r3, [pc, #40]	; (800c55c <dmp_read_fifo+0x2e4>)
 800c532:	895b      	ldrh	r3, [r3, #10]
 800c534:	f003 0303 	and.w	r3, r3, #3
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d007      	beq.n	800c54c <dmp_read_fifo+0x2d4>
        decode_gesture(fifo_data + ii);
 800c53c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c540:	f107 0220 	add.w	r2, r7, #32
 800c544:	4413      	add	r3, r2
 800c546:	4618      	mov	r0, r3
 800c548:	f7ff fe52 	bl	800c1f0 <decode_gesture>

    get_ms(timestamp);
 800c54c:	6838      	ldr	r0, [r7, #0]
 800c54e:	f7fe fdb0 	bl	800b0b2 <mget_ms>
    return 0;
 800c552:	2300      	movs	r3, #0
}
 800c554:	4618      	mov	r0, r3
 800c556:	3748      	adds	r7, #72	; 0x48
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}
 800c55c:	20005034 	.word	0x20005034

0800c560 <MPU_Init>:

//MPU6050
//:0,
//    ,
u8 MPU_Init(void)
{ 
 800c560:	b580      	push	{r7, lr}
 800c562:	b082      	sub	sp, #8
 800c564:	af00      	add	r7, sp, #0
	u8 res;
	IIC_Init();//IIC
 800c566:	f7fc fc19 	bl	8008d9c <IIC_Init>
	MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X80);	//MPU6050
 800c56a:	2180      	movs	r1, #128	; 0x80
 800c56c:	206b      	movs	r0, #107	; 0x6b
 800c56e:	f000 f9b0 	bl	800c8d2 <MPU_Write_Byte>
    delay_ms(100);
 800c572:	2064      	movs	r0, #100	; 0x64
 800c574:	f7fa fce0 	bl	8006f38 <delay_ms>
	MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X00);	//MPU6050 
 800c578:	2100      	movs	r1, #0
 800c57a:	206b      	movs	r0, #107	; 0x6b
 800c57c:	f000 f9a9 	bl	800c8d2 <MPU_Write_Byte>
	MPU_Set_Gyro_Fsr(3);					//,2000dps
 800c580:	2003      	movs	r0, #3
 800c582:	f000 f830 	bl	800c5e6 <MPU_Set_Gyro_Fsr>
	MPU_Set_Accel_Fsr(0);					//,2g
 800c586:	2000      	movs	r0, #0
 800c588:	f000 f83e 	bl	800c608 <MPU_Set_Accel_Fsr>
	MPU_Set_Rate(50);						//50Hz
 800c58c:	2032      	movs	r0, #50	; 0x32
 800c58e:	f000 f87d 	bl	800c68c <MPU_Set_Rate>
	MPU_Write_Byte(MPU_INT_EN_REG,0X00);	//
 800c592:	2100      	movs	r1, #0
 800c594:	2038      	movs	r0, #56	; 0x38
 800c596:	f000 f99c 	bl	800c8d2 <MPU_Write_Byte>
	MPU_Write_Byte(MPU_USER_CTRL_REG,0X00);	//I2C
 800c59a:	2100      	movs	r1, #0
 800c59c:	206a      	movs	r0, #106	; 0x6a
 800c59e:	f000 f998 	bl	800c8d2 <MPU_Write_Byte>
	MPU_Write_Byte(MPU_FIFO_EN_REG,0XFF);	//FIFO  0X23()
 800c5a2:	21ff      	movs	r1, #255	; 0xff
 800c5a4:	2023      	movs	r0, #35	; 0x23
 800c5a6:	f000 f994 	bl	800c8d2 <MPU_Write_Byte>
	MPU_Write_Byte(MPU_INTBP_CFG_REG,0X80);	//INT
 800c5aa:	2180      	movs	r1, #128	; 0x80
 800c5ac:	2037      	movs	r0, #55	; 0x37
 800c5ae:	f000 f990 	bl	800c8d2 <MPU_Write_Byte>
	res=MPU_Read_Byte(MPU_DEVICE_ID_REG);
 800c5b2:	2075      	movs	r0, #117	; 0x75
 800c5b4:	f000 f9bd 	bl	800c932 <MPU_Read_Byte>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	71fb      	strb	r3, [r7, #7]
	if(res==MPU_ADDR)//ID
 800c5bc:	79fb      	ldrb	r3, [r7, #7]
 800c5be:	2b68      	cmp	r3, #104	; 0x68
 800c5c0:	d10c      	bne.n	800c5dc <MPU_Init+0x7c>
	{
		MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X01);	//CLKSEL,PLL X
 800c5c2:	2101      	movs	r1, #1
 800c5c4:	206b      	movs	r0, #107	; 0x6b
 800c5c6:	f000 f984 	bl	800c8d2 <MPU_Write_Byte>
		MPU_Write_Byte(MPU_PWR_MGMT2_REG,0X00);	//
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	206c      	movs	r0, #108	; 0x6c
 800c5ce:	f000 f980 	bl	800c8d2 <MPU_Write_Byte>
		MPU_Set_Rate(50);						//50Hz
 800c5d2:	2032      	movs	r0, #50	; 0x32
 800c5d4:	f000 f85a 	bl	800c68c <MPU_Set_Rate>
 	}else return 1;
	return 0;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	e000      	b.n	800c5de <MPU_Init+0x7e>
 	}else return 1;
 800c5dc:	2301      	movs	r3, #1
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3708      	adds	r7, #8
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <MPU_Set_Gyro_Fsr>:
//MPU6050
//fsr:0,250dps;1,500dps;2,1000dps;3,2000dps
//:0,
//    , 
u8 MPU_Set_Gyro_Fsr(u8 fsr)
{
 800c5e6:	b580      	push	{r7, lr}
 800c5e8:	b082      	sub	sp, #8
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	71fb      	strb	r3, [r7, #7]
	return MPU_Write_Byte(MPU_GYRO_CFG_REG,fsr<<3);//  
 800c5f0:	79fb      	ldrb	r3, [r7, #7]
 800c5f2:	00db      	lsls	r3, r3, #3
 800c5f4:	b2db      	uxtb	r3, r3
 800c5f6:	4619      	mov	r1, r3
 800c5f8:	201b      	movs	r0, #27
 800c5fa:	f000 f96a 	bl	800c8d2 <MPU_Write_Byte>
 800c5fe:	4603      	mov	r3, r0
}
 800c600:	4618      	mov	r0, r3
 800c602:	3708      	adds	r7, #8
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <MPU_Set_Accel_Fsr>:
//MPU6050
//fsr:0,2g;1,4g;2,8g;3,16g
//:0,
//    , 
u8 MPU_Set_Accel_Fsr(u8 fsr)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	4603      	mov	r3, r0
 800c610:	71fb      	strb	r3, [r7, #7]
	return MPU_Write_Byte(MPU_ACCEL_CFG_REG,fsr<<3);//  
 800c612:	79fb      	ldrb	r3, [r7, #7]
 800c614:	00db      	lsls	r3, r3, #3
 800c616:	b2db      	uxtb	r3, r3
 800c618:	4619      	mov	r1, r3
 800c61a:	201c      	movs	r0, #28
 800c61c:	f000 f959 	bl	800c8d2 <MPU_Write_Byte>
 800c620:	4603      	mov	r3, r0
}
 800c622:	4618      	mov	r0, r3
 800c624:	3708      	adds	r7, #8
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}

0800c62a <MPU_Set_LPF>:
//MPU6050
//lpf:(Hz)
//:0,
//    , 
u8 MPU_Set_LPF(u16 lpf)
{
 800c62a:	b580      	push	{r7, lr}
 800c62c:	b084      	sub	sp, #16
 800c62e:	af00      	add	r7, sp, #0
 800c630:	4603      	mov	r3, r0
 800c632:	80fb      	strh	r3, [r7, #6]
	u8 data=0;
 800c634:	2300      	movs	r3, #0
 800c636:	73fb      	strb	r3, [r7, #15]
	if(lpf>=188)data=1;
 800c638:	88fb      	ldrh	r3, [r7, #6]
 800c63a:	2bbb      	cmp	r3, #187	; 0xbb
 800c63c:	d902      	bls.n	800c644 <MPU_Set_LPF+0x1a>
 800c63e:	2301      	movs	r3, #1
 800c640:	73fb      	strb	r3, [r7, #15]
 800c642:	e019      	b.n	800c678 <MPU_Set_LPF+0x4e>
	else if(lpf>=98)data=2;
 800c644:	88fb      	ldrh	r3, [r7, #6]
 800c646:	2b61      	cmp	r3, #97	; 0x61
 800c648:	d902      	bls.n	800c650 <MPU_Set_LPF+0x26>
 800c64a:	2302      	movs	r3, #2
 800c64c:	73fb      	strb	r3, [r7, #15]
 800c64e:	e013      	b.n	800c678 <MPU_Set_LPF+0x4e>
	else if(lpf>=42)data=3;
 800c650:	88fb      	ldrh	r3, [r7, #6]
 800c652:	2b29      	cmp	r3, #41	; 0x29
 800c654:	d902      	bls.n	800c65c <MPU_Set_LPF+0x32>
 800c656:	2303      	movs	r3, #3
 800c658:	73fb      	strb	r3, [r7, #15]
 800c65a:	e00d      	b.n	800c678 <MPU_Set_LPF+0x4e>
	else if(lpf>=20)data=4;
 800c65c:	88fb      	ldrh	r3, [r7, #6]
 800c65e:	2b13      	cmp	r3, #19
 800c660:	d902      	bls.n	800c668 <MPU_Set_LPF+0x3e>
 800c662:	2304      	movs	r3, #4
 800c664:	73fb      	strb	r3, [r7, #15]
 800c666:	e007      	b.n	800c678 <MPU_Set_LPF+0x4e>
	else if(lpf>=10)data=5;
 800c668:	88fb      	ldrh	r3, [r7, #6]
 800c66a:	2b09      	cmp	r3, #9
 800c66c:	d902      	bls.n	800c674 <MPU_Set_LPF+0x4a>
 800c66e:	2305      	movs	r3, #5
 800c670:	73fb      	strb	r3, [r7, #15]
 800c672:	e001      	b.n	800c678 <MPU_Set_LPF+0x4e>
	else data=6; 
 800c674:	2306      	movs	r3, #6
 800c676:	73fb      	strb	r3, [r7, #15]
	return MPU_Write_Byte(MPU_CFG_REG,data);//  
 800c678:	7bfb      	ldrb	r3, [r7, #15]
 800c67a:	4619      	mov	r1, r3
 800c67c:	201a      	movs	r0, #26
 800c67e:	f000 f928 	bl	800c8d2 <MPU_Write_Byte>
 800c682:	4603      	mov	r3, r0
}
 800c684:	4618      	mov	r0, r3
 800c686:	3710      	adds	r7, #16
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <MPU_Set_Rate>:
//MPU6050(Fs=1KHz)
//rate:4~1000(Hz)
//:0,
//    , 
u8 MPU_Set_Rate(u16 rate)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
 800c692:	4603      	mov	r3, r0
 800c694:	80fb      	strh	r3, [r7, #6]
	u8 data;
	if(rate>1000)rate=1000;
 800c696:	88fb      	ldrh	r3, [r7, #6]
 800c698:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c69c:	d902      	bls.n	800c6a4 <MPU_Set_Rate+0x18>
 800c69e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c6a2:	80fb      	strh	r3, [r7, #6]
	if(rate<4)rate=4;
 800c6a4:	88fb      	ldrh	r3, [r7, #6]
 800c6a6:	2b03      	cmp	r3, #3
 800c6a8:	d801      	bhi.n	800c6ae <MPU_Set_Rate+0x22>
 800c6aa:	2304      	movs	r3, #4
 800c6ac:	80fb      	strh	r3, [r7, #6]
	data=1000/rate-1;
 800c6ae:	88fb      	ldrh	r3, [r7, #6]
 800c6b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c6b4:	fb92 f3f3 	sdiv	r3, r2, r3
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	3b01      	subs	r3, #1
 800c6bc:	73fb      	strb	r3, [r7, #15]
	data=MPU_Write_Byte(MPU_SAMPLE_RATE_REG,data);	//
 800c6be:	7bfb      	ldrb	r3, [r7, #15]
 800c6c0:	4619      	mov	r1, r3
 800c6c2:	2019      	movs	r0, #25
 800c6c4:	f000 f905 	bl	800c8d2 <MPU_Write_Byte>
 800c6c8:	4603      	mov	r3, r0
 800c6ca:	73fb      	strb	r3, [r7, #15]
 	return MPU_Set_LPF(rate/2);	//LPF
 800c6cc:	88fb      	ldrh	r3, [r7, #6]
 800c6ce:	085b      	lsrs	r3, r3, #1
 800c6d0:	b29b      	uxth	r3, r3
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f7ff ffa9 	bl	800c62a <MPU_Set_LPF>
 800c6d8:	4603      	mov	r3, r0
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	3710      	adds	r7, #16
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}

0800c6e2 <MPU_Get_Gyroscope>:
//()
//gx,gy,gz:x,y,z()
//:0,
//    ,
u8 MPU_Get_Gyroscope(short *gx,short *gy,short *gz)
{
 800c6e2:	b580      	push	{r7, lr}
 800c6e4:	b086      	sub	sp, #24
 800c6e6:	af00      	add	r7, sp, #0
 800c6e8:	60f8      	str	r0, [r7, #12]
 800c6ea:	60b9      	str	r1, [r7, #8]
 800c6ec:	607a      	str	r2, [r7, #4]
    u8 buf[6],res;  
	res=MPU_Read_Len(MPU_ADDR,MPU_GYRO_XOUTH_REG,6,buf);
 800c6ee:	f107 0310 	add.w	r3, r7, #16
 800c6f2:	2206      	movs	r2, #6
 800c6f4:	2143      	movs	r1, #67	; 0x43
 800c6f6:	2068      	movs	r0, #104	; 0x68
 800c6f8:	f000 f899 	bl	800c82e <MPU_Read_Len>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	75fb      	strb	r3, [r7, #23]
	if(res==0)
 800c700:	7dfb      	ldrb	r3, [r7, #23]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d11a      	bne.n	800c73c <MPU_Get_Gyroscope+0x5a>
	{
		*gx=((u16)buf[0]<<8)|buf[1];  
 800c706:	7c3b      	ldrb	r3, [r7, #16]
 800c708:	021b      	lsls	r3, r3, #8
 800c70a:	b21a      	sxth	r2, r3
 800c70c:	7c7b      	ldrb	r3, [r7, #17]
 800c70e:	b21b      	sxth	r3, r3
 800c710:	4313      	orrs	r3, r2
 800c712:	b21a      	sxth	r2, r3
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	801a      	strh	r2, [r3, #0]
		*gy=((u16)buf[2]<<8)|buf[3];  
 800c718:	7cbb      	ldrb	r3, [r7, #18]
 800c71a:	021b      	lsls	r3, r3, #8
 800c71c:	b21a      	sxth	r2, r3
 800c71e:	7cfb      	ldrb	r3, [r7, #19]
 800c720:	b21b      	sxth	r3, r3
 800c722:	4313      	orrs	r3, r2
 800c724:	b21a      	sxth	r2, r3
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	801a      	strh	r2, [r3, #0]
		*gz=((u16)buf[4]<<8)|buf[5];
 800c72a:	7d3b      	ldrb	r3, [r7, #20]
 800c72c:	021b      	lsls	r3, r3, #8
 800c72e:	b21a      	sxth	r2, r3
 800c730:	7d7b      	ldrb	r3, [r7, #21]
 800c732:	b21b      	sxth	r3, r3
 800c734:	4313      	orrs	r3, r2
 800c736:	b21a      	sxth	r2, r3
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	801a      	strh	r2, [r3, #0]
	} 	
    return res;;
 800c73c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c73e:	4618      	mov	r0, r3
 800c740:	3718      	adds	r7, #24
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}

0800c746 <MPU_Get_Accelerometer>:
//()
//gx,gy,gz:x,y,z()
//:0,
//    ,
u8 MPU_Get_Accelerometer(short *ax,short *ay,short *az)
{
 800c746:	b580      	push	{r7, lr}
 800c748:	b086      	sub	sp, #24
 800c74a:	af00      	add	r7, sp, #0
 800c74c:	60f8      	str	r0, [r7, #12]
 800c74e:	60b9      	str	r1, [r7, #8]
 800c750:	607a      	str	r2, [r7, #4]
    u8 buf[6],res;  
	res=MPU_Read_Len(MPU_ADDR,MPU_ACCEL_XOUTH_REG,6,buf);
 800c752:	f107 0310 	add.w	r3, r7, #16
 800c756:	2206      	movs	r2, #6
 800c758:	213b      	movs	r1, #59	; 0x3b
 800c75a:	2068      	movs	r0, #104	; 0x68
 800c75c:	f000 f867 	bl	800c82e <MPU_Read_Len>
 800c760:	4603      	mov	r3, r0
 800c762:	75fb      	strb	r3, [r7, #23]
	if(res==0)
 800c764:	7dfb      	ldrb	r3, [r7, #23]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d11a      	bne.n	800c7a0 <MPU_Get_Accelerometer+0x5a>
	{
		*ax=((u16)buf[0]<<8)|buf[1];  
 800c76a:	7c3b      	ldrb	r3, [r7, #16]
 800c76c:	021b      	lsls	r3, r3, #8
 800c76e:	b21a      	sxth	r2, r3
 800c770:	7c7b      	ldrb	r3, [r7, #17]
 800c772:	b21b      	sxth	r3, r3
 800c774:	4313      	orrs	r3, r2
 800c776:	b21a      	sxth	r2, r3
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	801a      	strh	r2, [r3, #0]
		*ay=((u16)buf[2]<<8)|buf[3];  
 800c77c:	7cbb      	ldrb	r3, [r7, #18]
 800c77e:	021b      	lsls	r3, r3, #8
 800c780:	b21a      	sxth	r2, r3
 800c782:	7cfb      	ldrb	r3, [r7, #19]
 800c784:	b21b      	sxth	r3, r3
 800c786:	4313      	orrs	r3, r2
 800c788:	b21a      	sxth	r2, r3
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	801a      	strh	r2, [r3, #0]
		*az=((u16)buf[4]<<8)|buf[5];
 800c78e:	7d3b      	ldrb	r3, [r7, #20]
 800c790:	021b      	lsls	r3, r3, #8
 800c792:	b21a      	sxth	r2, r3
 800c794:	7d7b      	ldrb	r3, [r7, #21]
 800c796:	b21b      	sxth	r3, r3
 800c798:	4313      	orrs	r3, r2
 800c79a:	b21a      	sxth	r2, r3
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	801a      	strh	r2, [r3, #0]
	} 	
    return res;;
 800c7a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3718      	adds	r7, #24
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}

0800c7aa <MPU_Write_Len>:
//len:
//buf:
//:0,
//    ,
u8 MPU_Write_Len(u8 addr,u8 reg,u8 len,u8 *buf)
{
 800c7aa:	b580      	push	{r7, lr}
 800c7ac:	b084      	sub	sp, #16
 800c7ae:	af00      	add	r7, sp, #0
 800c7b0:	603b      	str	r3, [r7, #0]
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	71fb      	strb	r3, [r7, #7]
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	71bb      	strb	r3, [r7, #6]
 800c7ba:	4613      	mov	r3, r2
 800c7bc:	717b      	strb	r3, [r7, #5]
	u8 i; 
    IIC_Start(); 
 800c7be:	f7fc fb1f 	bl	8008e00 <IIC_Start>
	IIC_Send_Byte((addr<<1)|0);//+	
 800c7c2:	79fb      	ldrb	r3, [r7, #7]
 800c7c4:	005b      	lsls	r3, r3, #1
 800c7c6:	b2db      	uxtb	r3, r3
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7fc fbf3 	bl	8008fb4 <IIC_Send_Byte>
	if(IIC_Wait_Ack())	//
 800c7ce:	f7fc fb67 	bl	8008ea0 <IIC_Wait_Ack>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d003      	beq.n	800c7e0 <MPU_Write_Len+0x36>
	{
		IIC_Stop();		 
 800c7d8:	f7fc fb3a 	bl	8008e50 <IIC_Stop>
		return 1;		
 800c7dc:	2301      	movs	r3, #1
 800c7de:	e022      	b.n	800c826 <MPU_Write_Len+0x7c>
	}
    IIC_Send_Byte(reg);	//
 800c7e0:	79bb      	ldrb	r3, [r7, #6]
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f7fc fbe6 	bl	8008fb4 <IIC_Send_Byte>
    IIC_Wait_Ack();		//
 800c7e8:	f7fc fb5a 	bl	8008ea0 <IIC_Wait_Ack>
	for(i=0;i<len;i++)
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	73fb      	strb	r3, [r7, #15]
 800c7f0:	e012      	b.n	800c818 <MPU_Write_Len+0x6e>
	{
		IIC_Send_Byte(buf[i]);	//
 800c7f2:	7bfb      	ldrb	r3, [r7, #15]
 800c7f4:	683a      	ldr	r2, [r7, #0]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	781b      	ldrb	r3, [r3, #0]
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f7fc fbda 	bl	8008fb4 <IIC_Send_Byte>
		if(IIC_Wait_Ack())		//ACK
 800c800:	f7fc fb4e 	bl	8008ea0 <IIC_Wait_Ack>
 800c804:	4603      	mov	r3, r0
 800c806:	2b00      	cmp	r3, #0
 800c808:	d003      	beq.n	800c812 <MPU_Write_Len+0x68>
		{
			IIC_Stop();	 
 800c80a:	f7fc fb21 	bl	8008e50 <IIC_Stop>
			return 1;		 
 800c80e:	2301      	movs	r3, #1
 800c810:	e009      	b.n	800c826 <MPU_Write_Len+0x7c>
	for(i=0;i<len;i++)
 800c812:	7bfb      	ldrb	r3, [r7, #15]
 800c814:	3301      	adds	r3, #1
 800c816:	73fb      	strb	r3, [r7, #15]
 800c818:	7bfa      	ldrb	r2, [r7, #15]
 800c81a:	797b      	ldrb	r3, [r7, #5]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d3e8      	bcc.n	800c7f2 <MPU_Write_Len+0x48>
		}		
	}    
    IIC_Stop();	 
 800c820:	f7fc fb16 	bl	8008e50 <IIC_Stop>
	return 0;	
 800c824:	2300      	movs	r3, #0
} 
 800c826:	4618      	mov	r0, r3
 800c828:	3710      	adds	r7, #16
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}

0800c82e <MPU_Read_Len>:
//len:
//buf:
//:0,
//    ,
u8 MPU_Read_Len(u8 addr,u8 reg,u8 len,u8 *buf)
{ 
 800c82e:	b580      	push	{r7, lr}
 800c830:	b082      	sub	sp, #8
 800c832:	af00      	add	r7, sp, #0
 800c834:	603b      	str	r3, [r7, #0]
 800c836:	4603      	mov	r3, r0
 800c838:	71fb      	strb	r3, [r7, #7]
 800c83a:	460b      	mov	r3, r1
 800c83c:	71bb      	strb	r3, [r7, #6]
 800c83e:	4613      	mov	r3, r2
 800c840:	717b      	strb	r3, [r7, #5]
 	IIC_Start(); 
 800c842:	f7fc fadd 	bl	8008e00 <IIC_Start>
	IIC_Send_Byte((addr<<1)|0);//+	
 800c846:	79fb      	ldrb	r3, [r7, #7]
 800c848:	005b      	lsls	r3, r3, #1
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	4618      	mov	r0, r3
 800c84e:	f7fc fbb1 	bl	8008fb4 <IIC_Send_Byte>
	if(IIC_Wait_Ack())	//
 800c852:	f7fc fb25 	bl	8008ea0 <IIC_Wait_Ack>
 800c856:	4603      	mov	r3, r0
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d003      	beq.n	800c864 <MPU_Read_Len+0x36>
	{
		IIC_Stop();		 
 800c85c:	f7fc faf8 	bl	8008e50 <IIC_Stop>
		return 1;		
 800c860:	2301      	movs	r3, #1
 800c862:	e032      	b.n	800c8ca <MPU_Read_Len+0x9c>
	}
    IIC_Send_Byte(reg);	//
 800c864:	79bb      	ldrb	r3, [r7, #6]
 800c866:	4618      	mov	r0, r3
 800c868:	f7fc fba4 	bl	8008fb4 <IIC_Send_Byte>
    IIC_Wait_Ack();		//
 800c86c:	f7fc fb18 	bl	8008ea0 <IIC_Wait_Ack>
    IIC_Start();
 800c870:	f7fc fac6 	bl	8008e00 <IIC_Start>
	IIC_Send_Byte((addr<<1)|1);//+	
 800c874:	79fb      	ldrb	r3, [r7, #7]
 800c876:	005b      	lsls	r3, r3, #1
 800c878:	b25b      	sxtb	r3, r3
 800c87a:	f043 0301 	orr.w	r3, r3, #1
 800c87e:	b25b      	sxtb	r3, r3
 800c880:	b2db      	uxtb	r3, r3
 800c882:	4618      	mov	r0, r3
 800c884:	f7fc fb96 	bl	8008fb4 <IIC_Send_Byte>
    IIC_Wait_Ack();		// 
 800c888:	f7fc fb0a 	bl	8008ea0 <IIC_Wait_Ack>
	while(len)
 800c88c:	e017      	b.n	800c8be <MPU_Read_Len+0x90>
	{
		if(len==1)*buf=IIC_Read_Byte(0);//,nACK 
 800c88e:	797b      	ldrb	r3, [r7, #5]
 800c890:	2b01      	cmp	r3, #1
 800c892:	d107      	bne.n	800c8a4 <MPU_Read_Len+0x76>
 800c894:	2000      	movs	r0, #0
 800c896:	f7fc fbcb 	bl	8009030 <IIC_Read_Byte>
 800c89a:	4603      	mov	r3, r0
 800c89c:	461a      	mov	r2, r3
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	701a      	strb	r2, [r3, #0]
 800c8a2:	e006      	b.n	800c8b2 <MPU_Read_Len+0x84>
		else *buf=IIC_Read_Byte(1);		//,ACK  
 800c8a4:	2001      	movs	r0, #1
 800c8a6:	f7fc fbc3 	bl	8009030 <IIC_Read_Byte>
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	701a      	strb	r2, [r3, #0]
		len--;
 800c8b2:	797b      	ldrb	r3, [r7, #5]
 800c8b4:	3b01      	subs	r3, #1
 800c8b6:	717b      	strb	r3, [r7, #5]
		buf++; 
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	603b      	str	r3, [r7, #0]
	while(len)
 800c8be:	797b      	ldrb	r3, [r7, #5]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d1e4      	bne.n	800c88e <MPU_Read_Len+0x60>
	}    
    IIC_Stop();	// 
 800c8c4:	f7fc fac4 	bl	8008e50 <IIC_Stop>
	return 0;	
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3708      	adds	r7, #8
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}

0800c8d2 <MPU_Write_Byte>:
//reg:
//data:
//:0,
//    ,
u8 MPU_Write_Byte(u8 reg,u8 data) 				 
{ 
 800c8d2:	b580      	push	{r7, lr}
 800c8d4:	b082      	sub	sp, #8
 800c8d6:	af00      	add	r7, sp, #0
 800c8d8:	4603      	mov	r3, r0
 800c8da:	460a      	mov	r2, r1
 800c8dc:	71fb      	strb	r3, [r7, #7]
 800c8de:	4613      	mov	r3, r2
 800c8e0:	71bb      	strb	r3, [r7, #6]
    IIC_Start(); 
 800c8e2:	f7fc fa8d 	bl	8008e00 <IIC_Start>
	IIC_Send_Byte((MPU_ADDR<<1)|0);//+	
 800c8e6:	20d0      	movs	r0, #208	; 0xd0
 800c8e8:	f7fc fb64 	bl	8008fb4 <IIC_Send_Byte>
	if(IIC_Wait_Ack())	//
 800c8ec:	f7fc fad8 	bl	8008ea0 <IIC_Wait_Ack>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d003      	beq.n	800c8fe <MPU_Write_Byte+0x2c>
	{
		IIC_Stop();		 
 800c8f6:	f7fc faab 	bl	8008e50 <IIC_Stop>
		return 1;		
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	e015      	b.n	800c92a <MPU_Write_Byte+0x58>
	}
    IIC_Send_Byte(reg);	//
 800c8fe:	79fb      	ldrb	r3, [r7, #7]
 800c900:	4618      	mov	r0, r3
 800c902:	f7fc fb57 	bl	8008fb4 <IIC_Send_Byte>
    IIC_Wait_Ack();		// 
 800c906:	f7fc facb 	bl	8008ea0 <IIC_Wait_Ack>
	IIC_Send_Byte(data);//
 800c90a:	79bb      	ldrb	r3, [r7, #6]
 800c90c:	4618      	mov	r0, r3
 800c90e:	f7fc fb51 	bl	8008fb4 <IIC_Send_Byte>
	if(IIC_Wait_Ack())	//ACK
 800c912:	f7fc fac5 	bl	8008ea0 <IIC_Wait_Ack>
 800c916:	4603      	mov	r3, r0
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d003      	beq.n	800c924 <MPU_Write_Byte+0x52>
	{
		IIC_Stop();	 
 800c91c:	f7fc fa98 	bl	8008e50 <IIC_Stop>
		return 1;		 
 800c920:	2301      	movs	r3, #1
 800c922:	e002      	b.n	800c92a <MPU_Write_Byte+0x58>
	}		 
    IIC_Stop();	 
 800c924:	f7fc fa94 	bl	8008e50 <IIC_Stop>
	return 0;
 800c928:	2300      	movs	r3, #0
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3708      	adds	r7, #8
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}

0800c932 <MPU_Read_Byte>:
//IIC 
//reg: 
//:
u8 MPU_Read_Byte(u8 reg)
{
 800c932:	b580      	push	{r7, lr}
 800c934:	b084      	sub	sp, #16
 800c936:	af00      	add	r7, sp, #0
 800c938:	4603      	mov	r3, r0
 800c93a:	71fb      	strb	r3, [r7, #7]
	u8 res;
    IIC_Start(); 
 800c93c:	f7fc fa60 	bl	8008e00 <IIC_Start>
	IIC_Send_Byte((MPU_ADDR<<1)|0);//+	
 800c940:	20d0      	movs	r0, #208	; 0xd0
 800c942:	f7fc fb37 	bl	8008fb4 <IIC_Send_Byte>
	IIC_Wait_Ack();		// 
 800c946:	f7fc faab 	bl	8008ea0 <IIC_Wait_Ack>
    IIC_Send_Byte(reg);	//
 800c94a:	79fb      	ldrb	r3, [r7, #7]
 800c94c:	4618      	mov	r0, r3
 800c94e:	f7fc fb31 	bl	8008fb4 <IIC_Send_Byte>
    IIC_Wait_Ack();		//
 800c952:	f7fc faa5 	bl	8008ea0 <IIC_Wait_Ack>
    IIC_Start();
 800c956:	f7fc fa53 	bl	8008e00 <IIC_Start>
	IIC_Send_Byte((MPU_ADDR<<1)|1);//+	
 800c95a:	20d1      	movs	r0, #209	; 0xd1
 800c95c:	f7fc fb2a 	bl	8008fb4 <IIC_Send_Byte>
    IIC_Wait_Ack();		// 
 800c960:	f7fc fa9e 	bl	8008ea0 <IIC_Wait_Ack>
	res=IIC_Read_Byte(0);//,nACK 
 800c964:	2000      	movs	r0, #0
 800c966:	f7fc fb63 	bl	8009030 <IIC_Read_Byte>
 800c96a:	4603      	mov	r3, r0
 800c96c:	73fb      	strb	r3, [r7, #15]
    IIC_Stop();			// 
 800c96e:	f7fc fa6f 	bl	8008e50 <IIC_Stop>
	return res;		
 800c972:	7bfb      	ldrb	r3, [r7, #15]
}
 800c974:	4618      	mov	r0, r3
 800c976:	3710      	adds	r7, #16
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd80      	pop	{r7, pc}

0800c97c <GetGBKCode>:
* Output         : - *pBuffer: 
* Return         : None
* Attention		 : GBK32Byte32bytepBuffer[]
*******************************************************************************/
void GetGBKCode(unsigned char* pBuffer,unsigned char * c)
{ 
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	6039      	str	r1, [r7, #0]
   unsigned char High8bit,Low8bit;
   High8bit=*c;     /* 8 */
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	781b      	ldrb	r3, [r3, #0]
 800c98a:	73fb      	strb	r3, [r7, #15]
   Low8bit=*(c+1);  /* 8 */
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	785b      	ldrb	r3, [r3, #1]
 800c990:	73bb      	strb	r3, [r7, #14]
   memcpy(pBuffer,HzLib[((High8bit-0xb0)*94+Low8bit-0xa1)*2] ,32);
 800c992:	7bfb      	ldrb	r3, [r7, #15]
 800c994:	3bb0      	subs	r3, #176	; 0xb0
 800c996:	225e      	movs	r2, #94	; 0x5e
 800c998:	fb02 f203 	mul.w	r2, r2, r3
 800c99c:	7bbb      	ldrb	r3, [r7, #14]
 800c99e:	4413      	add	r3, r2
 800c9a0:	3ba1      	subs	r3, #161	; 0xa1
 800c9a2:	005b      	lsls	r3, r3, #1
 800c9a4:	011b      	lsls	r3, r3, #4
 800c9a6:	4a05      	ldr	r2, [pc, #20]	; (800c9bc <GetGBKCode+0x40>)
 800c9a8:	4413      	add	r3, r2
 800c9aa:	2220      	movs	r2, #32
 800c9ac:	4619      	mov	r1, r3
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f000 fe69 	bl	800d686 <memcpy>
}
 800c9b4:	bf00      	nop
 800c9b6:	3710      	adds	r7, #16
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}
 800c9bc:	0801373c 	.word	0x0801373c

0800c9c0 <LCD_WriteCmd>:
//}

//
//cmd:
void LCD_WriteCmd(uint16_t cmd)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b083      	sub	sp, #12
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	80fb      	strh	r3, [r7, #6]
#ifdef TFTLCD_HX8357D	
	TFTLCD->LCD_CMD=cmd;//
#endif

#ifdef TFTLCD_HX8352C
	TFTLCD->LCD_CMD=cmd<<8;
 800c9ca:	4a05      	ldr	r2, [pc, #20]	; (800c9e0 <LCD_WriteCmd+0x20>)
 800c9cc:	88fb      	ldrh	r3, [r7, #6]
 800c9ce:	021b      	lsls	r3, r3, #8
 800c9d0:	b29b      	uxth	r3, r3
 800c9d2:	8013      	strh	r3, [r2, #0]
#endif

#ifdef TFTLCD_ILI9486
	TFTLCD->LCD_CMD=cmd;
#endif	
}
 800c9d4:	bf00      	nop
 800c9d6:	370c      	adds	r7, #12
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr
 800c9e0:	6c00007e 	.word	0x6c00007e

0800c9e4 <LCD_WriteData>:

//
//data:
void LCD_WriteData(uint16_t data)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b083      	sub	sp, #12
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	80fb      	strh	r3, [r7, #6]
#ifdef TFTLCD_HX8357D	
	TFTLCD->LCD_DATA=data;//
#endif
	
#ifdef TFTLCD_HX8352C
	TFTLCD->LCD_DATA=data<<8;
 800c9ee:	4a05      	ldr	r2, [pc, #20]	; (800ca04 <LCD_WriteData+0x20>)
 800c9f0:	88fb      	ldrh	r3, [r7, #6]
 800c9f2:	021b      	lsls	r3, r3, #8
 800c9f4:	b29b      	uxth	r3, r3
 800c9f6:	8053      	strh	r3, [r2, #2]
#endif

#ifdef TFTLCD_ILI9486
	TFTLCD->LCD_DATA=data;
#endif
}
 800c9f8:	bf00      	nop
 800c9fa:	370c      	adds	r7, #12
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr
 800ca04:	6c00007e 	.word	0x6c00007e

0800ca08 <LCD_WriteCmdData>:

void LCD_WriteCmdData(uint16_t cmd,uint16_t data)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b082      	sub	sp, #8
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	4603      	mov	r3, r0
 800ca10:	460a      	mov	r2, r1
 800ca12:	80fb      	strh	r3, [r7, #6]
 800ca14:	4613      	mov	r3, r2
 800ca16:	80bb      	strh	r3, [r7, #4]
	LCD_WriteCmd(cmd);
 800ca18:	88fb      	ldrh	r3, [r7, #6]
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	f7ff ffd0 	bl	800c9c0 <LCD_WriteCmd>
	LCD_WriteData(data);
 800ca20:	88bb      	ldrh	r3, [r7, #4]
 800ca22:	4618      	mov	r0, r3
 800ca24:	f7ff ffde 	bl	800c9e4 <LCD_WriteData>
}
 800ca28:	bf00      	nop
 800ca2a:	3708      	adds	r7, #8
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}

0800ca30 <LCD_WriteData_Color>:


void LCD_WriteData_Color(uint16_t color)
{
 800ca30:	b480      	push	{r7}
 800ca32:	b083      	sub	sp, #12
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	4603      	mov	r3, r0
 800ca38:	80fb      	strh	r3, [r7, #6]
#ifdef TFTLCD_HX8357D
	TFTLCD->LCD_DATA=color;
#endif

#ifdef TFTLCD_HX8352C
	TFTLCD->LCD_DATA=color&0xff00;
 800ca3a:	4a08      	ldr	r2, [pc, #32]	; (800ca5c <LCD_WriteData_Color+0x2c>)
 800ca3c:	88fb      	ldrh	r3, [r7, #6]
 800ca3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ca42:	b29b      	uxth	r3, r3
 800ca44:	8053      	strh	r3, [r2, #2]
	TFTLCD->LCD_DATA=color<<8;
 800ca46:	4a05      	ldr	r2, [pc, #20]	; (800ca5c <LCD_WriteData_Color+0x2c>)
 800ca48:	88fb      	ldrh	r3, [r7, #6]
 800ca4a:	021b      	lsls	r3, r3, #8
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	8053      	strh	r3, [r2, #2]
#endif

#ifdef TFTLCD_ILI9486
	TFTLCD->LCD_DATA=color;
#endif
}
 800ca50:	bf00      	nop
 800ca52:	370c      	adds	r7, #12
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr
 800ca5c:	6c00007e 	.word	0x6c00007e

0800ca60 <LCD_Display_Dir>:


//LCD
//dir:0,1,
void LCD_Display_Dir(uint8_t dir)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b082      	sub	sp, #8
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	4603      	mov	r3, r0
 800ca68:	71fb      	strb	r3, [r7, #7]
	if(dir==0)  //
 800ca6a:	79fb      	ldrb	r3, [r7, #7]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d110      	bne.n	800ca92 <LCD_Display_Dir+0x32>
		lcdPara.height=480;
		lcdPara.width=320;
#endif

#ifdef TFTLCD_HX8352C
		LCD_WriteCmd(0x36);   //
 800ca70:	2036      	movs	r0, #54	; 0x36
 800ca72:	f7ff ffa5 	bl	800c9c0 <LCD_WriteCmd>
		LCD_WriteData(0x03);  //03:U-D,L-R; 06:D-U,R-L;
 800ca76:	2003      	movs	r0, #3
 800ca78:	f7ff ffb4 	bl	800c9e4 <LCD_WriteData>
		lcdPara.height=400;
 800ca7c:	4b13      	ldr	r3, [pc, #76]	; (800cacc <LCD_Display_Dir+0x6c>)
 800ca7e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800ca82:	805a      	strh	r2, [r3, #2]
		lcdPara.width=240;			
 800ca84:	4b11      	ldr	r3, [pc, #68]	; (800cacc <LCD_Display_Dir+0x6c>)
 800ca86:	22f0      	movs	r2, #240	; 0xf0
 800ca88:	801a      	strh	r2, [r3, #0]
		LCD_WriteCmd(0x36);   //
		LCD_WriteData(0x00);  
		lcdPara.height=480;
		lcdPara.width=320;			
#endif
		lcdPara.dir=0;
 800ca8a:	4b10      	ldr	r3, [pc, #64]	; (800cacc <LCD_Display_Dir+0x6c>)
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	719a      	strb	r2, [r3, #6]
 800ca90:	e00f      	b.n	800cab2 <LCD_Display_Dir+0x52>
		lcdPara.height=320;
		lcdPara.width=480;
#endif
		
#ifdef TFTLCD_HX8352C
		LCD_WriteCmd(0x16);   //
 800ca92:	2016      	movs	r0, #22
 800ca94:	f7ff ff94 	bl	800c9c0 <LCD_WriteCmd>
		LCD_WriteData(0x60);  //60  
 800ca98:	2060      	movs	r0, #96	; 0x60
 800ca9a:	f7ff ffa3 	bl	800c9e4 <LCD_WriteData>
		lcdPara.height=240;
 800ca9e:	4b0b      	ldr	r3, [pc, #44]	; (800cacc <LCD_Display_Dir+0x6c>)
 800caa0:	22f0      	movs	r2, #240	; 0xf0
 800caa2:	805a      	strh	r2, [r3, #2]
		lcdPara.width=400;			
 800caa4:	4b09      	ldr	r3, [pc, #36]	; (800cacc <LCD_Display_Dir+0x6c>)
 800caa6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800caaa:	801a      	strh	r2, [r3, #0]
		LCD_WriteCmd(0x36);   //
		LCD_WriteData(0x60);  
		lcdPara.height=320;
		lcdPara.width=480;			
#endif
		lcdPara.dir=1;
 800caac:	4b07      	ldr	r3, [pc, #28]	; (800cacc <LCD_Display_Dir+0x6c>)
 800caae:	2201      	movs	r2, #1
 800cab0:	719a      	strb	r2, [r3, #6]
	}	

//
	LCD_W=lcdPara.width;		//LCD 
 800cab2:	4b06      	ldr	r3, [pc, #24]	; (800cacc <LCD_Display_Dir+0x6c>)
 800cab4:	881a      	ldrh	r2, [r3, #0]
 800cab6:	4b06      	ldr	r3, [pc, #24]	; (800cad0 <LCD_Display_Dir+0x70>)
 800cab8:	801a      	strh	r2, [r3, #0]
	LCD_H=lcdPara.height;		//LCD 
 800caba:	4b04      	ldr	r3, [pc, #16]	; (800cacc <LCD_Display_Dir+0x6c>)
 800cabc:	885a      	ldrh	r2, [r3, #2]
 800cabe:	4b05      	ldr	r3, [pc, #20]	; (800cad4 <LCD_Display_Dir+0x74>)
 800cac0:	801a      	strh	r2, [r3, #0]
}
 800cac2:	bf00      	nop
 800cac4:	3708      	adds	r7, #8
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop
 800cacc:	2000591c 	.word	0x2000591c
 800cad0:	20005918 	.word	0x20005918
 800cad4:	20005924 	.word	0x20005924

0800cad8 <TFTLCD_Init>:

// TFT LCD
void TFTLCD_Init(void)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 800cadc:	2032      	movs	r0, #50	; 0x32
 800cade:	f7f4 fac9 	bl	8001074 <HAL_Delay>
	lcdPara.id=LCD_ReadData();	//dummy read 	
	lcdPara.id=LCD_ReadData();    
#endif 

#ifdef TFTLCD_HX8352C
	LCD_WriteCmd(0X00);	
 800cae2:	2000      	movs	r0, #0
 800cae4:	f7ff ff6c 	bl	800c9c0 <LCD_WriteCmd>
	lcdPara.id=TFTLCD->LCD_DATA>>8; 
 800cae8:	4be9      	ldr	r3, [pc, #932]	; (800ce90 <TFTLCD_Init+0x3b8>)
 800caea:	885b      	ldrh	r3, [r3, #2]
 800caec:	0a1b      	lsrs	r3, r3, #8
 800caee:	b29a      	uxth	r2, r3
 800caf0:	4be8      	ldr	r3, [pc, #928]	; (800ce94 <TFTLCD_Init+0x3bc>)
 800caf2:	809a      	strh	r2, [r3, #4]
#ifdef TFTLCD_HX8352C

	//************* Start Initial Sequence **********//	
	//##################################################################
	//Power Voltage Setting
	LCD_WriteCmdData(0x1A,0x02); //BT  0x02
 800caf4:	2102      	movs	r1, #2
 800caf6:	201a      	movs	r0, #26
 800caf8:	f7ff ff86 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x1B,0x88); //VRH  0x88
 800cafc:	2188      	movs	r1, #136	; 0x88
 800cafe:	201b      	movs	r0, #27
 800cb00:	f7ff ff82 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x1C,0x06); //AP[0:2]  //
 800cb04:	2106      	movs	r1, #6
 800cb06:	201c      	movs	r0, #28
 800cb08:	f7ff ff7e 	bl	800ca08 <LCD_WriteCmdData>
	
	//****VCOM offset**///
	LCD_WriteCmdData(0x23,0x00); //SEL_VCM   00
 800cb0c:	2100      	movs	r1, #0
 800cb0e:	2023      	movs	r0, #35	; 0x23
 800cb10:	f7ff ff7a 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x24,0x5f); //VCM    5f
 800cb14:	215f      	movs	r1, #95	; 0x5f
 800cb16:	2024      	movs	r0, #36	; 0x24
 800cb18:	f7ff ff76 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x25,0x15); //VDV   0x15
 800cb1c:	2115      	movs	r1, #21
 800cb1e:	2025      	movs	r0, #37	; 0x25
 800cb20:	f7ff ff72 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x2D,0x03); //NOW[2:0]=011
 800cb24:	2103      	movs	r1, #3
 800cb26:	202d      	movs	r0, #45	; 0x2d
 800cb28:	f7ff ff6e 	bl	800ca08 <LCD_WriteCmdData>
	//Power on Setting
	LCD_WriteCmdData(0x18,0x04); //Frame rate 72Hz
 800cb2c:	2104      	movs	r1, #4
 800cb2e:	2018      	movs	r0, #24
 800cb30:	f7ff ff6a 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x19,0x01); //OSC_EN='1', start Osc
 800cb34:	2101      	movs	r1, #1
 800cb36:	2019      	movs	r0, #25
 800cb38:	f7ff ff66 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x01,0x00); //DP_STB='0', out deep sleep
 800cb3c:	2100      	movs	r1, #0
 800cb3e:	2001      	movs	r0, #1
 800cb40:	f7ff ff62 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x1F,0x88); //STB=0
 800cb44:	2188      	movs	r1, #136	; 0x88
 800cb46:	201f      	movs	r0, #31
 800cb48:	f7ff ff5e 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cb4c:	2005      	movs	r0, #5
 800cb4e:	f7f4 fa91 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x80); //DK=0
 800cb52:	2180      	movs	r1, #128	; 0x80
 800cb54:	201f      	movs	r0, #31
 800cb56:	f7ff ff57 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cb5a:	2005      	movs	r0, #5
 800cb5c:	f7f4 fa8a 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x90); //PON=1
 800cb60:	2190      	movs	r1, #144	; 0x90
 800cb62:	201f      	movs	r0, #31
 800cb64:	f7ff ff50 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cb68:	2005      	movs	r0, #5
 800cb6a:	f7f4 fa83 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0xD0); //VCOMG=1
 800cb6e:	21d0      	movs	r1, #208	; 0xd0
 800cb70:	201f      	movs	r0, #31
 800cb72:	f7ff ff49 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cb76:	2005      	movs	r0, #5
 800cb78:	f7f4 fa7c 	bl	8001074 <HAL_Delay>
	//262k/65k color selection
	LCD_WriteCmdData(0x17,0x05); //default 0x06 262k color // 0x05 65k color
 800cb7c:	2105      	movs	r1, #5
 800cb7e:	2017      	movs	r0, #23
 800cb80:	f7ff ff42 	bl	800ca08 <LCD_WriteCmdData>
	//SET PANEL
	LCD_WriteCmdData(0x36,0x13); //REV_P, SM_P, GS_P, BGR_P, SS_P   0x03
 800cb84:	2113      	movs	r1, #19
 800cb86:	2036      	movs	r0, #54	; 0x36
 800cb88:	f7ff ff3e 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x29,0x31); //400 lines
 800cb8c:	2131      	movs	r1, #49	; 0x31
 800cb8e:	2029      	movs	r0, #41	; 0x29
 800cb90:	f7ff ff3a 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x71,0x1A); //RTN
 800cb94:	211a      	movs	r1, #26
 800cb96:	2071      	movs	r0, #113	; 0x71
 800cb98:	f7ff ff36 	bl	800ca08 <LCD_WriteCmdData>
	//Gamma 2.2 Setting
	LCD_WriteCmdData(0x40,0x00);
 800cb9c:	2100      	movs	r1, #0
 800cb9e:	2040      	movs	r0, #64	; 0x40
 800cba0:	f7ff ff32 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x41,0x45);
 800cba4:	2145      	movs	r1, #69	; 0x45
 800cba6:	2041      	movs	r0, #65	; 0x41
 800cba8:	f7ff ff2e 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x42,0x45);
 800cbac:	2145      	movs	r1, #69	; 0x45
 800cbae:	2042      	movs	r0, #66	; 0x42
 800cbb0:	f7ff ff2a 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x43,0x04);
 800cbb4:	2104      	movs	r1, #4
 800cbb6:	2043      	movs	r0, #67	; 0x43
 800cbb8:	f7ff ff26 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x44,0x00);
 800cbbc:	2100      	movs	r1, #0
 800cbbe:	2044      	movs	r0, #68	; 0x44
 800cbc0:	f7ff ff22 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x45,0x08);
 800cbc4:	2108      	movs	r1, #8
 800cbc6:	2045      	movs	r0, #69	; 0x45
 800cbc8:	f7ff ff1e 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x46,0x23);
 800cbcc:	2123      	movs	r1, #35	; 0x23
 800cbce:	2046      	movs	r0, #70	; 0x46
 800cbd0:	f7ff ff1a 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x47,0x23);
 800cbd4:	2123      	movs	r1, #35	; 0x23
 800cbd6:	2047      	movs	r0, #71	; 0x47
 800cbd8:	f7ff ff16 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x48,0x77);
 800cbdc:	2177      	movs	r1, #119	; 0x77
 800cbde:	2048      	movs	r0, #72	; 0x48
 800cbe0:	f7ff ff12 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x49,0x40);
 800cbe4:	2140      	movs	r1, #64	; 0x40
 800cbe6:	2049      	movs	r0, #73	; 0x49
 800cbe8:	f7ff ff0e 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x4A,0x04);
 800cbec:	2104      	movs	r1, #4
 800cbee:	204a      	movs	r0, #74	; 0x4a
 800cbf0:	f7ff ff0a 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x4B,0x00);
 800cbf4:	2100      	movs	r1, #0
 800cbf6:	204b      	movs	r0, #75	; 0x4b
 800cbf8:	f7ff ff06 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x4C,0x88);
 800cbfc:	2188      	movs	r1, #136	; 0x88
 800cbfe:	204c      	movs	r0, #76	; 0x4c
 800cc00:	f7ff ff02 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x4D,0x88);
 800cc04:	2188      	movs	r1, #136	; 0x88
 800cc06:	204d      	movs	r0, #77	; 0x4d
 800cc08:	f7ff fefe 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x4E,0x88);
 800cc0c:	2188      	movs	r1, #136	; 0x88
 800cc0e:	204e      	movs	r0, #78	; 0x4e
 800cc10:	f7ff fefa 	bl	800ca08 <LCD_WriteCmdData>
	//Set GRAM Area
	LCD_WriteCmdData(0x02,0x00);
 800cc14:	2100      	movs	r1, #0
 800cc16:	2002      	movs	r0, #2
 800cc18:	f7ff fef6 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x03,0x00); //Column Start
 800cc1c:	2100      	movs	r1, #0
 800cc1e:	2003      	movs	r0, #3
 800cc20:	f7ff fef2 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x04,0x00);
 800cc24:	2100      	movs	r1, #0
 800cc26:	2004      	movs	r0, #4
 800cc28:	f7ff feee 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x05,0xEF); //Column End
 800cc2c:	21ef      	movs	r1, #239	; 0xef
 800cc2e:	2005      	movs	r0, #5
 800cc30:	f7ff feea 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x06,0x00);
 800cc34:	2100      	movs	r1, #0
 800cc36:	2006      	movs	r0, #6
 800cc38:	f7ff fee6 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x07,0x00); //Row Start
 800cc3c:	2100      	movs	r1, #0
 800cc3e:	2007      	movs	r0, #7
 800cc40:	f7ff fee2 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x08,0x01);
 800cc44:	2101      	movs	r1, #1
 800cc46:	2008      	movs	r0, #8
 800cc48:	f7ff fede 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x09,0x8F); //Row End  //AF
 800cc4c:	218f      	movs	r1, #143	; 0x8f
 800cc4e:	2009      	movs	r0, #9
 800cc50:	f7ff feda 	bl	800ca08 <LCD_WriteCmdData>
	//Display ON Setting
	LCD_WriteCmdData(0x28,0x38); //GON=1, DTE=1, D=10
 800cc54:	2138      	movs	r1, #56	; 0x38
 800cc56:	2028      	movs	r0, #40	; 0x28
 800cc58:	f7ff fed6 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cc5c:	2028      	movs	r0, #40	; 0x28
 800cc5e:	f7f4 fa09 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x3F); //GON=1, DTE=1, D=11  0x3C
 800cc62:	213f      	movs	r1, #63	; 0x3f
 800cc64:	2028      	movs	r0, #40	; 0x28
 800cc66:	f7ff fecf 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmd(0x22);
 800cc6a:	2022      	movs	r0, #34	; 0x22
 800cc6c:	f7ff fea8 	bl	800c9c0 <LCD_WriteCmd>
	 //Start GRAM write
	//##################################################################
	// Power Off Setting
	LCD_WriteCmdData(0x28,0x38); //GON=1 DTE=1 D[1:0]=10
 800cc70:	2138      	movs	r1, #56	; 0x38
 800cc72:	2028      	movs	r0, #40	; 0x28
 800cc74:	f7ff fec8 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cc78:	2028      	movs	r0, #40	; 0x28
 800cc7a:	f7f4 f9fb 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x89); // GAS=1, VOMG=0, PON=0, DK=1, XDK=0, DVDH_TRI=0, STB=1
 800cc7e:	2189      	movs	r1, #137	; 0x89
 800cc80:	201f      	movs	r0, #31
 800cc82:	f7ff fec1 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cc86:	2028      	movs	r0, #40	; 0x28
 800cc88:	f7f4 f9f4 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x20); //GON=1 DTE=0 D[1:0]=00
 800cc8c:	2120      	movs	r1, #32
 800cc8e:	2028      	movs	r0, #40	; 0x28
 800cc90:	f7ff feba 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cc94:	2028      	movs	r0, #40	; 0x28
 800cc96:	f7f4 f9ed 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x19,0x00); //OSC_EN=0
 800cc9a:	2100      	movs	r1, #0
 800cc9c:	2019      	movs	r0, #25
 800cc9e:	f7ff feb3 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cca2:	2028      	movs	r0, #40	; 0x28
 800cca4:	f7f4 f9e6 	bl	8001074 <HAL_Delay>
	//M51_WR_REG(U05_LCD_POWER_ON, 0x00); //VCI & IOVCC OFF
	//##################################################################
	// ENTER IDLE mode Setting
	LCD_WriteCmdData(0x18,0x07); //Frame Rate 60Hz
 800cca8:	2107      	movs	r1, #7
 800ccaa:	2018      	movs	r0, #24
 800ccac:	f7ff feac 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x01,0x04); //IDLE='1' , enter IDLE mode
 800ccb0:	2104      	movs	r1, #4
 800ccb2:	2001      	movs	r0, #1
 800ccb4:	f7ff fea8 	bl	800ca08 <LCD_WriteCmdData>
	// EXIT IDLE mode Setting
	LCD_WriteCmdData(0x18,0x04); //Frame rate 72Hz
 800ccb8:	2104      	movs	r1, #4
 800ccba:	2018      	movs	r0, #24
 800ccbc:	f7ff fea4 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x01,0x00); //IDLE='0', EXIT IDLE mode
 800ccc0:	2100      	movs	r1, #0
 800ccc2:	2001      	movs	r0, #1
 800ccc4:	f7ff fea0 	bl	800ca08 <LCD_WriteCmdData>
	//##################################################################
	// ENTER Partial mode Setting 32line
	LCD_WriteCmdData(0x18,0x04); //Frame rate 72Hz
 800ccc8:	2104      	movs	r1, #4
 800ccca:	2018      	movs	r0, #24
 800cccc:	f7ff fe9c 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x01,0x01); //PTL='1', Enter Partial mode
 800ccd0:	2101      	movs	r1, #1
 800ccd2:	2001      	movs	r0, #1
 800ccd4:	f7ff fe98 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0A,0x00); //PSL[15:8]=0x00
 800ccd8:	2100      	movs	r1, #0
 800ccda:	200a      	movs	r0, #10
 800ccdc:	f7ff fe94 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0B,0x20); //PSL[7:0]=0x20
 800cce0:	2120      	movs	r1, #32
 800cce2:	200b      	movs	r0, #11
 800cce4:	f7ff fe90 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0C,0x00); //PEL[15:8]=0x00
 800cce8:	2100      	movs	r1, #0
 800ccea:	200c      	movs	r0, #12
 800ccec:	f7ff fe8c 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0D,0x3F); //PEL[7:0]=0x3F
 800ccf0:	213f      	movs	r1, #63	; 0x3f
 800ccf2:	200d      	movs	r0, #13
 800ccf4:	f7ff fe88 	bl	800ca08 <LCD_WriteCmdData>
	// EXIT Partial mode Setting
	LCD_WriteCmdData(0x18,0x04); //Frame rate 72Hz
 800ccf8:	2104      	movs	r1, #4
 800ccfa:	2018      	movs	r0, #24
 800ccfc:	f7ff fe84 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x01,0x00); //PTL='0', EXIT Partial mode
 800cd00:	2100      	movs	r1, #0
 800cd02:	2001      	movs	r0, #1
 800cd04:	f7ff fe80 	bl	800ca08 <LCD_WriteCmdData>
	//##################################################################
	// ENTER Partial + IDLE mode Setting 32line
	LCD_WriteCmdData(0x18,0x07); //Frame Rate 60Hz
 800cd08:	2107      	movs	r1, #7
 800cd0a:	2018      	movs	r0, #24
 800cd0c:	f7ff fe7c 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x01,0x05); // PTL='1' IDLE=1, Enter Partial + IDLE mode
 800cd10:	2105      	movs	r1, #5
 800cd12:	2001      	movs	r0, #1
 800cd14:	f7ff fe78 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0A,0x00); //PSL[15:8]=0x00
 800cd18:	2100      	movs	r1, #0
 800cd1a:	200a      	movs	r0, #10
 800cd1c:	f7ff fe74 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0B,0x20); //PSL[7:0]=0x20
 800cd20:	2120      	movs	r1, #32
 800cd22:	200b      	movs	r0, #11
 800cd24:	f7ff fe70 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0C,0x00); //PEL[15:8]=0x00
 800cd28:	2100      	movs	r1, #0
 800cd2a:	200c      	movs	r0, #12
 800cd2c:	f7ff fe6c 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x0D,0x3F); //PEL[7:0]=0x3F
 800cd30:	213f      	movs	r1, #63	; 0x3f
 800cd32:	200d      	movs	r0, #13
 800cd34:	f7ff fe68 	bl	800ca08 <LCD_WriteCmdData>
	// EXIT Partial + IDLE mode Setting
	LCD_WriteCmdData(0x18,0x04); //Frame rate 72Hz
 800cd38:	2104      	movs	r1, #4
 800cd3a:	2018      	movs	r0, #24
 800cd3c:	f7ff fe64 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x01,0x00); // PTL='0' IDLE=0, EXIT Partial + IDLE mode
 800cd40:	2100      	movs	r1, #0
 800cd42:	2001      	movs	r0, #1
 800cd44:	f7ff fe60 	bl	800ca08 <LCD_WriteCmdData>
	//##################################################################
	// Enter Sleep mode Setting
	LCD_WriteCmdData(0x28,0x38); //GON=1 DTE=1 D[1:0]=10
 800cd48:	2138      	movs	r1, #56	; 0x38
 800cd4a:	2028      	movs	r0, #40	; 0x28
 800cd4c:	f7ff fe5c 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cd50:	2028      	movs	r0, #40	; 0x28
 800cd52:	f7f4 f98f 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x89); // GAS=1, VOMG=0, PON=0, DK=1, XDK=0, DVDH_TRI=0, STB=1
 800cd56:	2189      	movs	r1, #137	; 0x89
 800cd58:	201f      	movs	r0, #31
 800cd5a:	f7ff fe55 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cd5e:	2028      	movs	r0, #40	; 0x28
 800cd60:	f7f4 f988 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x20); //GON=1 DTE=0 D[1:0]=00
 800cd64:	2120      	movs	r1, #32
 800cd66:	2028      	movs	r0, #40	; 0x28
 800cd68:	f7ff fe4e 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cd6c:	2028      	movs	r0, #40	; 0x28
 800cd6e:	f7f4 f981 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x19,0x00); //OSC_EN=0
 800cd72:	2100      	movs	r1, #0
 800cd74:	2019      	movs	r0, #25
 800cd76:	f7ff fe47 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cd7a:	2005      	movs	r0, #5
 800cd7c:	f7f4 f97a 	bl	8001074 <HAL_Delay>
	// Exit Sleep mode Setting
	LCD_WriteCmdData(0x19,0x01); //OSC_EN='1', start Osc
 800cd80:	2101      	movs	r1, #1
 800cd82:	2019      	movs	r0, #25
 800cd84:	f7ff fe40 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x1F,0x88); //STB=0
 800cd88:	2188      	movs	r1, #136	; 0x88
 800cd8a:	201f      	movs	r0, #31
 800cd8c:	f7ff fe3c 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cd90:	2005      	movs	r0, #5
 800cd92:	f7f4 f96f 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x80); //DK=0
 800cd96:	2180      	movs	r1, #128	; 0x80
 800cd98:	201f      	movs	r0, #31
 800cd9a:	f7ff fe35 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cd9e:	2005      	movs	r0, #5
 800cda0:	f7f4 f968 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x90); //PON=1
 800cda4:	2190      	movs	r1, #144	; 0x90
 800cda6:	201f      	movs	r0, #31
 800cda8:	f7ff fe2e 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cdac:	2005      	movs	r0, #5
 800cdae:	f7f4 f961 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0xD0); //VCOMG=1
 800cdb2:	21d0      	movs	r1, #208	; 0xd0
 800cdb4:	201f      	movs	r0, #31
 800cdb6:	f7ff fe27 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800cdba:	2005      	movs	r0, #5
 800cdbc:	f7f4 f95a 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x38); //GON=1, DTE=1, D=10
 800cdc0:	2138      	movs	r1, #56	; 0x38
 800cdc2:	2028      	movs	r0, #40	; 0x28
 800cdc4:	f7ff fe20 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cdc8:	2028      	movs	r0, #40	; 0x28
 800cdca:	f7f4 f953 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x3F); //GON=1, DTE=1, D=11
 800cdce:	213f      	movs	r1, #63	; 0x3f
 800cdd0:	2028      	movs	r0, #40	; 0x28
 800cdd2:	f7ff fe19 	bl	800ca08 <LCD_WriteCmdData>
	//##################################################################
	// Enter Deep Sleep mode Setting
	LCD_WriteCmdData(0x28,0x38); //GON=1 DTE=1 D[1:0]=10
 800cdd6:	2138      	movs	r1, #56	; 0x38
 800cdd8:	2028      	movs	r0, #40	; 0x28
 800cdda:	f7ff fe15 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cdde:	2028      	movs	r0, #40	; 0x28
 800cde0:	f7f4 f948 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x89); // GAS=1, VOMG=0, PON=0, DK=1, XDK=0, DVDH_TRI=0, STB=1
 800cde4:	2189      	movs	r1, #137	; 0x89
 800cde6:	201f      	movs	r0, #31
 800cde8:	f7ff fe0e 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cdec:	2028      	movs	r0, #40	; 0x28
 800cdee:	f7f4 f941 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x20); //GON=1 DTE=0 D[1:0]=00
 800cdf2:	2120      	movs	r1, #32
 800cdf4:	2028      	movs	r0, #40	; 0x28
 800cdf6:	f7ff fe07 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800cdfa:	2028      	movs	r0, #40	; 0x28
 800cdfc:	f7f4 f93a 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x19,0x00); //OSC_EN=0
 800ce00:	2100      	movs	r1, #0
 800ce02:	2019      	movs	r0, #25
 800ce04:	f7ff fe00 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800ce08:	2005      	movs	r0, #5
 800ce0a:	f7f4 f933 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x01,0x80); //DP_STB=1
 800ce0e:	2180      	movs	r1, #128	; 0x80
 800ce10:	2001      	movs	r0, #1
 800ce12:	f7ff fdf9 	bl	800ca08 <LCD_WriteCmdData>
	// Exit Deep Sleep mode Setting
	LCD_WriteCmdData(0x01,0x00); //DP_STB='0', out deep sleep
 800ce16:	2100      	movs	r1, #0
 800ce18:	2001      	movs	r0, #1
 800ce1a:	f7ff fdf5 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(10);
 800ce1e:	200a      	movs	r0, #10
 800ce20:	f7f4 f928 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x19,0x01); //OSC_EN='1', start Osc
 800ce24:	2101      	movs	r1, #1
 800ce26:	2019      	movs	r0, #25
 800ce28:	f7ff fdee 	bl	800ca08 <LCD_WriteCmdData>
	LCD_WriteCmdData(0x1F,0x88); //STB=0
 800ce2c:	2188      	movs	r1, #136	; 0x88
 800ce2e:	201f      	movs	r0, #31
 800ce30:	f7ff fdea 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800ce34:	2005      	movs	r0, #5
 800ce36:	f7f4 f91d 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x80); //DK=0
 800ce3a:	2180      	movs	r1, #128	; 0x80
 800ce3c:	201f      	movs	r0, #31
 800ce3e:	f7ff fde3 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800ce42:	2005      	movs	r0, #5
 800ce44:	f7f4 f916 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0x90); //PON=1
 800ce48:	2190      	movs	r1, #144	; 0x90
 800ce4a:	201f      	movs	r0, #31
 800ce4c:	f7ff fddc 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800ce50:	2005      	movs	r0, #5
 800ce52:	f7f4 f90f 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x1F,0xD0); //VCOMG=1
 800ce56:	21d0      	movs	r1, #208	; 0xd0
 800ce58:	201f      	movs	r0, #31
 800ce5a:	f7ff fdd5 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(5);
 800ce5e:	2005      	movs	r0, #5
 800ce60:	f7f4 f908 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x38); //GON=1, DTE=1, D=10
 800ce64:	2138      	movs	r1, #56	; 0x38
 800ce66:	2028      	movs	r0, #40	; 0x28
 800ce68:	f7ff fdce 	bl	800ca08 <LCD_WriteCmdData>
	HAL_Delay(40);
 800ce6c:	2028      	movs	r0, #40	; 0x28
 800ce6e:	f7f4 f901 	bl	8001074 <HAL_Delay>
	LCD_WriteCmdData(0x28,0x3C); //GON=1, DTE=1, D=11
 800ce72:	213c      	movs	r1, #60	; 0x3c
 800ce74:	2028      	movs	r0, #40	; 0x28
 800ce76:	f7ff fdc7 	bl	800ca08 <LCD_WriteCmdData>

	LCD_WriteCmd(0x22);
 800ce7a:	2022      	movs	r0, #34	; 0x22
 800ce7c:	f7ff fda0 	bl	800c9c0 <LCD_WriteCmd>
	HAL_Delay(20);
	LCD_WriteCmd(0x2C);

#endif

	LCD_Display_Dir(TFTLCD_DIR);  //0  1  
 800ce80:	2000      	movs	r0, #0
 800ce82:	f7ff fded 	bl	800ca60 <LCD_Display_Dir>
	LCD_Clear(lcdColor_BLACK);	  //
 800ce86:	2000      	movs	r0, #0
 800ce88:	f000 f864 	bl	800cf54 <LCD_Clear>
}
 800ce8c:	bf00      	nop
 800ce8e:	bd80      	pop	{r7, pc}
 800ce90:	6c00007e 	.word	0x6c00007e
 800ce94:	2000591c 	.word	0x2000591c

0800ce98 <LCD_Set_Window>:
//,(sx,sy).
//sx,sy:()
//width,height:,0!!
//:width*height. 
void LCD_Set_Window(uint16_t sx,uint16_t sy,uint16_t width,uint16_t height)
{    
 800ce98:	b590      	push	{r4, r7, lr}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	4604      	mov	r4, r0
 800cea0:	4608      	mov	r0, r1
 800cea2:	4611      	mov	r1, r2
 800cea4:	461a      	mov	r2, r3
 800cea6:	4623      	mov	r3, r4
 800cea8:	80fb      	strh	r3, [r7, #6]
 800ceaa:	4603      	mov	r3, r0
 800ceac:	80bb      	strh	r3, [r7, #4]
 800ceae:	460b      	mov	r3, r1
 800ceb0:	807b      	strh	r3, [r7, #2]
 800ceb2:	4613      	mov	r3, r2
 800ceb4:	803b      	strh	r3, [r7, #0]
    LCD_WriteData(height&0XFF);
    LCD_WriteCmd(0x2c); 
#endif	
	
#ifdef TFTLCD_HX8352C
	LCD_WriteCmd(0x02);LCD_WriteData(sx/256);   
 800ceb6:	2002      	movs	r0, #2
 800ceb8:	f7ff fd82 	bl	800c9c0 <LCD_WriteCmd>
 800cebc:	88fb      	ldrh	r3, [r7, #6]
 800cebe:	0a1b      	lsrs	r3, r3, #8
 800cec0:	b29b      	uxth	r3, r3
 800cec2:	4618      	mov	r0, r3
 800cec4:	f7ff fd8e 	bl	800c9e4 <LCD_WriteData>
	LCD_WriteCmd(0x03);LCD_WriteData(sx%256); 	 
 800cec8:	2003      	movs	r0, #3
 800ceca:	f7ff fd79 	bl	800c9c0 <LCD_WriteCmd>
 800cece:	88fb      	ldrh	r3, [r7, #6]
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	b29b      	uxth	r3, r3
 800ced4:	4618      	mov	r0, r3
 800ced6:	f7ff fd85 	bl	800c9e4 <LCD_WriteData>
	LCD_WriteCmd(0x04);LCD_WriteData(width/256); 
 800ceda:	2004      	movs	r0, #4
 800cedc:	f7ff fd70 	bl	800c9c0 <LCD_WriteCmd>
 800cee0:	887b      	ldrh	r3, [r7, #2]
 800cee2:	0a1b      	lsrs	r3, r3, #8
 800cee4:	b29b      	uxth	r3, r3
 800cee6:	4618      	mov	r0, r3
 800cee8:	f7ff fd7c 	bl	800c9e4 <LCD_WriteData>
	LCD_WriteCmd(0x05);LCD_WriteData(width%256);
 800ceec:	2005      	movs	r0, #5
 800ceee:	f7ff fd67 	bl	800c9c0 <LCD_WriteCmd>
 800cef2:	887b      	ldrh	r3, [r7, #2]
 800cef4:	b2db      	uxtb	r3, r3
 800cef6:	b29b      	uxth	r3, r3
 800cef8:	4618      	mov	r0, r3
 800cefa:	f7ff fd73 	bl	800c9e4 <LCD_WriteData>
	
	LCD_WriteCmd(0x06);LCD_WriteData(sy/256);  
 800cefe:	2006      	movs	r0, #6
 800cf00:	f7ff fd5e 	bl	800c9c0 <LCD_WriteCmd>
 800cf04:	88bb      	ldrh	r3, [r7, #4]
 800cf06:	0a1b      	lsrs	r3, r3, #8
 800cf08:	b29b      	uxth	r3, r3
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	f7ff fd6a 	bl	800c9e4 <LCD_WriteData>
	LCD_WriteCmd(0x07);LCD_WriteData(sy%256);
 800cf10:	2007      	movs	r0, #7
 800cf12:	f7ff fd55 	bl	800c9c0 <LCD_WriteCmd>
 800cf16:	88bb      	ldrh	r3, [r7, #4]
 800cf18:	b2db      	uxtb	r3, r3
 800cf1a:	b29b      	uxth	r3, r3
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	f7ff fd61 	bl	800c9e4 <LCD_WriteData>
	LCD_WriteCmd(0x08);LCD_WriteData(height/256); 
 800cf22:	2008      	movs	r0, #8
 800cf24:	f7ff fd4c 	bl	800c9c0 <LCD_WriteCmd>
 800cf28:	883b      	ldrh	r3, [r7, #0]
 800cf2a:	0a1b      	lsrs	r3, r3, #8
 800cf2c:	b29b      	uxth	r3, r3
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f7ff fd58 	bl	800c9e4 <LCD_WriteData>
	LCD_WriteCmd(0x09);LCD_WriteData(height%256); 	
 800cf34:	2009      	movs	r0, #9
 800cf36:	f7ff fd43 	bl	800c9c0 <LCD_WriteCmd>
 800cf3a:	883b      	ldrh	r3, [r7, #0]
 800cf3c:	b2db      	uxtb	r3, r3
 800cf3e:	b29b      	uxth	r3, r3
 800cf40:	4618      	mov	r0, r3
 800cf42:	f7ff fd4f 	bl	800c9e4 <LCD_WriteData>

	LCD_WriteCmd(0x22);
 800cf46:	2022      	movs	r0, #34	; 0x22
 800cf48:	f7ff fd3a 	bl	800c9c0 <LCD_WriteCmd>
	LCD_WriteData(height/256); 
	LCD_WriteData(height%256); 	

	LCD_WriteCmd(0x2C);
#endif
}
 800cf4c:	bf00      	nop
 800cf4e:	370c      	adds	r7, #12
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd90      	pop	{r4, r7, pc}

0800cf54 <LCD_Clear>:

//
//color:
void LCD_Clear(uint16_t color)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b084      	sub	sp, #16
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j ;
	LCD_Set_Window(0, 0, lcdPara.width-1, lcdPara.height-1);	 //
 800cf5e:	4b15      	ldr	r3, [pc, #84]	; (800cfb4 <LCD_Clear+0x60>)
 800cf60:	881b      	ldrh	r3, [r3, #0]
 800cf62:	3b01      	subs	r3, #1
 800cf64:	b29a      	uxth	r2, r3
 800cf66:	4b13      	ldr	r3, [pc, #76]	; (800cfb4 <LCD_Clear+0x60>)
 800cf68:	885b      	ldrh	r3, [r3, #2]
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	b29b      	uxth	r3, r3
 800cf6e:	2100      	movs	r1, #0
 800cf70:	2000      	movs	r0, #0
 800cf72:	f7ff ff91 	bl	800ce98 <LCD_Set_Window>
  	for(i=0; i<lcdPara.width; i++)
 800cf76:	2300      	movs	r3, #0
 800cf78:	81fb      	strh	r3, [r7, #14]
 800cf7a:	e011      	b.n	800cfa0 <LCD_Clear+0x4c>
		for (j=0; j<lcdPara.height; j++)
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	81bb      	strh	r3, [r7, #12]
 800cf80:	e006      	b.n	800cf90 <LCD_Clear+0x3c>
			LCD_WriteData_Color(color);
 800cf82:	88fb      	ldrh	r3, [r7, #6]
 800cf84:	4618      	mov	r0, r3
 800cf86:	f7ff fd53 	bl	800ca30 <LCD_WriteData_Color>
		for (j=0; j<lcdPara.height; j++)
 800cf8a:	89bb      	ldrh	r3, [r7, #12]
 800cf8c:	3301      	adds	r3, #1
 800cf8e:	81bb      	strh	r3, [r7, #12]
 800cf90:	4b08      	ldr	r3, [pc, #32]	; (800cfb4 <LCD_Clear+0x60>)
 800cf92:	885b      	ldrh	r3, [r3, #2]
 800cf94:	89ba      	ldrh	r2, [r7, #12]
 800cf96:	429a      	cmp	r2, r3
 800cf98:	d3f3      	bcc.n	800cf82 <LCD_Clear+0x2e>
  	for(i=0; i<lcdPara.width; i++)
 800cf9a:	89fb      	ldrh	r3, [r7, #14]
 800cf9c:	3301      	adds	r3, #1
 800cf9e:	81fb      	strh	r3, [r7, #14]
 800cfa0:	4b04      	ldr	r3, [pc, #16]	; (800cfb4 <LCD_Clear+0x60>)
 800cfa2:	881b      	ldrh	r3, [r3, #0]
 800cfa4:	89fa      	ldrh	r2, [r7, #14]
 800cfa6:	429a      	cmp	r2, r3
 800cfa8:	d3e8      	bcc.n	800cf7c <LCD_Clear+0x28>
}
 800cfaa:	bf00      	nop
 800cfac:	3710      	adds	r7, #16
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}
 800cfb2:	bf00      	nop
 800cfb4:	2000591c 	.word	0x2000591c

0800cfb8 <LCD_DrawFRONT_COLOR>:

//
//x,y:
//color:
void LCD_DrawFRONT_COLOR(uint16_t x,uint16_t y,uint16_t color)
{	   
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b082      	sub	sp, #8
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	80fb      	strh	r3, [r7, #6]
 800cfc2:	460b      	mov	r3, r1
 800cfc4:	80bb      	strh	r3, [r7, #4]
 800cfc6:	4613      	mov	r3, r2
 800cfc8:	807b      	strh	r3, [r7, #2]
	LCD_Set_Window(x, y, x, y);
 800cfca:	88bb      	ldrh	r3, [r7, #4]
 800cfcc:	88fa      	ldrh	r2, [r7, #6]
 800cfce:	88b9      	ldrh	r1, [r7, #4]
 800cfd0:	88f8      	ldrh	r0, [r7, #6]
 800cfd2:	f7ff ff61 	bl	800ce98 <LCD_Set_Window>
	LCD_WriteData_Color(color);	
 800cfd6:	887b      	ldrh	r3, [r7, #2]
 800cfd8:	4618      	mov	r0, r3
 800cfda:	f7ff fd29 	bl	800ca30 <LCD_WriteData_Color>
}
 800cfde:	bf00      	nop
 800cfe0:	3708      	adds	r7, #8
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}

0800cfe6 <LCD_DrawLine_Color>:
		} 
	}  
}  

void LCD_DrawLine_Color(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color)
{
 800cfe6:	b590      	push	{r4, r7, lr}
 800cfe8:	b08d      	sub	sp, #52	; 0x34
 800cfea:	af00      	add	r7, sp, #0
 800cfec:	4604      	mov	r4, r0
 800cfee:	4608      	mov	r0, r1
 800cff0:	4611      	mov	r1, r2
 800cff2:	461a      	mov	r2, r3
 800cff4:	4623      	mov	r3, r4
 800cff6:	80fb      	strh	r3, [r7, #6]
 800cff8:	4603      	mov	r3, r0
 800cffa:	80bb      	strh	r3, [r7, #4]
 800cffc:	460b      	mov	r3, r1
 800cffe:	807b      	strh	r3, [r7, #2]
 800d000:	4613      	mov	r3, r2
 800d002:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance; 
 800d004:	2300      	movs	r3, #0
 800d006:	62bb      	str	r3, [r7, #40]	; 0x28
 800d008:	2300      	movs	r3, #0
 800d00a:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol; 
	delta_x=x2-x1; // 
 800d00c:	887a      	ldrh	r2, [r7, #2]
 800d00e:	88fb      	ldrh	r3, [r7, #6]
 800d010:	1ad3      	subs	r3, r2, r3
 800d012:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1; 
 800d014:	883a      	ldrh	r2, [r7, #0]
 800d016:	88bb      	ldrh	r3, [r7, #4]
 800d018:	1ad3      	subs	r3, r2, r3
 800d01a:	61fb      	str	r3, [r7, #28]
	uRow=x1; 
 800d01c:	88fb      	ldrh	r3, [r7, #6]
 800d01e:	60fb      	str	r3, [r7, #12]
	uCol=y1; 
 800d020:	88bb      	ldrh	r3, [r7, #4]
 800d022:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1; // 
 800d024:	6a3b      	ldr	r3, [r7, #32]
 800d026:	2b00      	cmp	r3, #0
 800d028:	dd02      	ble.n	800d030 <LCD_DrawLine_Color+0x4a>
 800d02a:	2301      	movs	r3, #1
 800d02c:	617b      	str	r3, [r7, #20]
 800d02e:	e00b      	b.n	800d048 <LCD_DrawLine_Color+0x62>
	else if(delta_x==0)incx=0;// 
 800d030:	6a3b      	ldr	r3, [r7, #32]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d102      	bne.n	800d03c <LCD_DrawLine_Color+0x56>
 800d036:	2300      	movs	r3, #0
 800d038:	617b      	str	r3, [r7, #20]
 800d03a:	e005      	b.n	800d048 <LCD_DrawLine_Color+0x62>
	else {incx=-1;delta_x=-delta_x;} 
 800d03c:	f04f 33ff 	mov.w	r3, #4294967295
 800d040:	617b      	str	r3, [r7, #20]
 800d042:	6a3b      	ldr	r3, [r7, #32]
 800d044:	425b      	negs	r3, r3
 800d046:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1; 
 800d048:	69fb      	ldr	r3, [r7, #28]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	dd02      	ble.n	800d054 <LCD_DrawLine_Color+0x6e>
 800d04e:	2301      	movs	r3, #1
 800d050:	613b      	str	r3, [r7, #16]
 800d052:	e00b      	b.n	800d06c <LCD_DrawLine_Color+0x86>
	else if(delta_y==0)incy=0;// 
 800d054:	69fb      	ldr	r3, [r7, #28]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d102      	bne.n	800d060 <LCD_DrawLine_Color+0x7a>
 800d05a:	2300      	movs	r3, #0
 800d05c:	613b      	str	r3, [r7, #16]
 800d05e:	e005      	b.n	800d06c <LCD_DrawLine_Color+0x86>
	else{incy=-1;delta_y=-delta_y;} 
 800d060:	f04f 33ff 	mov.w	r3, #4294967295
 800d064:	613b      	str	r3, [r7, #16]
 800d066:	69fb      	ldr	r3, [r7, #28]
 800d068:	425b      	negs	r3, r3
 800d06a:	61fb      	str	r3, [r7, #28]
	if( delta_x>delta_y)distance=delta_x; // 
 800d06c:	6a3a      	ldr	r2, [r7, #32]
 800d06e:	69fb      	ldr	r3, [r7, #28]
 800d070:	429a      	cmp	r2, r3
 800d072:	dd02      	ble.n	800d07a <LCD_DrawLine_Color+0x94>
 800d074:	6a3b      	ldr	r3, [r7, #32]
 800d076:	61bb      	str	r3, [r7, #24]
 800d078:	e001      	b.n	800d07e <LCD_DrawLine_Color+0x98>
	else distance=delta_y; 
 800d07a:	69fb      	ldr	r3, [r7, #28]
 800d07c:	61bb      	str	r3, [r7, #24]
	for(t=0;t<=distance+1;t++ )// 
 800d07e:	2300      	movs	r3, #0
 800d080:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d082:	e02b      	b.n	800d0dc <LCD_DrawLine_Color+0xf6>
	{  
		LCD_DrawFRONT_COLOR(uRow,uCol,color);// 
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	b29b      	uxth	r3, r3
 800d088:	68ba      	ldr	r2, [r7, #8]
 800d08a:	b291      	uxth	r1, r2
 800d08c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800d090:	4618      	mov	r0, r3
 800d092:	f7ff ff91 	bl	800cfb8 <LCD_DrawFRONT_COLOR>
		xerr+=delta_x ; 
 800d096:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d098:	6a3b      	ldr	r3, [r7, #32]
 800d09a:	4413      	add	r3, r2
 800d09c:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y ; 
 800d09e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0a0:	69fb      	ldr	r3, [r7, #28]
 800d0a2:	4413      	add	r3, r2
 800d0a4:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance) 
 800d0a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0a8:	69bb      	ldr	r3, [r7, #24]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	dd07      	ble.n	800d0be <LCD_DrawLine_Color+0xd8>
		{ 
			xerr-=distance; 
 800d0ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0b0:	69bb      	ldr	r3, [r7, #24]
 800d0b2:	1ad3      	subs	r3, r2, r3
 800d0b4:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx; 
 800d0b6:	68fa      	ldr	r2, [r7, #12]
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	60fb      	str	r3, [r7, #12]
		} 
		if(yerr>distance) 
 800d0be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0c0:	69bb      	ldr	r3, [r7, #24]
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	dd07      	ble.n	800d0d6 <LCD_DrawLine_Color+0xf0>
		{ 
			yerr-=distance; 
 800d0c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0c8:	69bb      	ldr	r3, [r7, #24]
 800d0ca:	1ad3      	subs	r3, r2, r3
 800d0cc:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy; 
 800d0ce:	68ba      	ldr	r2, [r7, #8]
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	4413      	add	r3, r2
 800d0d4:	60bb      	str	r3, [r7, #8]
	for(t=0;t<=distance+1;t++ )// 
 800d0d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d0d8:	3301      	adds	r3, #1
 800d0da:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d0dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d0de:	69bb      	ldr	r3, [r7, #24]
 800d0e0:	3301      	adds	r3, #1
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	ddce      	ble.n	800d084 <LCD_DrawLine_Color+0x9e>
		} 
	}  
} 
 800d0e6:	bf00      	nop
 800d0e8:	3734      	adds	r7, #52	; 0x34
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	bd90      	pop	{r4, r7, pc}
	...

0800d0f0 <LCD_ShowChar>:
//x,y:
//charCode: ASCII:" "--->"~"
//fontSize: 12/16/24
//mode:(1)(0)
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t charCode,uint8_t mode)
{
 800d0f0:	b590      	push	{r4, r7, lr}
 800d0f2:	b085      	sub	sp, #20
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	4604      	mov	r4, r0
 800d0f8:	4608      	mov	r0, r1
 800d0fa:	4611      	mov	r1, r2
 800d0fc:	461a      	mov	r2, r3
 800d0fe:	4623      	mov	r3, r4
 800d100:	80fb      	strh	r3, [r7, #6]
 800d102:	4603      	mov	r3, r0
 800d104:	80bb      	strh	r3, [r7, #4]
 800d106:	460b      	mov	r3, r1
 800d108:	70fb      	strb	r3, [r7, #3]
 800d10a:	4613      	mov	r3, r2
 800d10c:	70bb      	strb	r3, [r7, #2]
	uint8_t fontSize=LCD_FS;
 800d10e:	4b50      	ldr	r3, [pc, #320]	; (800d250 <LCD_ShowChar+0x160>)
 800d110:	781b      	ldrb	r3, [r3, #0]
 800d112:	733b      	strb	r3, [r7, #12]
	LCD_CurPosX=x+fontSize/2;
 800d114:	7b3b      	ldrb	r3, [r7, #12]
 800d116:	085b      	lsrs	r3, r3, #1
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	b29a      	uxth	r2, r3
 800d11c:	88fb      	ldrh	r3, [r7, #6]
 800d11e:	4413      	add	r3, r2
 800d120:	b29a      	uxth	r2, r3
 800d122:	4b4c      	ldr	r3, [pc, #304]	; (800d254 <LCD_ShowChar+0x164>)
 800d124:	801a      	strh	r2, [r3, #0]
	LCD_CurPosY=y;
 800d126:	4a4c      	ldr	r2, [pc, #304]	; (800d258 <LCD_ShowChar+0x168>)
 800d128:	88bb      	ldrh	r3, [r7, #4]
 800d12a:	8013      	strh	r3, [r2, #0]


    uint8_t temp,t1,t;
	uint16_t y0=y;
 800d12c:	88bb      	ldrh	r3, [r7, #4]
 800d12e:	817b      	strh	r3, [r7, #10]
	uint8_t csize=(fontSize/8+((fontSize%8)?1:0))*(fontSize/2);		//
 800d130:	7b3b      	ldrb	r3, [r7, #12]
 800d132:	08db      	lsrs	r3, r3, #3
 800d134:	b2db      	uxtb	r3, r3
 800d136:	461a      	mov	r2, r3
 800d138:	7b3b      	ldrb	r3, [r7, #12]
 800d13a:	f003 0307 	and.w	r3, r3, #7
 800d13e:	b2db      	uxtb	r3, r3
 800d140:	2b00      	cmp	r3, #0
 800d142:	bf14      	ite	ne
 800d144:	2301      	movne	r3, #1
 800d146:	2300      	moveq	r3, #0
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	4413      	add	r3, r2
 800d14c:	b2da      	uxtb	r2, r3
 800d14e:	7b3b      	ldrb	r3, [r7, #12]
 800d150:	085b      	lsrs	r3, r3, #1
 800d152:	b2db      	uxtb	r3, r3
 800d154:	fb12 f303 	smulbb	r3, r2, r3
 800d158:	727b      	strb	r3, [r7, #9]
 	charCode=charCode-' ';	//ASCII-' '
 800d15a:	78fb      	ldrb	r3, [r7, #3]
 800d15c:	3b20      	subs	r3, #32
 800d15e:	70fb      	strb	r3, [r7, #3]
	for(t=0; t<csize; t++)
 800d160:	2300      	movs	r3, #0
 800d162:	737b      	strb	r3, [r7, #13]
 800d164:	e068      	b.n	800d238 <LCD_ShowChar+0x148>
	{   
		if(fontSize==12)
 800d166:	7b3b      	ldrb	r3, [r7, #12]
 800d168:	2b0c      	cmp	r3, #12
 800d16a:	d10b      	bne.n	800d184 <LCD_ShowChar+0x94>
			temp=ascii_1206[charCode][t]; 	 	//1206
 800d16c:	78fa      	ldrb	r2, [r7, #3]
 800d16e:	7b79      	ldrb	r1, [r7, #13]
 800d170:	483a      	ldr	r0, [pc, #232]	; (800d25c <LCD_ShowChar+0x16c>)
 800d172:	4613      	mov	r3, r2
 800d174:	005b      	lsls	r3, r3, #1
 800d176:	4413      	add	r3, r2
 800d178:	009b      	lsls	r3, r3, #2
 800d17a:	4403      	add	r3, r0
 800d17c:	440b      	add	r3, r1
 800d17e:	781b      	ldrb	r3, [r3, #0]
 800d180:	73fb      	strb	r3, [r7, #15]
 800d182:	e019      	b.n	800d1b8 <LCD_ShowChar+0xc8>
		else if(fontSize==16)
 800d184:	7b3b      	ldrb	r3, [r7, #12]
 800d186:	2b10      	cmp	r3, #16
 800d188:	d108      	bne.n	800d19c <LCD_ShowChar+0xac>
			temp=ascii_1608[charCode][t];	//1608
 800d18a:	78fa      	ldrb	r2, [r7, #3]
 800d18c:	7b7b      	ldrb	r3, [r7, #13]
 800d18e:	4934      	ldr	r1, [pc, #208]	; (800d260 <LCD_ShowChar+0x170>)
 800d190:	0112      	lsls	r2, r2, #4
 800d192:	440a      	add	r2, r1
 800d194:	4413      	add	r3, r2
 800d196:	781b      	ldrb	r3, [r3, #0]
 800d198:	73fb      	strb	r3, [r7, #15]
 800d19a:	e00d      	b.n	800d1b8 <LCD_ShowChar+0xc8>
		else if(fontSize==24)
 800d19c:	7b3b      	ldrb	r3, [r7, #12]
 800d19e:	2b18      	cmp	r3, #24
 800d1a0:	d14f      	bne.n	800d242 <LCD_ShowChar+0x152>
			temp=ascii_2412[charCode][t];	//2412
 800d1a2:	78fa      	ldrb	r2, [r7, #3]
 800d1a4:	7b79      	ldrb	r1, [r7, #13]
 800d1a6:	482f      	ldr	r0, [pc, #188]	; (800d264 <LCD_ShowChar+0x174>)
 800d1a8:	4613      	mov	r3, r2
 800d1aa:	00db      	lsls	r3, r3, #3
 800d1ac:	4413      	add	r3, r2
 800d1ae:	009b      	lsls	r3, r3, #2
 800d1b0:	4403      	add	r3, r0
 800d1b2:	440b      	add	r3, r1
 800d1b4:	781b      	ldrb	r3, [r3, #0]
 800d1b6:	73fb      	strb	r3, [r7, #15]
		else
			return;		//

		for(t1=0;t1<8;t1++)
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	73bb      	strb	r3, [r7, #14]
 800d1bc:	e034      	b.n	800d228 <LCD_ShowChar+0x138>
		{			    
			if(temp&0x80)
 800d1be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	da07      	bge.n	800d1d6 <LCD_ShowChar+0xe6>
				LCD_DrawFRONT_COLOR(x,y,lcdFRONT_COLOR);
 800d1c6:	4b28      	ldr	r3, [pc, #160]	; (800d268 <LCD_ShowChar+0x178>)
 800d1c8:	881a      	ldrh	r2, [r3, #0]
 800d1ca:	88b9      	ldrh	r1, [r7, #4]
 800d1cc:	88fb      	ldrh	r3, [r7, #6]
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7ff fef2 	bl	800cfb8 <LCD_DrawFRONT_COLOR>
 800d1d4:	e009      	b.n	800d1ea <LCD_ShowChar+0xfa>
			else if(mode==0)
 800d1d6:	78bb      	ldrb	r3, [r7, #2]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d106      	bne.n	800d1ea <LCD_ShowChar+0xfa>
				LCD_DrawFRONT_COLOR(x,y,lcdBACK_COLOR);
 800d1dc:	4b23      	ldr	r3, [pc, #140]	; (800d26c <LCD_ShowChar+0x17c>)
 800d1de:	881a      	ldrh	r2, [r3, #0]
 800d1e0:	88b9      	ldrh	r1, [r7, #4]
 800d1e2:	88fb      	ldrh	r3, [r7, #6]
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f7ff fee7 	bl	800cfb8 <LCD_DrawFRONT_COLOR>
			temp<<=1;
 800d1ea:	7bfb      	ldrb	r3, [r7, #15]
 800d1ec:	005b      	lsls	r3, r3, #1
 800d1ee:	73fb      	strb	r3, [r7, #15]
			y++;
 800d1f0:	88bb      	ldrh	r3, [r7, #4]
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	80bb      	strh	r3, [r7, #4]
			if(y>=lcdPara.height)
 800d1f6:	4b1e      	ldr	r3, [pc, #120]	; (800d270 <LCD_ShowChar+0x180>)
 800d1f8:	885b      	ldrh	r3, [r3, #2]
 800d1fa:	88ba      	ldrh	r2, [r7, #4]
 800d1fc:	429a      	cmp	r2, r3
 800d1fe:	d222      	bcs.n	800d246 <LCD_ShowChar+0x156>
				return;		//
			if((y-y0)==fontSize)
 800d200:	88ba      	ldrh	r2, [r7, #4]
 800d202:	897b      	ldrh	r3, [r7, #10]
 800d204:	1ad2      	subs	r2, r2, r3
 800d206:	7b3b      	ldrb	r3, [r7, #12]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d10a      	bne.n	800d222 <LCD_ShowChar+0x132>
			{
				y=y0;
 800d20c:	897b      	ldrh	r3, [r7, #10]
 800d20e:	80bb      	strh	r3, [r7, #4]
				x++;
 800d210:	88fb      	ldrh	r3, [r7, #6]
 800d212:	3301      	adds	r3, #1
 800d214:	80fb      	strh	r3, [r7, #6]
				if(x>=lcdPara.width)
 800d216:	4b16      	ldr	r3, [pc, #88]	; (800d270 <LCD_ShowChar+0x180>)
 800d218:	881b      	ldrh	r3, [r3, #0]
 800d21a:	88fa      	ldrh	r2, [r7, #6]
 800d21c:	429a      	cmp	r2, r3
 800d21e:	d307      	bcc.n	800d230 <LCD_ShowChar+0x140>
					return;	//
 800d220:	e012      	b.n	800d248 <LCD_ShowChar+0x158>
		for(t1=0;t1<8;t1++)
 800d222:	7bbb      	ldrb	r3, [r7, #14]
 800d224:	3301      	adds	r3, #1
 800d226:	73bb      	strb	r3, [r7, #14]
 800d228:	7bbb      	ldrb	r3, [r7, #14]
 800d22a:	2b07      	cmp	r3, #7
 800d22c:	d9c7      	bls.n	800d1be <LCD_ShowChar+0xce>
 800d22e:	e000      	b.n	800d232 <LCD_ShowChar+0x142>
				break;
 800d230:	bf00      	nop
	for(t=0; t<csize; t++)
 800d232:	7b7b      	ldrb	r3, [r7, #13]
 800d234:	3301      	adds	r3, #1
 800d236:	737b      	strb	r3, [r7, #13]
 800d238:	7b7a      	ldrb	r2, [r7, #13]
 800d23a:	7a7b      	ldrb	r3, [r7, #9]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d392      	bcc.n	800d166 <LCD_ShowChar+0x76>
 800d240:	e002      	b.n	800d248 <LCD_ShowChar+0x158>
			return;		//
 800d242:	bf00      	nop
 800d244:	e000      	b.n	800d248 <LCD_ShowChar+0x158>
				return;		//
 800d246:	bf00      	nop
			}
		}  	 
	}

}   
 800d248:	3714      	adds	r7, #20
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd90      	pop	{r4, r7, pc}
 800d24e:	bf00      	nop
 800d250:	20000080 	.word	0x20000080
 800d254:	20005046 	.word	0x20005046
 800d258:	20005048 	.word	0x20005048
 800d25c:	0804853c 	.word	0x0804853c
 800d260:	080489b0 	.word	0x080489b0
 800d264:	08048fa0 	.word	0x08048fa0
 800d268:	2000007e 	.word	0x2000007e
 800d26c:	20005044 	.word	0x20005044
 800d270:	2000591c 	.word	0x2000591c

0800d274 <LCD_ShowFloat>:
	LCD_ShowString(x,y,(uint8_t*)buf2);
}

//valuedecimals
void LCD_ShowFloat(uint16_t x,uint16_t y,float value, uint8_t decimals)//
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b094      	sub	sp, #80	; 0x50
 800d278:	af00      	add	r7, sp, #0
 800d27a:	4603      	mov	r3, r0
 800d27c:	ed87 0a02 	vstr	s0, [r7, #8]
 800d280:	81fb      	strh	r3, [r7, #14]
 800d282:	460b      	mov	r3, r1
 800d284:	81bb      	strh	r3, [r7, #12]
 800d286:	4613      	mov	r3, r2
 800d288:	71fb      	strb	r3, [r7, #7]
	char buf[20];
//1. 
	if (decimals==0)  //
 800d28a:	79fb      	ldrb	r3, [r7, #7]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d113      	bne.n	800d2b8 <LCD_ShowFloat+0x44>
	{
		long int intVal=lrintf(value);	// <math.h>
 800d290:	ed97 0a02 	vldr	s0, [r7, #8]
 800d294:	f004 fc3c 	bl	8011b10 <lrintf>
 800d298:	63f8      	str	r0, [r7, #60]	; 0x3c
		siprintf(buf,"%ld",intVal);	//,
 800d29a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d29e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d2a0:	4968      	ldr	r1, [pc, #416]	; (800d444 <LCD_ShowFloat+0x1d0>)
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f000 fa82 	bl	800d7ac <siprintf>
		LCD_ShowString(x,y,(uint8_t*)buf);
 800d2a8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800d2ac:	89b9      	ldrh	r1, [r7, #12]
 800d2ae:	89fb      	ldrh	r3, [r7, #14]
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f000 f8cb 	bl	800d44c <LCD_ShowString>
		return;
 800d2b6:	e0c2      	b.n	800d43e <LCD_ShowFloat+0x1ca>
	}

//2.  value=-423.1763
	uint8_t  sign=0;	//
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	if (value<0)	//
 800d2be:	edd7 7a02 	vldr	s15, [r7, #8]
 800d2c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2ca:	d508      	bpl.n	800d2de <LCD_ShowFloat+0x6a>
	{
		sign=1;	//
 800d2cc:	2301      	movs	r3, #1
 800d2ce:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		value =-value;	//value=423.1763
 800d2d2:	edd7 7a02 	vldr	s15, [r7, #8]
 800d2d6:	eef1 7a67 	vneg.f32	s15, s15
 800d2da:	edc7 7a02 	vstr	s15, [r7, #8]
	}

//3. 
	uint8_t i;
	float 	value10x=value;
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	64bb      	str	r3, [r7, #72]	; 0x48
	for(i=0; i<decimals; i++)
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800d2e8:	e00c      	b.n	800d304 <LCD_ShowFloat+0x90>
		value10x=10*value10x;	//10X
 800d2ea:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800d2ee:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800d2f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d2f6:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	for(i=0; i<decimals; i++)
 800d2fa:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800d2fe:	3301      	adds	r3, #1
 800d300:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800d304:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 800d308:	79fb      	ldrb	r3, [r7, #7]
 800d30a:	429a      	cmp	r2, r3
 800d30c:	d3ed      	bcc.n	800d2ea <LCD_ShowFloat+0x76>
	long int intFrac=roundf(value10x);	// <math.h>, ,intFrac=42318
 800d30e:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 800d312:	f004 fc3d 	bl	8011b90 <roundf>
 800d316:	eef0 7a40 	vmov.f32	s15, s0
 800d31a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d31e:	ee17 3a90 	vmov	r3, s15
 800d322:	647b      	str	r3, [r7, #68]	; 0x44

//4.  intFrac=42318, buf="81.324"
	uint8_t  len=0; //
 800d324:	2300      	movs	r3, #0
 800d326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t digi;
	while (1)
	{
		digi= intFrac % 10;	//
 800d32a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d32c:	4b46      	ldr	r3, [pc, #280]	; (800d448 <LCD_ShowFloat+0x1d4>)
 800d32e:	fb83 1302 	smull	r1, r3, r3, r2
 800d332:	1099      	asrs	r1, r3, #2
 800d334:	17d3      	asrs	r3, r2, #31
 800d336:	1ac9      	subs	r1, r1, r3
 800d338:	460b      	mov	r3, r1
 800d33a:	009b      	lsls	r3, r3, #2
 800d33c:	440b      	add	r3, r1
 800d33e:	005b      	lsls	r3, r3, #1
 800d340:	1ad1      	subs	r1, r2, r3
 800d342:	460b      	mov	r3, r1
 800d344:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
		intFrac=intFrac / 10; //10
 800d348:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d34a:	4a3f      	ldr	r2, [pc, #252]	; (800d448 <LCD_ShowFloat+0x1d4>)
 800d34c:	fb82 1203 	smull	r1, r2, r2, r3
 800d350:	1092      	asrs	r2, r2, #2
 800d352:	17db      	asrs	r3, r3, #31
 800d354:	1ad3      	subs	r3, r2, r3
 800d356:	647b      	str	r3, [r7, #68]	; 0x44
		buf[len]=0x30+digi;  //
 800d358:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d35c:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800d360:	3230      	adds	r2, #48	; 0x30
 800d362:	b2d2      	uxtb	r2, r2
 800d364:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800d368:	440b      	add	r3, r1
 800d36a:	f803 2c28 	strb.w	r2, [r3, #-40]
		len++;
 800d36e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d372:	3301      	adds	r3, #1
 800d374:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		if (len==decimals)
 800d378:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 800d37c:	79fb      	ldrb	r3, [r7, #7]
 800d37e:	429a      	cmp	r2, r3
 800d380:	d10c      	bne.n	800d39c <LCD_ShowFloat+0x128>
		{
			buf[len]='.';  //
 800d382:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d386:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800d38a:	4413      	add	r3, r2
 800d38c:	222e      	movs	r2, #46	; 0x2e
 800d38e:	f803 2c28 	strb.w	r2, [r3, #-40]
			len++;
 800d392:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d396:	3301      	adds	r3, #1
 800d398:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}

		if (intFrac<=0)
 800d39c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	dd00      	ble.n	800d3a4 <LCD_ShowFloat+0x130>
		digi= intFrac % 10;	//
 800d3a2:	e7c2      	b.n	800d32a <LCD_ShowFloat+0xb6>
			break;
 800d3a4:	bf00      	nop
	}
	buf[len]=0x00;  //
 800d3a6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d3aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800d3ae:	4413      	add	r3, r2
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	f803 2c28 	strb.w	r2, [r3, #-40]

//5. 
	char bufSeq[20];
	i=0;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	if (sign)
 800d3bc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d004      	beq.n	800d3ce <LCD_ShowFloat+0x15a>
	{
		bufSeq[0]='-';
 800d3c4:	232d      	movs	r3, #45	; 0x2d
 800d3c6:	753b      	strb	r3, [r7, #20]
		i=1;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	}

	for (int8_t j=len-1; j>=0; j--,i++)
 800d3ce:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d3d2:	3b01      	subs	r3, #1
 800d3d4:	b2db      	uxtb	r3, r3
 800d3d6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800d3da:	e01d      	b.n	800d418 <LCD_ShowFloat+0x1a4>
	{
		digi=buf[j];
 800d3dc:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800d3e0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800d3e4:	4413      	add	r3, r2
 800d3e6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800d3ea:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
		bufSeq[i]=digi;
 800d3ee:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800d3f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800d3f6:	4413      	add	r3, r2
 800d3f8:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800d3fc:	f803 2c3c 	strb.w	r2, [r3, #-60]
	for (int8_t j=len-1; j>=0; j--,i++)
 800d400:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800d404:	b2db      	uxtb	r3, r3
 800d406:	3b01      	subs	r3, #1
 800d408:	b2db      	uxtb	r3, r3
 800d40a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800d40e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800d412:	3301      	adds	r3, #1
 800d414:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800d418:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	dadd      	bge.n	800d3dc <LCD_ShowFloat+0x168>
	}
	bufSeq[i]=0x00;// 
 800d420:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800d424:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800d428:	4413      	add	r3, r2
 800d42a:	2200      	movs	r2, #0
 800d42c:	f803 2c3c 	strb.w	r2, [r3, #-60]
	LCD_ShowString(x,y,(uint8_t*)bufSeq);
 800d430:	f107 0214 	add.w	r2, r7, #20
 800d434:	89b9      	ldrh	r1, [r7, #12]
 800d436:	89fb      	ldrh	r3, [r7, #14]
 800d438:	4618      	mov	r0, r3
 800d43a:	f000 f807 	bl	800d44c <LCD_ShowString>
}
 800d43e:	3750      	adds	r7, #80	; 0x50
 800d440:	46bd      	mov	sp, r7
 800d442:	bd80      	pop	{r7, pc}
 800d444:	08012ac8 	.word	0x08012ac8
 800d448:	66666667 	.word	0x66666667

0800d44c <LCD_ShowString>:
//width,height:  
//size:
//*p:		  
//void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
void LCD_ShowString(uint16_t x,uint16_t y,uint8_t *p)
{         
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b084      	sub	sp, #16
 800d450:	af00      	add	r7, sp, #0
 800d452:	4603      	mov	r3, r0
 800d454:	603a      	str	r2, [r7, #0]
 800d456:	80fb      	strh	r3, [r7, #6]
 800d458:	460b      	mov	r3, r1
 800d45a:	80bb      	strh	r3, [r7, #4]
	uint8_t x0=x;
 800d45c:	88fb      	ldrh	r3, [r7, #6]
 800d45e:	73fb      	strb	r3, [r7, #15]
//	while((*p<='~')&&(*p>=' '))  //,'\0'
	while(*p!=0x00)  //'\0'
 800d460:	e023      	b.n	800d4aa <LCD_ShowString+0x5e>
	{
		if(x>=LCD_W)	//
 800d462:	4b17      	ldr	r3, [pc, #92]	; (800d4c0 <LCD_ShowString+0x74>)
 800d464:	881b      	ldrh	r3, [r3, #0]
 800d466:	88fa      	ldrh	r2, [r7, #6]
 800d468:	429a      	cmp	r2, r3
 800d46a:	d307      	bcc.n	800d47c <LCD_ShowString+0x30>
		{
			x =x0;
 800d46c:	7bfb      	ldrb	r3, [r7, #15]
 800d46e:	80fb      	strh	r3, [r7, #6]
			y += LCD_FS;
 800d470:	4b14      	ldr	r3, [pc, #80]	; (800d4c4 <LCD_ShowString+0x78>)
 800d472:	781b      	ldrb	r3, [r3, #0]
 800d474:	b29a      	uxth	r2, r3
 800d476:	88bb      	ldrh	r3, [r7, #4]
 800d478:	4413      	add	r3, r2
 800d47a:	80bb      	strh	r3, [r7, #4]
		}
		if(y>=LCD_H) //
 800d47c:	4b12      	ldr	r3, [pc, #72]	; (800d4c8 <LCD_ShowString+0x7c>)
 800d47e:	881b      	ldrh	r3, [r3, #0]
 800d480:	88ba      	ldrh	r2, [r7, #4]
 800d482:	429a      	cmp	r2, r3
 800d484:	d216      	bcs.n	800d4b4 <LCD_ShowString+0x68>
			break;	 //

		LCD_ShowChar(x,y,*p,0);
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	781a      	ldrb	r2, [r3, #0]
 800d48a:	88b9      	ldrh	r1, [r7, #4]
 800d48c:	88f8      	ldrh	r0, [r7, #6]
 800d48e:	2300      	movs	r3, #0
 800d490:	f7ff fe2e 	bl	800d0f0 <LCD_ShowChar>
		x += LCD_FS/2;
 800d494:	4b0b      	ldr	r3, [pc, #44]	; (800d4c4 <LCD_ShowString+0x78>)
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	085b      	lsrs	r3, r3, #1
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	b29a      	uxth	r2, r3
 800d49e:	88fb      	ldrh	r3, [r7, #6]
 800d4a0:	4413      	add	r3, r2
 800d4a2:	80fb      	strh	r3, [r7, #6]
		p++;
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	603b      	str	r3, [r7, #0]
	while(*p!=0x00)  //'\0'
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d1d7      	bne.n	800d462 <LCD_ShowString+0x16>
	}
}
 800d4b2:	e000      	b.n	800d4b6 <LCD_ShowString+0x6a>
			break;	 //
 800d4b4:	bf00      	nop
}
 800d4b6:	bf00      	nop
 800d4b8:	3710      	adds	r7, #16
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	bd80      	pop	{r7, pc}
 800d4be:	bf00      	nop
 800d4c0:	20005918 	.word	0x20005918
 800d4c4:	20000080 	.word	0x20000080
 800d4c8:	20005924 	.word	0x20005924

0800d4cc <LCD_ShowHZ16>:

//16*16 
//HzLib.cGB2312    16*16  
#ifdef	USE_HZ_LIB
void LCD_ShowHZ16(uint16_t x, uint16_t y, uint8_t *str)
{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b08c      	sub	sp, #48	; 0x30
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	603a      	str	r2, [r7, #0]
 800d4d6:	80fb      	strh	r3, [r7, #6]
 800d4d8:	460b      	mov	r3, r1
 800d4da:	80bb      	strh	r3, [r7, #4]
	uint8_t i,j;
	uint8_t buffer[32];
	uint16_t tmp_char=0;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	85bb      	strh	r3, [r7, #44]	; 0x2c

	GetGBKCode(buffer,str);  /*  */
 800d4e0:	f107 030c 	add.w	r3, r7, #12
 800d4e4:	6839      	ldr	r1, [r7, #0]
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f7ff fa48 	bl	800c97c <GetGBKCode>

	for ( i = 0; i < 16; i++ )
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d4f2:	e058      	b.n	800d5a6 <LCD_ShowHZ16+0xda>
	{
		tmp_char = buffer[i*2];
 800d4f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d4f8:	005b      	lsls	r3, r3, #1
 800d4fa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d4fe:	4413      	add	r3, r2
 800d500:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800d504:	85bb      	strh	r3, [r7, #44]	; 0x2c
		tmp_char = ( tmp_char << 8 );
 800d506:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d508:	021b      	lsls	r3, r3, #8
 800d50a:	85bb      	strh	r3, [r7, #44]	; 0x2c
		tmp_char |= buffer[2*i+1];
 800d50c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d510:	005b      	lsls	r3, r3, #1
 800d512:	3301      	adds	r3, #1
 800d514:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d518:	4413      	add	r3, r2
 800d51a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800d51e:	b29a      	uxth	r2, r3
 800d520:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d522:	4313      	orrs	r3, r2
 800d524:	85bb      	strh	r3, [r7, #44]	; 0x2c
		for (j = 0; j < 16; j++ )
 800d526:	2300      	movs	r3, #0
 800d528:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d52c:	e032      	b.n	800d594 <LCD_ShowHZ16+0xc8>
		{
			if ( (tmp_char >> 15-j ) & 0x01 == 0x01 )
 800d52e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800d530:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d534:	f1c3 030f 	rsb	r3, r3, #15
 800d538:	fa42 f303 	asr.w	r3, r2, r3
 800d53c:	f003 0301 	and.w	r3, r3, #1
 800d540:	2b00      	cmp	r3, #0
 800d542:	d011      	beq.n	800d568 <LCD_ShowHZ16+0x9c>
				LCD_DrawFRONT_COLOR(x+j,y+i,lcdFRONT_COLOR);  /*  */
 800d544:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d548:	b29a      	uxth	r2, r3
 800d54a:	88fb      	ldrh	r3, [r7, #6]
 800d54c:	4413      	add	r3, r2
 800d54e:	b298      	uxth	r0, r3
 800d550:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d554:	b29a      	uxth	r2, r3
 800d556:	88bb      	ldrh	r3, [r7, #4]
 800d558:	4413      	add	r3, r2
 800d55a:	b299      	uxth	r1, r3
 800d55c:	4b16      	ldr	r3, [pc, #88]	; (800d5b8 <LCD_ShowHZ16+0xec>)
 800d55e:	881b      	ldrh	r3, [r3, #0]
 800d560:	461a      	mov	r2, r3
 800d562:	f7ff fd29 	bl	800cfb8 <LCD_DrawFRONT_COLOR>
 800d566:	e010      	b.n	800d58a <LCD_ShowHZ16+0xbe>
			else
				LCD_DrawFRONT_COLOR(x+j,y+i,lcdBACK_COLOR);  /*  */
 800d568:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d56c:	b29a      	uxth	r2, r3
 800d56e:	88fb      	ldrh	r3, [r7, #6]
 800d570:	4413      	add	r3, r2
 800d572:	b298      	uxth	r0, r3
 800d574:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d578:	b29a      	uxth	r2, r3
 800d57a:	88bb      	ldrh	r3, [r7, #4]
 800d57c:	4413      	add	r3, r2
 800d57e:	b299      	uxth	r1, r3
 800d580:	4b0e      	ldr	r3, [pc, #56]	; (800d5bc <LCD_ShowHZ16+0xf0>)
 800d582:	881b      	ldrh	r3, [r3, #0]
 800d584:	461a      	mov	r2, r3
 800d586:	f7ff fd17 	bl	800cfb8 <LCD_DrawFRONT_COLOR>
		for (j = 0; j < 16; j++ )
 800d58a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d58e:	3301      	adds	r3, #1
 800d590:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d594:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d598:	2b0f      	cmp	r3, #15
 800d59a:	d9c8      	bls.n	800d52e <LCD_ShowHZ16+0x62>
	for ( i = 0; i < 16; i++ )
 800d59c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d5a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d5aa:	2b0f      	cmp	r3, #15
 800d5ac:	d9a2      	bls.n	800d4f4 <LCD_ShowHZ16+0x28>
		}
	}

}
 800d5ae:	bf00      	nop
 800d5b0:	3730      	adds	r7, #48	; 0x30
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}
 800d5b6:	bf00      	nop
 800d5b8:	2000007e 	.word	0x2000007e
 800d5bc:	20005044 	.word	0x20005044

0800d5c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800d5c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d5f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d5c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d5c6:	e003      	b.n	800d5d0 <LoopCopyDataInit>

0800d5c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d5c8:	4b0c      	ldr	r3, [pc, #48]	; (800d5fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d5ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d5cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d5ce:	3104      	adds	r1, #4

0800d5d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d5d0:	480b      	ldr	r0, [pc, #44]	; (800d600 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d5d2:	4b0c      	ldr	r3, [pc, #48]	; (800d604 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d5d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d5d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d5d8:	d3f6      	bcc.n	800d5c8 <CopyDataInit>
  ldr  r2, =_sbss
 800d5da:	4a0b      	ldr	r2, [pc, #44]	; (800d608 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d5dc:	e002      	b.n	800d5e4 <LoopFillZerobss>

0800d5de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800d5de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d5e0:	f842 3b04 	str.w	r3, [r2], #4

0800d5e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d5e4:	4b09      	ldr	r3, [pc, #36]	; (800d60c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d5e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d5e8:	d3f9      	bcc.n	800d5de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d5ea:	f7fa fe93 	bl	8008314 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d5ee:	f000 f817 	bl	800d620 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d5f2:	f7fa f947 	bl	8007884 <main>
  bx  lr    
 800d5f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800d5f8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800d5fc:	0804a050 	.word	0x0804a050
  ldr  r0, =_sdata
 800d600:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d604:	200006f8 	.word	0x200006f8
  ldr  r2, =_sbss
 800d608:	200006f8 	.word	0x200006f8
  ldr  r3, = _ebss
 800d60c:	20005934 	.word	0x20005934

0800d610 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d610:	e7fe      	b.n	800d610 <ADC_IRQHandler>
	...

0800d614 <__errno>:
 800d614:	4b01      	ldr	r3, [pc, #4]	; (800d61c <__errno+0x8>)
 800d616:	6818      	ldr	r0, [r3, #0]
 800d618:	4770      	bx	lr
 800d61a:	bf00      	nop
 800d61c:	20000084 	.word	0x20000084

0800d620 <__libc_init_array>:
 800d620:	b570      	push	{r4, r5, r6, lr}
 800d622:	4e0d      	ldr	r6, [pc, #52]	; (800d658 <__libc_init_array+0x38>)
 800d624:	4c0d      	ldr	r4, [pc, #52]	; (800d65c <__libc_init_array+0x3c>)
 800d626:	1ba4      	subs	r4, r4, r6
 800d628:	10a4      	asrs	r4, r4, #2
 800d62a:	2500      	movs	r5, #0
 800d62c:	42a5      	cmp	r5, r4
 800d62e:	d109      	bne.n	800d644 <__libc_init_array+0x24>
 800d630:	4e0b      	ldr	r6, [pc, #44]	; (800d660 <__libc_init_array+0x40>)
 800d632:	4c0c      	ldr	r4, [pc, #48]	; (800d664 <__libc_init_array+0x44>)
 800d634:	f005 f880 	bl	8012738 <_init>
 800d638:	1ba4      	subs	r4, r4, r6
 800d63a:	10a4      	asrs	r4, r4, #2
 800d63c:	2500      	movs	r5, #0
 800d63e:	42a5      	cmp	r5, r4
 800d640:	d105      	bne.n	800d64e <__libc_init_array+0x2e>
 800d642:	bd70      	pop	{r4, r5, r6, pc}
 800d644:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d648:	4798      	blx	r3
 800d64a:	3501      	adds	r5, #1
 800d64c:	e7ee      	b.n	800d62c <__libc_init_array+0xc>
 800d64e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d652:	4798      	blx	r3
 800d654:	3501      	adds	r5, #1
 800d656:	e7f2      	b.n	800d63e <__libc_init_array+0x1e>
 800d658:	0804a048 	.word	0x0804a048
 800d65c:	0804a048 	.word	0x0804a048
 800d660:	0804a048 	.word	0x0804a048
 800d664:	0804a04c 	.word	0x0804a04c

0800d668 <memcmp>:
 800d668:	b510      	push	{r4, lr}
 800d66a:	3901      	subs	r1, #1
 800d66c:	4402      	add	r2, r0
 800d66e:	4290      	cmp	r0, r2
 800d670:	d101      	bne.n	800d676 <memcmp+0xe>
 800d672:	2000      	movs	r0, #0
 800d674:	bd10      	pop	{r4, pc}
 800d676:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d67a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d67e:	42a3      	cmp	r3, r4
 800d680:	d0f5      	beq.n	800d66e <memcmp+0x6>
 800d682:	1b18      	subs	r0, r3, r4
 800d684:	bd10      	pop	{r4, pc}

0800d686 <memcpy>:
 800d686:	b510      	push	{r4, lr}
 800d688:	1e43      	subs	r3, r0, #1
 800d68a:	440a      	add	r2, r1
 800d68c:	4291      	cmp	r1, r2
 800d68e:	d100      	bne.n	800d692 <memcpy+0xc>
 800d690:	bd10      	pop	{r4, pc}
 800d692:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d69a:	e7f7      	b.n	800d68c <memcpy+0x6>

0800d69c <memset>:
 800d69c:	4402      	add	r2, r0
 800d69e:	4603      	mov	r3, r0
 800d6a0:	4293      	cmp	r3, r2
 800d6a2:	d100      	bne.n	800d6a6 <memset+0xa>
 800d6a4:	4770      	bx	lr
 800d6a6:	f803 1b01 	strb.w	r1, [r3], #1
 800d6aa:	e7f9      	b.n	800d6a0 <memset+0x4>

0800d6ac <printf>:
 800d6ac:	b40f      	push	{r0, r1, r2, r3}
 800d6ae:	4b0a      	ldr	r3, [pc, #40]	; (800d6d8 <printf+0x2c>)
 800d6b0:	b513      	push	{r0, r1, r4, lr}
 800d6b2:	681c      	ldr	r4, [r3, #0]
 800d6b4:	b124      	cbz	r4, 800d6c0 <printf+0x14>
 800d6b6:	69a3      	ldr	r3, [r4, #24]
 800d6b8:	b913      	cbnz	r3, 800d6c0 <printf+0x14>
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	f002 fd78 	bl	80101b0 <__sinit>
 800d6c0:	ab05      	add	r3, sp, #20
 800d6c2:	9a04      	ldr	r2, [sp, #16]
 800d6c4:	68a1      	ldr	r1, [r4, #8]
 800d6c6:	9301      	str	r3, [sp, #4]
 800d6c8:	4620      	mov	r0, r4
 800d6ca:	f000 fd05 	bl	800e0d8 <_vfprintf_r>
 800d6ce:	b002      	add	sp, #8
 800d6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6d4:	b004      	add	sp, #16
 800d6d6:	4770      	bx	lr
 800d6d8:	20000084 	.word	0x20000084

0800d6dc <_puts_r>:
 800d6dc:	b530      	push	{r4, r5, lr}
 800d6de:	4605      	mov	r5, r0
 800d6e0:	b089      	sub	sp, #36	; 0x24
 800d6e2:	4608      	mov	r0, r1
 800d6e4:	460c      	mov	r4, r1
 800d6e6:	f7f2 fd73 	bl	80001d0 <strlen>
 800d6ea:	4b28      	ldr	r3, [pc, #160]	; (800d78c <_puts_r+0xb0>)
 800d6ec:	9306      	str	r3, [sp, #24]
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	9005      	str	r0, [sp, #20]
 800d6f2:	9307      	str	r3, [sp, #28]
 800d6f4:	4418      	add	r0, r3
 800d6f6:	ab04      	add	r3, sp, #16
 800d6f8:	9301      	str	r3, [sp, #4]
 800d6fa:	2302      	movs	r3, #2
 800d6fc:	9404      	str	r4, [sp, #16]
 800d6fe:	9003      	str	r0, [sp, #12]
 800d700:	9302      	str	r3, [sp, #8]
 800d702:	b125      	cbz	r5, 800d70e <_puts_r+0x32>
 800d704:	69ab      	ldr	r3, [r5, #24]
 800d706:	b913      	cbnz	r3, 800d70e <_puts_r+0x32>
 800d708:	4628      	mov	r0, r5
 800d70a:	f002 fd51 	bl	80101b0 <__sinit>
 800d70e:	69ab      	ldr	r3, [r5, #24]
 800d710:	68ac      	ldr	r4, [r5, #8]
 800d712:	b913      	cbnz	r3, 800d71a <_puts_r+0x3e>
 800d714:	4628      	mov	r0, r5
 800d716:	f002 fd4b 	bl	80101b0 <__sinit>
 800d71a:	4b1d      	ldr	r3, [pc, #116]	; (800d790 <_puts_r+0xb4>)
 800d71c:	429c      	cmp	r4, r3
 800d71e:	d12a      	bne.n	800d776 <_puts_r+0x9a>
 800d720:	686c      	ldr	r4, [r5, #4]
 800d722:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d724:	07db      	lsls	r3, r3, #31
 800d726:	d405      	bmi.n	800d734 <_puts_r+0x58>
 800d728:	89a3      	ldrh	r3, [r4, #12]
 800d72a:	0598      	lsls	r0, r3, #22
 800d72c:	d402      	bmi.n	800d734 <_puts_r+0x58>
 800d72e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d730:	f003 f84c 	bl	80107cc <__retarget_lock_acquire_recursive>
 800d734:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d738:	0499      	lsls	r1, r3, #18
 800d73a:	d406      	bmi.n	800d74a <_puts_r+0x6e>
 800d73c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d740:	81a3      	strh	r3, [r4, #12]
 800d742:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d744:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d748:	6663      	str	r3, [r4, #100]	; 0x64
 800d74a:	4628      	mov	r0, r5
 800d74c:	aa01      	add	r2, sp, #4
 800d74e:	4621      	mov	r1, r4
 800d750:	f002 fec0 	bl	80104d4 <__sfvwrite_r>
 800d754:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d756:	2800      	cmp	r0, #0
 800d758:	bf14      	ite	ne
 800d75a:	f04f 35ff 	movne.w	r5, #4294967295
 800d75e:	250a      	moveq	r5, #10
 800d760:	07da      	lsls	r2, r3, #31
 800d762:	d405      	bmi.n	800d770 <_puts_r+0x94>
 800d764:	89a3      	ldrh	r3, [r4, #12]
 800d766:	059b      	lsls	r3, r3, #22
 800d768:	d402      	bmi.n	800d770 <_puts_r+0x94>
 800d76a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d76c:	f003 f82f 	bl	80107ce <__retarget_lock_release_recursive>
 800d770:	4628      	mov	r0, r5
 800d772:	b009      	add	sp, #36	; 0x24
 800d774:	bd30      	pop	{r4, r5, pc}
 800d776:	4b07      	ldr	r3, [pc, #28]	; (800d794 <_puts_r+0xb8>)
 800d778:	429c      	cmp	r4, r3
 800d77a:	d101      	bne.n	800d780 <_puts_r+0xa4>
 800d77c:	68ac      	ldr	r4, [r5, #8]
 800d77e:	e7d0      	b.n	800d722 <_puts_r+0x46>
 800d780:	4b05      	ldr	r3, [pc, #20]	; (800d798 <_puts_r+0xbc>)
 800d782:	429c      	cmp	r4, r3
 800d784:	bf08      	it	eq
 800d786:	68ec      	ldreq	r4, [r5, #12]
 800d788:	e7cb      	b.n	800d722 <_puts_r+0x46>
 800d78a:	bf00      	nop
 800d78c:	08049d00 	.word	0x08049d00
 800d790:	08049da4 	.word	0x08049da4
 800d794:	08049dc4 	.word	0x08049dc4
 800d798:	08049d84 	.word	0x08049d84

0800d79c <puts>:
 800d79c:	4b02      	ldr	r3, [pc, #8]	; (800d7a8 <puts+0xc>)
 800d79e:	4601      	mov	r1, r0
 800d7a0:	6818      	ldr	r0, [r3, #0]
 800d7a2:	f7ff bf9b 	b.w	800d6dc <_puts_r>
 800d7a6:	bf00      	nop
 800d7a8:	20000084 	.word	0x20000084

0800d7ac <siprintf>:
 800d7ac:	b40e      	push	{r1, r2, r3}
 800d7ae:	b500      	push	{lr}
 800d7b0:	b09c      	sub	sp, #112	; 0x70
 800d7b2:	f44f 7102 	mov.w	r1, #520	; 0x208
 800d7b6:	ab1d      	add	r3, sp, #116	; 0x74
 800d7b8:	f8ad 1014 	strh.w	r1, [sp, #20]
 800d7bc:	9002      	str	r0, [sp, #8]
 800d7be:	9006      	str	r0, [sp, #24]
 800d7c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d7c4:	480a      	ldr	r0, [pc, #40]	; (800d7f0 <siprintf+0x44>)
 800d7c6:	9104      	str	r1, [sp, #16]
 800d7c8:	9107      	str	r1, [sp, #28]
 800d7ca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800d7ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7d2:	f8ad 1016 	strh.w	r1, [sp, #22]
 800d7d6:	6800      	ldr	r0, [r0, #0]
 800d7d8:	9301      	str	r3, [sp, #4]
 800d7da:	a902      	add	r1, sp, #8
 800d7dc:	f000 f894 	bl	800d908 <_svfiprintf_r>
 800d7e0:	9b02      	ldr	r3, [sp, #8]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	701a      	strb	r2, [r3, #0]
 800d7e6:	b01c      	add	sp, #112	; 0x70
 800d7e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d7ec:	b003      	add	sp, #12
 800d7ee:	4770      	bx	lr
 800d7f0:	20000084 	.word	0x20000084

0800d7f4 <strcat>:
 800d7f4:	b510      	push	{r4, lr}
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	4613      	mov	r3, r2
 800d7fa:	3201      	adds	r2, #1
 800d7fc:	781c      	ldrb	r4, [r3, #0]
 800d7fe:	2c00      	cmp	r4, #0
 800d800:	d1fa      	bne.n	800d7f8 <strcat+0x4>
 800d802:	3b01      	subs	r3, #1
 800d804:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d808:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d80c:	2a00      	cmp	r2, #0
 800d80e:	d1f9      	bne.n	800d804 <strcat+0x10>
 800d810:	bd10      	pop	{r4, pc}

0800d812 <__ssprint_r>:
 800d812:	6893      	ldr	r3, [r2, #8]
 800d814:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d818:	4681      	mov	r9, r0
 800d81a:	460c      	mov	r4, r1
 800d81c:	4617      	mov	r7, r2
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d060      	beq.n	800d8e4 <__ssprint_r+0xd2>
 800d822:	f04f 0b00 	mov.w	fp, #0
 800d826:	f8d2 a000 	ldr.w	sl, [r2]
 800d82a:	465e      	mov	r6, fp
 800d82c:	b356      	cbz	r6, 800d884 <__ssprint_r+0x72>
 800d82e:	68a3      	ldr	r3, [r4, #8]
 800d830:	429e      	cmp	r6, r3
 800d832:	d344      	bcc.n	800d8be <__ssprint_r+0xac>
 800d834:	89a2      	ldrh	r2, [r4, #12]
 800d836:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d83a:	d03e      	beq.n	800d8ba <__ssprint_r+0xa8>
 800d83c:	6825      	ldr	r5, [r4, #0]
 800d83e:	6921      	ldr	r1, [r4, #16]
 800d840:	eba5 0801 	sub.w	r8, r5, r1
 800d844:	6965      	ldr	r5, [r4, #20]
 800d846:	2302      	movs	r3, #2
 800d848:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d84c:	fb95 f5f3 	sdiv	r5, r5, r3
 800d850:	f108 0301 	add.w	r3, r8, #1
 800d854:	4433      	add	r3, r6
 800d856:	429d      	cmp	r5, r3
 800d858:	bf38      	it	cc
 800d85a:	461d      	movcc	r5, r3
 800d85c:	0553      	lsls	r3, r2, #21
 800d85e:	d546      	bpl.n	800d8ee <__ssprint_r+0xdc>
 800d860:	4629      	mov	r1, r5
 800d862:	4648      	mov	r0, r9
 800d864:	f003 f828 	bl	80108b8 <_malloc_r>
 800d868:	b998      	cbnz	r0, 800d892 <__ssprint_r+0x80>
 800d86a:	230c      	movs	r3, #12
 800d86c:	f8c9 3000 	str.w	r3, [r9]
 800d870:	89a3      	ldrh	r3, [r4, #12]
 800d872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d876:	81a3      	strh	r3, [r4, #12]
 800d878:	2300      	movs	r3, #0
 800d87a:	60bb      	str	r3, [r7, #8]
 800d87c:	607b      	str	r3, [r7, #4]
 800d87e:	f04f 30ff 	mov.w	r0, #4294967295
 800d882:	e031      	b.n	800d8e8 <__ssprint_r+0xd6>
 800d884:	f8da b000 	ldr.w	fp, [sl]
 800d888:	f8da 6004 	ldr.w	r6, [sl, #4]
 800d88c:	f10a 0a08 	add.w	sl, sl, #8
 800d890:	e7cc      	b.n	800d82c <__ssprint_r+0x1a>
 800d892:	4642      	mov	r2, r8
 800d894:	6921      	ldr	r1, [r4, #16]
 800d896:	9001      	str	r0, [sp, #4]
 800d898:	f7ff fef5 	bl	800d686 <memcpy>
 800d89c:	89a2      	ldrh	r2, [r4, #12]
 800d89e:	9b01      	ldr	r3, [sp, #4]
 800d8a0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d8a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d8a8:	81a2      	strh	r2, [r4, #12]
 800d8aa:	6123      	str	r3, [r4, #16]
 800d8ac:	6165      	str	r5, [r4, #20]
 800d8ae:	4443      	add	r3, r8
 800d8b0:	eba5 0508 	sub.w	r5, r5, r8
 800d8b4:	6023      	str	r3, [r4, #0]
 800d8b6:	60a5      	str	r5, [r4, #8]
 800d8b8:	4633      	mov	r3, r6
 800d8ba:	429e      	cmp	r6, r3
 800d8bc:	d200      	bcs.n	800d8c0 <__ssprint_r+0xae>
 800d8be:	4633      	mov	r3, r6
 800d8c0:	461a      	mov	r2, r3
 800d8c2:	4659      	mov	r1, fp
 800d8c4:	6820      	ldr	r0, [r4, #0]
 800d8c6:	9301      	str	r3, [sp, #4]
 800d8c8:	f003 fa04 	bl	8010cd4 <memmove>
 800d8cc:	68a2      	ldr	r2, [r4, #8]
 800d8ce:	9b01      	ldr	r3, [sp, #4]
 800d8d0:	1ad2      	subs	r2, r2, r3
 800d8d2:	60a2      	str	r2, [r4, #8]
 800d8d4:	6822      	ldr	r2, [r4, #0]
 800d8d6:	4413      	add	r3, r2
 800d8d8:	6023      	str	r3, [r4, #0]
 800d8da:	68bb      	ldr	r3, [r7, #8]
 800d8dc:	1b9e      	subs	r6, r3, r6
 800d8de:	60be      	str	r6, [r7, #8]
 800d8e0:	2e00      	cmp	r6, #0
 800d8e2:	d1cf      	bne.n	800d884 <__ssprint_r+0x72>
 800d8e4:	2000      	movs	r0, #0
 800d8e6:	6078      	str	r0, [r7, #4]
 800d8e8:	b003      	add	sp, #12
 800d8ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8ee:	462a      	mov	r2, r5
 800d8f0:	4648      	mov	r0, r9
 800d8f2:	f003 fce5 	bl	80112c0 <_realloc_r>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	2800      	cmp	r0, #0
 800d8fa:	d1d6      	bne.n	800d8aa <__ssprint_r+0x98>
 800d8fc:	6921      	ldr	r1, [r4, #16]
 800d8fe:	4648      	mov	r0, r9
 800d900:	f002 fd2c 	bl	801035c <_free_r>
 800d904:	e7b1      	b.n	800d86a <__ssprint_r+0x58>
	...

0800d908 <_svfiprintf_r>:
 800d908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d90c:	461c      	mov	r4, r3
 800d90e:	898b      	ldrh	r3, [r1, #12]
 800d910:	b0ab      	sub	sp, #172	; 0xac
 800d912:	4615      	mov	r5, r2
 800d914:	061a      	lsls	r2, r3, #24
 800d916:	9002      	str	r0, [sp, #8]
 800d918:	468a      	mov	sl, r1
 800d91a:	d516      	bpl.n	800d94a <_svfiprintf_r+0x42>
 800d91c:	690b      	ldr	r3, [r1, #16]
 800d91e:	b9a3      	cbnz	r3, 800d94a <_svfiprintf_r+0x42>
 800d920:	2140      	movs	r1, #64	; 0x40
 800d922:	f002 ffc9 	bl	80108b8 <_malloc_r>
 800d926:	f8ca 0000 	str.w	r0, [sl]
 800d92a:	f8ca 0010 	str.w	r0, [sl, #16]
 800d92e:	b948      	cbnz	r0, 800d944 <_svfiprintf_r+0x3c>
 800d930:	9a02      	ldr	r2, [sp, #8]
 800d932:	230c      	movs	r3, #12
 800d934:	6013      	str	r3, [r2, #0]
 800d936:	f04f 33ff 	mov.w	r3, #4294967295
 800d93a:	9303      	str	r3, [sp, #12]
 800d93c:	9803      	ldr	r0, [sp, #12]
 800d93e:	b02b      	add	sp, #172	; 0xac
 800d940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d944:	2340      	movs	r3, #64	; 0x40
 800d946:	f8ca 3014 	str.w	r3, [sl, #20]
 800d94a:	2300      	movs	r3, #0
 800d94c:	ae1a      	add	r6, sp, #104	; 0x68
 800d94e:	960d      	str	r6, [sp, #52]	; 0x34
 800d950:	930f      	str	r3, [sp, #60]	; 0x3c
 800d952:	930e      	str	r3, [sp, #56]	; 0x38
 800d954:	9501      	str	r5, [sp, #4]
 800d956:	9306      	str	r3, [sp, #24]
 800d958:	9303      	str	r3, [sp, #12]
 800d95a:	9f01      	ldr	r7, [sp, #4]
 800d95c:	463d      	mov	r5, r7
 800d95e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d962:	b10b      	cbz	r3, 800d968 <_svfiprintf_r+0x60>
 800d964:	2b25      	cmp	r3, #37	; 0x25
 800d966:	d143      	bne.n	800d9f0 <_svfiprintf_r+0xe8>
 800d968:	9b01      	ldr	r3, [sp, #4]
 800d96a:	ebb7 0803 	subs.w	r8, r7, r3
 800d96e:	d00d      	beq.n	800d98c <_svfiprintf_r+0x84>
 800d970:	e886 0108 	stmia.w	r6, {r3, r8}
 800d974:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d976:	4443      	add	r3, r8
 800d978:	930f      	str	r3, [sp, #60]	; 0x3c
 800d97a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d97c:	3301      	adds	r3, #1
 800d97e:	2b07      	cmp	r3, #7
 800d980:	930e      	str	r3, [sp, #56]	; 0x38
 800d982:	dc37      	bgt.n	800d9f4 <_svfiprintf_r+0xec>
 800d984:	3608      	adds	r6, #8
 800d986:	9b03      	ldr	r3, [sp, #12]
 800d988:	4443      	add	r3, r8
 800d98a:	9303      	str	r3, [sp, #12]
 800d98c:	783b      	ldrb	r3, [r7, #0]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	f000 8367 	beq.w	800e062 <_svfiprintf_r+0x75a>
 800d994:	f04f 0300 	mov.w	r3, #0
 800d998:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800d99c:	2300      	movs	r3, #0
 800d99e:	461a      	mov	r2, r3
 800d9a0:	f04f 3bff 	mov.w	fp, #4294967295
 800d9a4:	9304      	str	r3, [sp, #16]
 800d9a6:	461f      	mov	r7, r3
 800d9a8:	200a      	movs	r0, #10
 800d9aa:	1c69      	adds	r1, r5, #1
 800d9ac:	9101      	str	r1, [sp, #4]
 800d9ae:	7829      	ldrb	r1, [r5, #0]
 800d9b0:	2958      	cmp	r1, #88	; 0x58
 800d9b2:	f000 8158 	beq.w	800dc66 <_svfiprintf_r+0x35e>
 800d9b6:	dc49      	bgt.n	800da4c <_svfiprintf_r+0x144>
 800d9b8:	292e      	cmp	r1, #46	; 0x2e
 800d9ba:	f000 8183 	beq.w	800dcc4 <_svfiprintf_r+0x3bc>
 800d9be:	dc2d      	bgt.n	800da1c <_svfiprintf_r+0x114>
 800d9c0:	292a      	cmp	r1, #42	; 0x2a
 800d9c2:	f000 8175 	beq.w	800dcb0 <_svfiprintf_r+0x3a8>
 800d9c6:	dc21      	bgt.n	800da0c <_svfiprintf_r+0x104>
 800d9c8:	2920      	cmp	r1, #32
 800d9ca:	f000 8169 	beq.w	800dca0 <_svfiprintf_r+0x398>
 800d9ce:	2923      	cmp	r1, #35	; 0x23
 800d9d0:	f000 816b 	beq.w	800dcaa <_svfiprintf_r+0x3a2>
 800d9d4:	b10b      	cbz	r3, 800d9da <_svfiprintf_r+0xd2>
 800d9d6:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800d9da:	2900      	cmp	r1, #0
 800d9dc:	f000 8341 	beq.w	800e062 <_svfiprintf_r+0x75a>
 800d9e0:	f04f 0300 	mov.w	r3, #0
 800d9e4:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 800d9e8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800d9ec:	46a0      	mov	r8, r4
 800d9ee:	e1a1      	b.n	800dd34 <_svfiprintf_r+0x42c>
 800d9f0:	462f      	mov	r7, r5
 800d9f2:	e7b3      	b.n	800d95c <_svfiprintf_r+0x54>
 800d9f4:	aa0d      	add	r2, sp, #52	; 0x34
 800d9f6:	4651      	mov	r1, sl
 800d9f8:	9802      	ldr	r0, [sp, #8]
 800d9fa:	f7ff ff0a 	bl	800d812 <__ssprint_r>
 800d9fe:	2800      	cmp	r0, #0
 800da00:	f040 8313 	bne.w	800e02a <_svfiprintf_r+0x722>
 800da04:	ae1a      	add	r6, sp, #104	; 0x68
 800da06:	e7be      	b.n	800d986 <_svfiprintf_r+0x7e>
 800da08:	460c      	mov	r4, r1
 800da0a:	e14c      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800da0c:	292b      	cmp	r1, #43	; 0x2b
 800da0e:	f000 8148 	beq.w	800dca2 <_svfiprintf_r+0x39a>
 800da12:	292d      	cmp	r1, #45	; 0x2d
 800da14:	d1de      	bne.n	800d9d4 <_svfiprintf_r+0xcc>
 800da16:	f047 0704 	orr.w	r7, r7, #4
 800da1a:	e144      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800da1c:	2939      	cmp	r1, #57	; 0x39
 800da1e:	dc07      	bgt.n	800da30 <_svfiprintf_r+0x128>
 800da20:	2931      	cmp	r1, #49	; 0x31
 800da22:	f280 8168 	bge.w	800dcf6 <_svfiprintf_r+0x3ee>
 800da26:	2930      	cmp	r1, #48	; 0x30
 800da28:	d1d4      	bne.n	800d9d4 <_svfiprintf_r+0xcc>
 800da2a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 800da2e:	e13a      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800da30:	294f      	cmp	r1, #79	; 0x4f
 800da32:	f000 81ba 	beq.w	800ddaa <_svfiprintf_r+0x4a2>
 800da36:	2955      	cmp	r1, #85	; 0x55
 800da38:	f000 81f0 	beq.w	800de1c <_svfiprintf_r+0x514>
 800da3c:	2944      	cmp	r1, #68	; 0x44
 800da3e:	d1c9      	bne.n	800d9d4 <_svfiprintf_r+0xcc>
 800da40:	b10b      	cbz	r3, 800da46 <_svfiprintf_r+0x13e>
 800da42:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800da46:	f047 0710 	orr.w	r7, r7, #16
 800da4a:	e00f      	b.n	800da6c <_svfiprintf_r+0x164>
 800da4c:	296e      	cmp	r1, #110	; 0x6e
 800da4e:	f000 8185 	beq.w	800dd5c <_svfiprintf_r+0x454>
 800da52:	dc31      	bgt.n	800dab8 <_svfiprintf_r+0x1b0>
 800da54:	2968      	cmp	r1, #104	; 0x68
 800da56:	f000 815e 	beq.w	800dd16 <_svfiprintf_r+0x40e>
 800da5a:	dc1e      	bgt.n	800da9a <_svfiprintf_r+0x192>
 800da5c:	2963      	cmp	r1, #99	; 0x63
 800da5e:	f000 8160 	beq.w	800dd22 <_svfiprintf_r+0x41a>
 800da62:	2964      	cmp	r1, #100	; 0x64
 800da64:	d1b6      	bne.n	800d9d4 <_svfiprintf_r+0xcc>
 800da66:	b10b      	cbz	r3, 800da6c <_svfiprintf_r+0x164>
 800da68:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800da6c:	06bb      	lsls	r3, r7, #26
 800da6e:	f140 8167 	bpl.w	800dd40 <_svfiprintf_r+0x438>
 800da72:	3407      	adds	r4, #7
 800da74:	f024 0407 	bic.w	r4, r4, #7
 800da78:	f104 0808 	add.w	r8, r4, #8
 800da7c:	e9d4 4500 	ldrd	r4, r5, [r4]
 800da80:	2c00      	cmp	r4, #0
 800da82:	f175 0300 	sbcs.w	r3, r5, #0
 800da86:	da06      	bge.n	800da96 <_svfiprintf_r+0x18e>
 800da88:	4264      	negs	r4, r4
 800da8a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800da8e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800da92:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800da96:	2301      	movs	r3, #1
 800da98:	e198      	b.n	800ddcc <_svfiprintf_r+0x4c4>
 800da9a:	2969      	cmp	r1, #105	; 0x69
 800da9c:	d0e3      	beq.n	800da66 <_svfiprintf_r+0x15e>
 800da9e:	296c      	cmp	r1, #108	; 0x6c
 800daa0:	d198      	bne.n	800d9d4 <_svfiprintf_r+0xcc>
 800daa2:	9901      	ldr	r1, [sp, #4]
 800daa4:	7809      	ldrb	r1, [r1, #0]
 800daa6:	296c      	cmp	r1, #108	; 0x6c
 800daa8:	f040 8138 	bne.w	800dd1c <_svfiprintf_r+0x414>
 800daac:	9901      	ldr	r1, [sp, #4]
 800daae:	3101      	adds	r1, #1
 800dab0:	9101      	str	r1, [sp, #4]
 800dab2:	f047 0720 	orr.w	r7, r7, #32
 800dab6:	e0f6      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800dab8:	2971      	cmp	r1, #113	; 0x71
 800daba:	d0fa      	beq.n	800dab2 <_svfiprintf_r+0x1aa>
 800dabc:	dc14      	bgt.n	800dae8 <_svfiprintf_r+0x1e0>
 800dabe:	296f      	cmp	r1, #111	; 0x6f
 800dac0:	f000 8175 	beq.w	800ddae <_svfiprintf_r+0x4a6>
 800dac4:	2970      	cmp	r1, #112	; 0x70
 800dac6:	d185      	bne.n	800d9d4 <_svfiprintf_r+0xcc>
 800dac8:	2330      	movs	r3, #48	; 0x30
 800daca:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
 800dace:	2378      	movs	r3, #120	; 0x78
 800dad0:	f104 0804 	add.w	r8, r4, #4
 800dad4:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
 800dad8:	6824      	ldr	r4, [r4, #0]
 800dada:	4bac      	ldr	r3, [pc, #688]	; (800dd8c <_svfiprintf_r+0x484>)
 800dadc:	9306      	str	r3, [sp, #24]
 800dade:	2500      	movs	r5, #0
 800dae0:	f047 0702 	orr.w	r7, r7, #2
 800dae4:	2302      	movs	r3, #2
 800dae6:	e16d      	b.n	800ddc4 <_svfiprintf_r+0x4bc>
 800dae8:	2975      	cmp	r1, #117	; 0x75
 800daea:	f000 8199 	beq.w	800de20 <_svfiprintf_r+0x518>
 800daee:	2978      	cmp	r1, #120	; 0x78
 800daf0:	f000 81ad 	beq.w	800de4e <_svfiprintf_r+0x546>
 800daf4:	2973      	cmp	r1, #115	; 0x73
 800daf6:	f47f af6d 	bne.w	800d9d4 <_svfiprintf_r+0xcc>
 800dafa:	f04f 0300 	mov.w	r3, #0
 800dafe:	f1bb 3fff 	cmp.w	fp, #4294967295
 800db02:	f104 0804 	add.w	r8, r4, #4
 800db06:	f8d4 9000 	ldr.w	r9, [r4]
 800db0a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800db0e:	f000 8180 	beq.w	800de12 <_svfiprintf_r+0x50a>
 800db12:	465a      	mov	r2, fp
 800db14:	2100      	movs	r1, #0
 800db16:	4648      	mov	r0, r9
 800db18:	f7f2 fb62 	bl	80001e0 <memchr>
 800db1c:	2800      	cmp	r0, #0
 800db1e:	f000 81ea 	beq.w	800def6 <_svfiprintf_r+0x5ee>
 800db22:	eba0 0b09 	sub.w	fp, r0, r9
 800db26:	2400      	movs	r4, #0
 800db28:	455c      	cmp	r4, fp
 800db2a:	4623      	mov	r3, r4
 800db2c:	bfb8      	it	lt
 800db2e:	465b      	movlt	r3, fp
 800db30:	9305      	str	r3, [sp, #20]
 800db32:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800db36:	b113      	cbz	r3, 800db3e <_svfiprintf_r+0x236>
 800db38:	9b05      	ldr	r3, [sp, #20]
 800db3a:	3301      	adds	r3, #1
 800db3c:	9305      	str	r3, [sp, #20]
 800db3e:	f017 0302 	ands.w	r3, r7, #2
 800db42:	9307      	str	r3, [sp, #28]
 800db44:	bf1e      	ittt	ne
 800db46:	9b05      	ldrne	r3, [sp, #20]
 800db48:	3302      	addne	r3, #2
 800db4a:	9305      	strne	r3, [sp, #20]
 800db4c:	f017 0384 	ands.w	r3, r7, #132	; 0x84
 800db50:	9308      	str	r3, [sp, #32]
 800db52:	d114      	bne.n	800db7e <_svfiprintf_r+0x276>
 800db54:	9b04      	ldr	r3, [sp, #16]
 800db56:	9a05      	ldr	r2, [sp, #20]
 800db58:	1a9d      	subs	r5, r3, r2
 800db5a:	2d00      	cmp	r5, #0
 800db5c:	dd0f      	ble.n	800db7e <_svfiprintf_r+0x276>
 800db5e:	4b8c      	ldr	r3, [pc, #560]	; (800dd90 <_svfiprintf_r+0x488>)
 800db60:	6033      	str	r3, [r6, #0]
 800db62:	2d10      	cmp	r5, #16
 800db64:	f300 81c9 	bgt.w	800defa <_svfiprintf_r+0x5f2>
 800db68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db6a:	6075      	str	r5, [r6, #4]
 800db6c:	441d      	add	r5, r3
 800db6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db70:	950f      	str	r5, [sp, #60]	; 0x3c
 800db72:	3301      	adds	r3, #1
 800db74:	2b07      	cmp	r3, #7
 800db76:	930e      	str	r3, [sp, #56]	; 0x38
 800db78:	f300 81d8 	bgt.w	800df2c <_svfiprintf_r+0x624>
 800db7c:	3608      	adds	r6, #8
 800db7e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800db82:	b173      	cbz	r3, 800dba2 <_svfiprintf_r+0x29a>
 800db84:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 800db88:	6033      	str	r3, [r6, #0]
 800db8a:	2301      	movs	r3, #1
 800db8c:	6073      	str	r3, [r6, #4]
 800db8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db90:	3301      	adds	r3, #1
 800db92:	930f      	str	r3, [sp, #60]	; 0x3c
 800db94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db96:	3301      	adds	r3, #1
 800db98:	2b07      	cmp	r3, #7
 800db9a:	930e      	str	r3, [sp, #56]	; 0x38
 800db9c:	f300 81cf 	bgt.w	800df3e <_svfiprintf_r+0x636>
 800dba0:	3608      	adds	r6, #8
 800dba2:	9b07      	ldr	r3, [sp, #28]
 800dba4:	b16b      	cbz	r3, 800dbc2 <_svfiprintf_r+0x2ba>
 800dba6:	ab0c      	add	r3, sp, #48	; 0x30
 800dba8:	6033      	str	r3, [r6, #0]
 800dbaa:	2302      	movs	r3, #2
 800dbac:	6073      	str	r3, [r6, #4]
 800dbae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbb0:	3302      	adds	r3, #2
 800dbb2:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbb6:	3301      	adds	r3, #1
 800dbb8:	2b07      	cmp	r3, #7
 800dbba:	930e      	str	r3, [sp, #56]	; 0x38
 800dbbc:	f300 81c8 	bgt.w	800df50 <_svfiprintf_r+0x648>
 800dbc0:	3608      	adds	r6, #8
 800dbc2:	9b08      	ldr	r3, [sp, #32]
 800dbc4:	2b80      	cmp	r3, #128	; 0x80
 800dbc6:	d114      	bne.n	800dbf2 <_svfiprintf_r+0x2ea>
 800dbc8:	9b04      	ldr	r3, [sp, #16]
 800dbca:	9a05      	ldr	r2, [sp, #20]
 800dbcc:	1a9d      	subs	r5, r3, r2
 800dbce:	2d00      	cmp	r5, #0
 800dbd0:	dd0f      	ble.n	800dbf2 <_svfiprintf_r+0x2ea>
 800dbd2:	4b70      	ldr	r3, [pc, #448]	; (800dd94 <_svfiprintf_r+0x48c>)
 800dbd4:	6033      	str	r3, [r6, #0]
 800dbd6:	2d10      	cmp	r5, #16
 800dbd8:	f300 81c3 	bgt.w	800df62 <_svfiprintf_r+0x65a>
 800dbdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbde:	6075      	str	r5, [r6, #4]
 800dbe0:	441d      	add	r5, r3
 800dbe2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbe4:	950f      	str	r5, [sp, #60]	; 0x3c
 800dbe6:	3301      	adds	r3, #1
 800dbe8:	2b07      	cmp	r3, #7
 800dbea:	930e      	str	r3, [sp, #56]	; 0x38
 800dbec:	f300 81d1 	bgt.w	800df92 <_svfiprintf_r+0x68a>
 800dbf0:	3608      	adds	r6, #8
 800dbf2:	eba4 040b 	sub.w	r4, r4, fp
 800dbf6:	2c00      	cmp	r4, #0
 800dbf8:	dd0f      	ble.n	800dc1a <_svfiprintf_r+0x312>
 800dbfa:	4d66      	ldr	r5, [pc, #408]	; (800dd94 <_svfiprintf_r+0x48c>)
 800dbfc:	6035      	str	r5, [r6, #0]
 800dbfe:	2c10      	cmp	r4, #16
 800dc00:	f300 81d0 	bgt.w	800dfa4 <_svfiprintf_r+0x69c>
 800dc04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc06:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800dc08:	6074      	str	r4, [r6, #4]
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	4404      	add	r4, r0
 800dc0e:	2b07      	cmp	r3, #7
 800dc10:	940f      	str	r4, [sp, #60]	; 0x3c
 800dc12:	930e      	str	r3, [sp, #56]	; 0x38
 800dc14:	f300 81dc 	bgt.w	800dfd0 <_svfiprintf_r+0x6c8>
 800dc18:	3608      	adds	r6, #8
 800dc1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc1c:	445b      	add	r3, fp
 800dc1e:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc22:	3301      	adds	r3, #1
 800dc24:	2b07      	cmp	r3, #7
 800dc26:	e886 0a00 	stmia.w	r6, {r9, fp}
 800dc2a:	930e      	str	r3, [sp, #56]	; 0x38
 800dc2c:	f300 81d8 	bgt.w	800dfe0 <_svfiprintf_r+0x6d8>
 800dc30:	3608      	adds	r6, #8
 800dc32:	077b      	lsls	r3, r7, #29
 800dc34:	f100 81dc 	bmi.w	800dff0 <_svfiprintf_r+0x6e8>
 800dc38:	9b03      	ldr	r3, [sp, #12]
 800dc3a:	9a04      	ldr	r2, [sp, #16]
 800dc3c:	9905      	ldr	r1, [sp, #20]
 800dc3e:	428a      	cmp	r2, r1
 800dc40:	bfac      	ite	ge
 800dc42:	189b      	addge	r3, r3, r2
 800dc44:	185b      	addlt	r3, r3, r1
 800dc46:	9303      	str	r3, [sp, #12]
 800dc48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc4a:	b13b      	cbz	r3, 800dc5c <_svfiprintf_r+0x354>
 800dc4c:	aa0d      	add	r2, sp, #52	; 0x34
 800dc4e:	4651      	mov	r1, sl
 800dc50:	9802      	ldr	r0, [sp, #8]
 800dc52:	f7ff fdde 	bl	800d812 <__ssprint_r>
 800dc56:	2800      	cmp	r0, #0
 800dc58:	f040 81e7 	bne.w	800e02a <_svfiprintf_r+0x722>
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	930e      	str	r3, [sp, #56]	; 0x38
 800dc60:	4644      	mov	r4, r8
 800dc62:	ae1a      	add	r6, sp, #104	; 0x68
 800dc64:	e679      	b.n	800d95a <_svfiprintf_r+0x52>
 800dc66:	b10b      	cbz	r3, 800dc6c <_svfiprintf_r+0x364>
 800dc68:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800dc6c:	4b4a      	ldr	r3, [pc, #296]	; (800dd98 <_svfiprintf_r+0x490>)
 800dc6e:	9306      	str	r3, [sp, #24]
 800dc70:	06bb      	lsls	r3, r7, #26
 800dc72:	f140 80f1 	bpl.w	800de58 <_svfiprintf_r+0x550>
 800dc76:	3407      	adds	r4, #7
 800dc78:	f024 0407 	bic.w	r4, r4, #7
 800dc7c:	f104 0808 	add.w	r8, r4, #8
 800dc80:	e9d4 4500 	ldrd	r4, r5, [r4]
 800dc84:	07f8      	lsls	r0, r7, #31
 800dc86:	f57f af2d 	bpl.w	800dae4 <_svfiprintf_r+0x1dc>
 800dc8a:	ea54 0305 	orrs.w	r3, r4, r5
 800dc8e:	bf1f      	itttt	ne
 800dc90:	2330      	movne	r3, #48	; 0x30
 800dc92:	f88d 3030 	strbne.w	r3, [sp, #48]	; 0x30
 800dc96:	f88d 1031 	strbne.w	r1, [sp, #49]	; 0x31
 800dc9a:	f047 0702 	orrne.w	r7, r7, #2
 800dc9e:	e721      	b.n	800dae4 <_svfiprintf_r+0x1dc>
 800dca0:	b90a      	cbnz	r2, 800dca6 <_svfiprintf_r+0x39e>
 800dca2:	2301      	movs	r3, #1
 800dca4:	460a      	mov	r2, r1
 800dca6:	9d01      	ldr	r5, [sp, #4]
 800dca8:	e67f      	b.n	800d9aa <_svfiprintf_r+0xa2>
 800dcaa:	f047 0701 	orr.w	r7, r7, #1
 800dcae:	e7fa      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800dcb0:	1d21      	adds	r1, r4, #4
 800dcb2:	6824      	ldr	r4, [r4, #0]
 800dcb4:	9404      	str	r4, [sp, #16]
 800dcb6:	2c00      	cmp	r4, #0
 800dcb8:	f6bf aea6 	bge.w	800da08 <_svfiprintf_r+0x100>
 800dcbc:	4264      	negs	r4, r4
 800dcbe:	9404      	str	r4, [sp, #16]
 800dcc0:	460c      	mov	r4, r1
 800dcc2:	e6a8      	b.n	800da16 <_svfiprintf_r+0x10e>
 800dcc4:	9901      	ldr	r1, [sp, #4]
 800dcc6:	1c4d      	adds	r5, r1, #1
 800dcc8:	7809      	ldrb	r1, [r1, #0]
 800dcca:	292a      	cmp	r1, #42	; 0x2a
 800dccc:	d00d      	beq.n	800dcea <_svfiprintf_r+0x3e2>
 800dcce:	f04f 0b00 	mov.w	fp, #0
 800dcd2:	9501      	str	r5, [sp, #4]
 800dcd4:	f1a1 0530 	sub.w	r5, r1, #48	; 0x30
 800dcd8:	2d09      	cmp	r5, #9
 800dcda:	f63f ae69 	bhi.w	800d9b0 <_svfiprintf_r+0xa8>
 800dcde:	fb00 5b0b 	mla	fp, r0, fp, r5
 800dce2:	9d01      	ldr	r5, [sp, #4]
 800dce4:	f815 1b01 	ldrb.w	r1, [r5], #1
 800dce8:	e7f3      	b.n	800dcd2 <_svfiprintf_r+0x3ca>
 800dcea:	6821      	ldr	r1, [r4, #0]
 800dcec:	9501      	str	r5, [sp, #4]
 800dcee:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800dcf2:	3404      	adds	r4, #4
 800dcf4:	e7d7      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800dcf6:	2500      	movs	r5, #0
 800dcf8:	9504      	str	r5, [sp, #16]
 800dcfa:	9d04      	ldr	r5, [sp, #16]
 800dcfc:	3930      	subs	r1, #48	; 0x30
 800dcfe:	fb00 1105 	mla	r1, r0, r5, r1
 800dd02:	9d01      	ldr	r5, [sp, #4]
 800dd04:	9104      	str	r1, [sp, #16]
 800dd06:	f815 1b01 	ldrb.w	r1, [r5], #1
 800dd0a:	9501      	str	r5, [sp, #4]
 800dd0c:	f1a1 0530 	sub.w	r5, r1, #48	; 0x30
 800dd10:	2d09      	cmp	r5, #9
 800dd12:	d9f2      	bls.n	800dcfa <_svfiprintf_r+0x3f2>
 800dd14:	e64c      	b.n	800d9b0 <_svfiprintf_r+0xa8>
 800dd16:	f047 0740 	orr.w	r7, r7, #64	; 0x40
 800dd1a:	e7c4      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800dd1c:	f047 0710 	orr.w	r7, r7, #16
 800dd20:	e7c1      	b.n	800dca6 <_svfiprintf_r+0x39e>
 800dd22:	6823      	ldr	r3, [r4, #0]
 800dd24:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 800dd28:	f04f 0300 	mov.w	r3, #0
 800dd2c:	f104 0804 	add.w	r8, r4, #4
 800dd30:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800dd34:	f04f 0b01 	mov.w	fp, #1
 800dd38:	2400      	movs	r4, #0
 800dd3a:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 800dd3e:	e6f3      	b.n	800db28 <_svfiprintf_r+0x220>
 800dd40:	f017 0f10 	tst.w	r7, #16
 800dd44:	f104 0804 	add.w	r8, r4, #4
 800dd48:	d002      	beq.n	800dd50 <_svfiprintf_r+0x448>
 800dd4a:	6824      	ldr	r4, [r4, #0]
 800dd4c:	17e5      	asrs	r5, r4, #31
 800dd4e:	e697      	b.n	800da80 <_svfiprintf_r+0x178>
 800dd50:	6824      	ldr	r4, [r4, #0]
 800dd52:	f017 0f40 	tst.w	r7, #64	; 0x40
 800dd56:	bf18      	it	ne
 800dd58:	b224      	sxthne	r4, r4
 800dd5a:	e7f7      	b.n	800dd4c <_svfiprintf_r+0x444>
 800dd5c:	b10b      	cbz	r3, 800dd62 <_svfiprintf_r+0x45a>
 800dd5e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800dd62:	f017 0f20 	tst.w	r7, #32
 800dd66:	f104 0304 	add.w	r3, r4, #4
 800dd6a:	d008      	beq.n	800dd7e <_svfiprintf_r+0x476>
 800dd6c:	9903      	ldr	r1, [sp, #12]
 800dd6e:	6822      	ldr	r2, [r4, #0]
 800dd70:	17cd      	asrs	r5, r1, #31
 800dd72:	4608      	mov	r0, r1
 800dd74:	4629      	mov	r1, r5
 800dd76:	e9c2 0100 	strd	r0, r1, [r2]
 800dd7a:	461c      	mov	r4, r3
 800dd7c:	e5ed      	b.n	800d95a <_svfiprintf_r+0x52>
 800dd7e:	06fd      	lsls	r5, r7, #27
 800dd80:	d50c      	bpl.n	800dd9c <_svfiprintf_r+0x494>
 800dd82:	6822      	ldr	r2, [r4, #0]
 800dd84:	9903      	ldr	r1, [sp, #12]
 800dd86:	6011      	str	r1, [r2, #0]
 800dd88:	e7f7      	b.n	800dd7a <_svfiprintf_r+0x472>
 800dd8a:	bf00      	nop
 800dd8c:	08049d13 	.word	0x08049d13
 800dd90:	08049d24 	.word	0x08049d24
 800dd94:	08049d34 	.word	0x08049d34
 800dd98:	08049d02 	.word	0x08049d02
 800dd9c:	0678      	lsls	r0, r7, #25
 800dd9e:	d5f0      	bpl.n	800dd82 <_svfiprintf_r+0x47a>
 800dda0:	6822      	ldr	r2, [r4, #0]
 800dda2:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 800dda6:	8011      	strh	r1, [r2, #0]
 800dda8:	e7e7      	b.n	800dd7a <_svfiprintf_r+0x472>
 800ddaa:	f047 0710 	orr.w	r7, r7, #16
 800ddae:	f017 0320 	ands.w	r3, r7, #32
 800ddb2:	d020      	beq.n	800ddf6 <_svfiprintf_r+0x4ee>
 800ddb4:	3407      	adds	r4, #7
 800ddb6:	f024 0407 	bic.w	r4, r4, #7
 800ddba:	f104 0808 	add.w	r8, r4, #8
 800ddbe:	e9d4 4500 	ldrd	r4, r5, [r4]
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	f04f 0200 	mov.w	r2, #0
 800ddc8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800ddcc:	f1bb 3fff 	cmp.w	fp, #4294967295
 800ddd0:	f000 8150 	beq.w	800e074 <_svfiprintf_r+0x76c>
 800ddd4:	f027 0280 	bic.w	r2, r7, #128	; 0x80
 800ddd8:	9205      	str	r2, [sp, #20]
 800ddda:	ea54 0205 	orrs.w	r2, r4, r5
 800ddde:	f040 814e 	bne.w	800e07e <_svfiprintf_r+0x776>
 800dde2:	f1bb 0f00 	cmp.w	fp, #0
 800dde6:	d07a      	beq.n	800dede <_svfiprintf_r+0x5d6>
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d047      	beq.n	800de7c <_svfiprintf_r+0x574>
 800ddec:	2b02      	cmp	r3, #2
 800ddee:	d062      	beq.n	800deb6 <_svfiprintf_r+0x5ae>
 800ddf0:	2400      	movs	r4, #0
 800ddf2:	2500      	movs	r5, #0
 800ddf4:	e149      	b.n	800e08a <_svfiprintf_r+0x782>
 800ddf6:	f017 0210 	ands.w	r2, r7, #16
 800ddfa:	f104 0804 	add.w	r8, r4, #4
 800ddfe:	d002      	beq.n	800de06 <_svfiprintf_r+0x4fe>
 800de00:	6824      	ldr	r4, [r4, #0]
 800de02:	2500      	movs	r5, #0
 800de04:	e7de      	b.n	800ddc4 <_svfiprintf_r+0x4bc>
 800de06:	f017 0340 	ands.w	r3, r7, #64	; 0x40
 800de0a:	d0f9      	beq.n	800de00 <_svfiprintf_r+0x4f8>
 800de0c:	8824      	ldrh	r4, [r4, #0]
 800de0e:	2500      	movs	r5, #0
 800de10:	e7d7      	b.n	800ddc2 <_svfiprintf_r+0x4ba>
 800de12:	4648      	mov	r0, r9
 800de14:	f7f2 f9dc 	bl	80001d0 <strlen>
 800de18:	4683      	mov	fp, r0
 800de1a:	e684      	b.n	800db26 <_svfiprintf_r+0x21e>
 800de1c:	f047 0710 	orr.w	r7, r7, #16
 800de20:	06b9      	lsls	r1, r7, #26
 800de22:	d508      	bpl.n	800de36 <_svfiprintf_r+0x52e>
 800de24:	3407      	adds	r4, #7
 800de26:	f024 0407 	bic.w	r4, r4, #7
 800de2a:	f104 0808 	add.w	r8, r4, #8
 800de2e:	e9d4 4500 	ldrd	r4, r5, [r4]
 800de32:	2301      	movs	r3, #1
 800de34:	e7c6      	b.n	800ddc4 <_svfiprintf_r+0x4bc>
 800de36:	f017 0f10 	tst.w	r7, #16
 800de3a:	f104 0804 	add.w	r8, r4, #4
 800de3e:	d001      	beq.n	800de44 <_svfiprintf_r+0x53c>
 800de40:	6824      	ldr	r4, [r4, #0]
 800de42:	e002      	b.n	800de4a <_svfiprintf_r+0x542>
 800de44:	067a      	lsls	r2, r7, #25
 800de46:	d5fb      	bpl.n	800de40 <_svfiprintf_r+0x538>
 800de48:	8824      	ldrh	r4, [r4, #0]
 800de4a:	2500      	movs	r5, #0
 800de4c:	e7f1      	b.n	800de32 <_svfiprintf_r+0x52a>
 800de4e:	b10b      	cbz	r3, 800de54 <_svfiprintf_r+0x54c>
 800de50:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800de54:	4b9e      	ldr	r3, [pc, #632]	; (800e0d0 <_svfiprintf_r+0x7c8>)
 800de56:	e70a      	b.n	800dc6e <_svfiprintf_r+0x366>
 800de58:	f017 0f10 	tst.w	r7, #16
 800de5c:	f104 0804 	add.w	r8, r4, #4
 800de60:	d001      	beq.n	800de66 <_svfiprintf_r+0x55e>
 800de62:	6824      	ldr	r4, [r4, #0]
 800de64:	e002      	b.n	800de6c <_svfiprintf_r+0x564>
 800de66:	067d      	lsls	r5, r7, #25
 800de68:	d5fb      	bpl.n	800de62 <_svfiprintf_r+0x55a>
 800de6a:	8824      	ldrh	r4, [r4, #0]
 800de6c:	2500      	movs	r5, #0
 800de6e:	e709      	b.n	800dc84 <_svfiprintf_r+0x37c>
 800de70:	464b      	mov	r3, r9
 800de72:	e10b      	b.n	800e08c <_svfiprintf_r+0x784>
 800de74:	2d00      	cmp	r5, #0
 800de76:	bf08      	it	eq
 800de78:	2c0a      	cmpeq	r4, #10
 800de7a:	d205      	bcs.n	800de88 <_svfiprintf_r+0x580>
 800de7c:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
 800de80:	3430      	adds	r4, #48	; 0x30
 800de82:	f809 4d41 	strb.w	r4, [r9, #-65]!
 800de86:	e11c      	b.n	800e0c2 <_svfiprintf_r+0x7ba>
 800de88:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 800de8c:	4620      	mov	r0, r4
 800de8e:	4629      	mov	r1, r5
 800de90:	220a      	movs	r2, #10
 800de92:	2300      	movs	r3, #0
 800de94:	f7f2 ff24 	bl	8000ce0 <__aeabi_uldivmod>
 800de98:	3230      	adds	r2, #48	; 0x30
 800de9a:	f809 2d01 	strb.w	r2, [r9, #-1]!
 800de9e:	2300      	movs	r3, #0
 800dea0:	4620      	mov	r0, r4
 800dea2:	4629      	mov	r1, r5
 800dea4:	220a      	movs	r2, #10
 800dea6:	f7f2 ff1b 	bl	8000ce0 <__aeabi_uldivmod>
 800deaa:	4604      	mov	r4, r0
 800deac:	460d      	mov	r5, r1
 800deae:	ea54 0305 	orrs.w	r3, r4, r5
 800deb2:	d1eb      	bne.n	800de8c <_svfiprintf_r+0x584>
 800deb4:	e105      	b.n	800e0c2 <_svfiprintf_r+0x7ba>
 800deb6:	2400      	movs	r4, #0
 800deb8:	2500      	movs	r5, #0
 800deba:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 800debe:	f004 030f 	and.w	r3, r4, #15
 800dec2:	9a06      	ldr	r2, [sp, #24]
 800dec4:	5cd3      	ldrb	r3, [r2, r3]
 800dec6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800deca:	0923      	lsrs	r3, r4, #4
 800decc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800ded0:	092a      	lsrs	r2, r5, #4
 800ded2:	461c      	mov	r4, r3
 800ded4:	4615      	mov	r5, r2
 800ded6:	ea54 0305 	orrs.w	r3, r4, r5
 800deda:	d1f0      	bne.n	800debe <_svfiprintf_r+0x5b6>
 800dedc:	e0f1      	b.n	800e0c2 <_svfiprintf_r+0x7ba>
 800dede:	b93b      	cbnz	r3, 800def0 <_svfiprintf_r+0x5e8>
 800dee0:	07fa      	lsls	r2, r7, #31
 800dee2:	d505      	bpl.n	800def0 <_svfiprintf_r+0x5e8>
 800dee4:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
 800dee8:	2330      	movs	r3, #48	; 0x30
 800deea:	f809 3d41 	strb.w	r3, [r9, #-65]!
 800deee:	e0e8      	b.n	800e0c2 <_svfiprintf_r+0x7ba>
 800def0:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 800def4:	e0e5      	b.n	800e0c2 <_svfiprintf_r+0x7ba>
 800def6:	4604      	mov	r4, r0
 800def8:	e616      	b.n	800db28 <_svfiprintf_r+0x220>
 800defa:	2210      	movs	r2, #16
 800defc:	6072      	str	r2, [r6, #4]
 800defe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800df00:	3210      	adds	r2, #16
 800df02:	920f      	str	r2, [sp, #60]	; 0x3c
 800df04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df06:	3201      	adds	r2, #1
 800df08:	2a07      	cmp	r2, #7
 800df0a:	920e      	str	r2, [sp, #56]	; 0x38
 800df0c:	dc02      	bgt.n	800df14 <_svfiprintf_r+0x60c>
 800df0e:	3608      	adds	r6, #8
 800df10:	3d10      	subs	r5, #16
 800df12:	e625      	b.n	800db60 <_svfiprintf_r+0x258>
 800df14:	aa0d      	add	r2, sp, #52	; 0x34
 800df16:	4651      	mov	r1, sl
 800df18:	9802      	ldr	r0, [sp, #8]
 800df1a:	9309      	str	r3, [sp, #36]	; 0x24
 800df1c:	f7ff fc79 	bl	800d812 <__ssprint_r>
 800df20:	2800      	cmp	r0, #0
 800df22:	f040 8082 	bne.w	800e02a <_svfiprintf_r+0x722>
 800df26:	ae1a      	add	r6, sp, #104	; 0x68
 800df28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df2a:	e7f1      	b.n	800df10 <_svfiprintf_r+0x608>
 800df2c:	aa0d      	add	r2, sp, #52	; 0x34
 800df2e:	4651      	mov	r1, sl
 800df30:	9802      	ldr	r0, [sp, #8]
 800df32:	f7ff fc6e 	bl	800d812 <__ssprint_r>
 800df36:	2800      	cmp	r0, #0
 800df38:	d177      	bne.n	800e02a <_svfiprintf_r+0x722>
 800df3a:	ae1a      	add	r6, sp, #104	; 0x68
 800df3c:	e61f      	b.n	800db7e <_svfiprintf_r+0x276>
 800df3e:	aa0d      	add	r2, sp, #52	; 0x34
 800df40:	4651      	mov	r1, sl
 800df42:	9802      	ldr	r0, [sp, #8]
 800df44:	f7ff fc65 	bl	800d812 <__ssprint_r>
 800df48:	2800      	cmp	r0, #0
 800df4a:	d16e      	bne.n	800e02a <_svfiprintf_r+0x722>
 800df4c:	ae1a      	add	r6, sp, #104	; 0x68
 800df4e:	e628      	b.n	800dba2 <_svfiprintf_r+0x29a>
 800df50:	aa0d      	add	r2, sp, #52	; 0x34
 800df52:	4651      	mov	r1, sl
 800df54:	9802      	ldr	r0, [sp, #8]
 800df56:	f7ff fc5c 	bl	800d812 <__ssprint_r>
 800df5a:	2800      	cmp	r0, #0
 800df5c:	d165      	bne.n	800e02a <_svfiprintf_r+0x722>
 800df5e:	ae1a      	add	r6, sp, #104	; 0x68
 800df60:	e62f      	b.n	800dbc2 <_svfiprintf_r+0x2ba>
 800df62:	2210      	movs	r2, #16
 800df64:	6072      	str	r2, [r6, #4]
 800df66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800df68:	3210      	adds	r2, #16
 800df6a:	920f      	str	r2, [sp, #60]	; 0x3c
 800df6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df6e:	3201      	adds	r2, #1
 800df70:	2a07      	cmp	r2, #7
 800df72:	920e      	str	r2, [sp, #56]	; 0x38
 800df74:	dc02      	bgt.n	800df7c <_svfiprintf_r+0x674>
 800df76:	3608      	adds	r6, #8
 800df78:	3d10      	subs	r5, #16
 800df7a:	e62b      	b.n	800dbd4 <_svfiprintf_r+0x2cc>
 800df7c:	aa0d      	add	r2, sp, #52	; 0x34
 800df7e:	4651      	mov	r1, sl
 800df80:	9802      	ldr	r0, [sp, #8]
 800df82:	9307      	str	r3, [sp, #28]
 800df84:	f7ff fc45 	bl	800d812 <__ssprint_r>
 800df88:	2800      	cmp	r0, #0
 800df8a:	d14e      	bne.n	800e02a <_svfiprintf_r+0x722>
 800df8c:	ae1a      	add	r6, sp, #104	; 0x68
 800df8e:	9b07      	ldr	r3, [sp, #28]
 800df90:	e7f2      	b.n	800df78 <_svfiprintf_r+0x670>
 800df92:	aa0d      	add	r2, sp, #52	; 0x34
 800df94:	4651      	mov	r1, sl
 800df96:	9802      	ldr	r0, [sp, #8]
 800df98:	f7ff fc3b 	bl	800d812 <__ssprint_r>
 800df9c:	2800      	cmp	r0, #0
 800df9e:	d144      	bne.n	800e02a <_svfiprintf_r+0x722>
 800dfa0:	ae1a      	add	r6, sp, #104	; 0x68
 800dfa2:	e626      	b.n	800dbf2 <_svfiprintf_r+0x2ea>
 800dfa4:	2310      	movs	r3, #16
 800dfa6:	6073      	str	r3, [r6, #4]
 800dfa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dfaa:	3310      	adds	r3, #16
 800dfac:	930f      	str	r3, [sp, #60]	; 0x3c
 800dfae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	2b07      	cmp	r3, #7
 800dfb4:	930e      	str	r3, [sp, #56]	; 0x38
 800dfb6:	dc02      	bgt.n	800dfbe <_svfiprintf_r+0x6b6>
 800dfb8:	3608      	adds	r6, #8
 800dfba:	3c10      	subs	r4, #16
 800dfbc:	e61e      	b.n	800dbfc <_svfiprintf_r+0x2f4>
 800dfbe:	aa0d      	add	r2, sp, #52	; 0x34
 800dfc0:	4651      	mov	r1, sl
 800dfc2:	9802      	ldr	r0, [sp, #8]
 800dfc4:	f7ff fc25 	bl	800d812 <__ssprint_r>
 800dfc8:	2800      	cmp	r0, #0
 800dfca:	d12e      	bne.n	800e02a <_svfiprintf_r+0x722>
 800dfcc:	ae1a      	add	r6, sp, #104	; 0x68
 800dfce:	e7f4      	b.n	800dfba <_svfiprintf_r+0x6b2>
 800dfd0:	aa0d      	add	r2, sp, #52	; 0x34
 800dfd2:	4651      	mov	r1, sl
 800dfd4:	9802      	ldr	r0, [sp, #8]
 800dfd6:	f7ff fc1c 	bl	800d812 <__ssprint_r>
 800dfda:	bb30      	cbnz	r0, 800e02a <_svfiprintf_r+0x722>
 800dfdc:	ae1a      	add	r6, sp, #104	; 0x68
 800dfde:	e61c      	b.n	800dc1a <_svfiprintf_r+0x312>
 800dfe0:	aa0d      	add	r2, sp, #52	; 0x34
 800dfe2:	4651      	mov	r1, sl
 800dfe4:	9802      	ldr	r0, [sp, #8]
 800dfe6:	f7ff fc14 	bl	800d812 <__ssprint_r>
 800dfea:	b9f0      	cbnz	r0, 800e02a <_svfiprintf_r+0x722>
 800dfec:	ae1a      	add	r6, sp, #104	; 0x68
 800dfee:	e620      	b.n	800dc32 <_svfiprintf_r+0x32a>
 800dff0:	9b04      	ldr	r3, [sp, #16]
 800dff2:	9a05      	ldr	r2, [sp, #20]
 800dff4:	1a9c      	subs	r4, r3, r2
 800dff6:	2c00      	cmp	r4, #0
 800dff8:	f77f ae1e 	ble.w	800dc38 <_svfiprintf_r+0x330>
 800dffc:	4d35      	ldr	r5, [pc, #212]	; (800e0d4 <_svfiprintf_r+0x7cc>)
 800dffe:	2710      	movs	r7, #16
 800e000:	2c10      	cmp	r4, #16
 800e002:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e004:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e006:	6035      	str	r5, [r6, #0]
 800e008:	dc18      	bgt.n	800e03c <_svfiprintf_r+0x734>
 800e00a:	3301      	adds	r3, #1
 800e00c:	6074      	str	r4, [r6, #4]
 800e00e:	2b07      	cmp	r3, #7
 800e010:	4414      	add	r4, r2
 800e012:	940f      	str	r4, [sp, #60]	; 0x3c
 800e014:	930e      	str	r3, [sp, #56]	; 0x38
 800e016:	f77f ae0f 	ble.w	800dc38 <_svfiprintf_r+0x330>
 800e01a:	aa0d      	add	r2, sp, #52	; 0x34
 800e01c:	4651      	mov	r1, sl
 800e01e:	9802      	ldr	r0, [sp, #8]
 800e020:	f7ff fbf7 	bl	800d812 <__ssprint_r>
 800e024:	2800      	cmp	r0, #0
 800e026:	f43f ae07 	beq.w	800dc38 <_svfiprintf_r+0x330>
 800e02a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800e02e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800e032:	9b03      	ldr	r3, [sp, #12]
 800e034:	bf18      	it	ne
 800e036:	f04f 33ff 	movne.w	r3, #4294967295
 800e03a:	e47e      	b.n	800d93a <_svfiprintf_r+0x32>
 800e03c:	3301      	adds	r3, #1
 800e03e:	3210      	adds	r2, #16
 800e040:	2b07      	cmp	r3, #7
 800e042:	6077      	str	r7, [r6, #4]
 800e044:	920f      	str	r2, [sp, #60]	; 0x3c
 800e046:	930e      	str	r3, [sp, #56]	; 0x38
 800e048:	dc02      	bgt.n	800e050 <_svfiprintf_r+0x748>
 800e04a:	3608      	adds	r6, #8
 800e04c:	3c10      	subs	r4, #16
 800e04e:	e7d7      	b.n	800e000 <_svfiprintf_r+0x6f8>
 800e050:	aa0d      	add	r2, sp, #52	; 0x34
 800e052:	4651      	mov	r1, sl
 800e054:	9802      	ldr	r0, [sp, #8]
 800e056:	f7ff fbdc 	bl	800d812 <__ssprint_r>
 800e05a:	2800      	cmp	r0, #0
 800e05c:	d1e5      	bne.n	800e02a <_svfiprintf_r+0x722>
 800e05e:	ae1a      	add	r6, sp, #104	; 0x68
 800e060:	e7f4      	b.n	800e04c <_svfiprintf_r+0x744>
 800e062:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e064:	2b00      	cmp	r3, #0
 800e066:	d0e0      	beq.n	800e02a <_svfiprintf_r+0x722>
 800e068:	aa0d      	add	r2, sp, #52	; 0x34
 800e06a:	4651      	mov	r1, sl
 800e06c:	9802      	ldr	r0, [sp, #8]
 800e06e:	f7ff fbd0 	bl	800d812 <__ssprint_r>
 800e072:	e7da      	b.n	800e02a <_svfiprintf_r+0x722>
 800e074:	ea54 0205 	orrs.w	r2, r4, r5
 800e078:	9705      	str	r7, [sp, #20]
 800e07a:	f43f aeb5 	beq.w	800dde8 <_svfiprintf_r+0x4e0>
 800e07e:	2b01      	cmp	r3, #1
 800e080:	f43f aef8 	beq.w	800de74 <_svfiprintf_r+0x56c>
 800e084:	2b02      	cmp	r3, #2
 800e086:	f43f af18 	beq.w	800deba <_svfiprintf_r+0x5b2>
 800e08a:	ab1a      	add	r3, sp, #104	; 0x68
 800e08c:	08e1      	lsrs	r1, r4, #3
 800e08e:	ea41 7145 	orr.w	r1, r1, r5, lsl #29
 800e092:	08e8      	lsrs	r0, r5, #3
 800e094:	f004 0207 	and.w	r2, r4, #7
 800e098:	4605      	mov	r5, r0
 800e09a:	460c      	mov	r4, r1
 800e09c:	3230      	adds	r2, #48	; 0x30
 800e09e:	ea54 0105 	orrs.w	r1, r4, r5
 800e0a2:	f103 39ff 	add.w	r9, r3, #4294967295
 800e0a6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800e0aa:	f47f aee1 	bne.w	800de70 <_svfiprintf_r+0x568>
 800e0ae:	9905      	ldr	r1, [sp, #20]
 800e0b0:	07c9      	lsls	r1, r1, #31
 800e0b2:	d506      	bpl.n	800e0c2 <_svfiprintf_r+0x7ba>
 800e0b4:	2a30      	cmp	r2, #48	; 0x30
 800e0b6:	d004      	beq.n	800e0c2 <_svfiprintf_r+0x7ba>
 800e0b8:	2230      	movs	r2, #48	; 0x30
 800e0ba:	f809 2c01 	strb.w	r2, [r9, #-1]
 800e0be:	f1a3 0902 	sub.w	r9, r3, #2
 800e0c2:	ab1a      	add	r3, sp, #104	; 0x68
 800e0c4:	465c      	mov	r4, fp
 800e0c6:	9f05      	ldr	r7, [sp, #20]
 800e0c8:	eba3 0b09 	sub.w	fp, r3, r9
 800e0cc:	e52c      	b.n	800db28 <_svfiprintf_r+0x220>
 800e0ce:	bf00      	nop
 800e0d0:	08049d13 	.word	0x08049d13
 800e0d4:	08049d24 	.word	0x08049d24

0800e0d8 <_vfprintf_r>:
 800e0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0dc:	b0bd      	sub	sp, #244	; 0xf4
 800e0de:	4688      	mov	r8, r1
 800e0e0:	4615      	mov	r5, r2
 800e0e2:	461c      	mov	r4, r3
 800e0e4:	461f      	mov	r7, r3
 800e0e6:	4683      	mov	fp, r0
 800e0e8:	f002 fb60 	bl	80107ac <_localeconv_r>
 800e0ec:	6803      	ldr	r3, [r0, #0]
 800e0ee:	930d      	str	r3, [sp, #52]	; 0x34
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f7f2 f86d 	bl	80001d0 <strlen>
 800e0f6:	9009      	str	r0, [sp, #36]	; 0x24
 800e0f8:	f1bb 0f00 	cmp.w	fp, #0
 800e0fc:	d005      	beq.n	800e10a <_vfprintf_r+0x32>
 800e0fe:	f8db 3018 	ldr.w	r3, [fp, #24]
 800e102:	b913      	cbnz	r3, 800e10a <_vfprintf_r+0x32>
 800e104:	4658      	mov	r0, fp
 800e106:	f002 f853 	bl	80101b0 <__sinit>
 800e10a:	4b99      	ldr	r3, [pc, #612]	; (800e370 <_vfprintf_r+0x298>)
 800e10c:	4598      	cmp	r8, r3
 800e10e:	d137      	bne.n	800e180 <_vfprintf_r+0xa8>
 800e110:	f8db 8004 	ldr.w	r8, [fp, #4]
 800e114:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800e118:	07d8      	lsls	r0, r3, #31
 800e11a:	d407      	bmi.n	800e12c <_vfprintf_r+0x54>
 800e11c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800e120:	0599      	lsls	r1, r3, #22
 800e122:	d403      	bmi.n	800e12c <_vfprintf_r+0x54>
 800e124:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800e128:	f002 fb50 	bl	80107cc <__retarget_lock_acquire_recursive>
 800e12c:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 800e130:	049a      	lsls	r2, r3, #18
 800e132:	d409      	bmi.n	800e148 <_vfprintf_r+0x70>
 800e134:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e138:	f8a8 300c 	strh.w	r3, [r8, #12]
 800e13c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800e140:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e144:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 800e148:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800e14c:	071e      	lsls	r6, r3, #28
 800e14e:	d502      	bpl.n	800e156 <_vfprintf_r+0x7e>
 800e150:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800e154:	bb03      	cbnz	r3, 800e198 <_vfprintf_r+0xc0>
 800e156:	4641      	mov	r1, r8
 800e158:	4658      	mov	r0, fp
 800e15a:	f001 f839 	bl	800f1d0 <__swsetup_r>
 800e15e:	b1d8      	cbz	r0, 800e198 <_vfprintf_r+0xc0>
 800e160:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800e164:	07dd      	lsls	r5, r3, #31
 800e166:	d407      	bmi.n	800e178 <_vfprintf_r+0xa0>
 800e168:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800e16c:	059c      	lsls	r4, r3, #22
 800e16e:	d403      	bmi.n	800e178 <_vfprintf_r+0xa0>
 800e170:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800e174:	f002 fb2b 	bl	80107ce <__retarget_lock_release_recursive>
 800e178:	f04f 33ff 	mov.w	r3, #4294967295
 800e17c:	930a      	str	r3, [sp, #40]	; 0x28
 800e17e:	e026      	b.n	800e1ce <_vfprintf_r+0xf6>
 800e180:	4b7c      	ldr	r3, [pc, #496]	; (800e374 <_vfprintf_r+0x29c>)
 800e182:	4598      	cmp	r8, r3
 800e184:	d102      	bne.n	800e18c <_vfprintf_r+0xb4>
 800e186:	f8db 8008 	ldr.w	r8, [fp, #8]
 800e18a:	e7c3      	b.n	800e114 <_vfprintf_r+0x3c>
 800e18c:	4b7a      	ldr	r3, [pc, #488]	; (800e378 <_vfprintf_r+0x2a0>)
 800e18e:	4598      	cmp	r8, r3
 800e190:	bf08      	it	eq
 800e192:	f8db 800c 	ldreq.w	r8, [fp, #12]
 800e196:	e7bd      	b.n	800e114 <_vfprintf_r+0x3c>
 800e198:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800e19c:	f003 021a 	and.w	r2, r3, #26
 800e1a0:	2a0a      	cmp	r2, #10
 800e1a2:	d118      	bne.n	800e1d6 <_vfprintf_r+0xfe>
 800e1a4:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 800e1a8:	2a00      	cmp	r2, #0
 800e1aa:	db14      	blt.n	800e1d6 <_vfprintf_r+0xfe>
 800e1ac:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 800e1b0:	07d0      	lsls	r0, r2, #31
 800e1b2:	d405      	bmi.n	800e1c0 <_vfprintf_r+0xe8>
 800e1b4:	0599      	lsls	r1, r3, #22
 800e1b6:	d403      	bmi.n	800e1c0 <_vfprintf_r+0xe8>
 800e1b8:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800e1bc:	f002 fb07 	bl	80107ce <__retarget_lock_release_recursive>
 800e1c0:	4623      	mov	r3, r4
 800e1c2:	462a      	mov	r2, r5
 800e1c4:	4641      	mov	r1, r8
 800e1c6:	4658      	mov	r0, fp
 800e1c8:	f000 ffc2 	bl	800f150 <__sbprintf>
 800e1cc:	900a      	str	r0, [sp, #40]	; 0x28
 800e1ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1d0:	b03d      	add	sp, #244	; 0xf4
 800e1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1d6:	ed9f 7b64 	vldr	d7, [pc, #400]	; 800e368 <_vfprintf_r+0x290>
 800e1da:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e1de:	2300      	movs	r3, #0
 800e1e0:	ac2c      	add	r4, sp, #176	; 0xb0
 800e1e2:	941f      	str	r4, [sp, #124]	; 0x7c
 800e1e4:	9321      	str	r3, [sp, #132]	; 0x84
 800e1e6:	9320      	str	r3, [sp, #128]	; 0x80
 800e1e8:	9505      	str	r5, [sp, #20]
 800e1ea:	9303      	str	r3, [sp, #12]
 800e1ec:	9311      	str	r3, [sp, #68]	; 0x44
 800e1ee:	9310      	str	r3, [sp, #64]	; 0x40
 800e1f0:	930a      	str	r3, [sp, #40]	; 0x28
 800e1f2:	9d05      	ldr	r5, [sp, #20]
 800e1f4:	462b      	mov	r3, r5
 800e1f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1fa:	b112      	cbz	r2, 800e202 <_vfprintf_r+0x12a>
 800e1fc:	2a25      	cmp	r2, #37	; 0x25
 800e1fe:	f040 8083 	bne.w	800e308 <_vfprintf_r+0x230>
 800e202:	9b05      	ldr	r3, [sp, #20]
 800e204:	1aee      	subs	r6, r5, r3
 800e206:	d00d      	beq.n	800e224 <_vfprintf_r+0x14c>
 800e208:	e884 0048 	stmia.w	r4, {r3, r6}
 800e20c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e20e:	4433      	add	r3, r6
 800e210:	9321      	str	r3, [sp, #132]	; 0x84
 800e212:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e214:	3301      	adds	r3, #1
 800e216:	2b07      	cmp	r3, #7
 800e218:	9320      	str	r3, [sp, #128]	; 0x80
 800e21a:	dc77      	bgt.n	800e30c <_vfprintf_r+0x234>
 800e21c:	3408      	adds	r4, #8
 800e21e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e220:	4433      	add	r3, r6
 800e222:	930a      	str	r3, [sp, #40]	; 0x28
 800e224:	782b      	ldrb	r3, [r5, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	f000 8739 	beq.w	800f09e <_vfprintf_r+0xfc6>
 800e22c:	2300      	movs	r3, #0
 800e22e:	1c69      	adds	r1, r5, #1
 800e230:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800e234:	461a      	mov	r2, r3
 800e236:	f04f 3aff 	mov.w	sl, #4294967295
 800e23a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e23c:	461d      	mov	r5, r3
 800e23e:	200a      	movs	r0, #10
 800e240:	1c4e      	adds	r6, r1, #1
 800e242:	7809      	ldrb	r1, [r1, #0]
 800e244:	9605      	str	r6, [sp, #20]
 800e246:	9102      	str	r1, [sp, #8]
 800e248:	9902      	ldr	r1, [sp, #8]
 800e24a:	3920      	subs	r1, #32
 800e24c:	2958      	cmp	r1, #88	; 0x58
 800e24e:	f200 841d 	bhi.w	800ea8c <_vfprintf_r+0x9b4>
 800e252:	e8df f011 	tbh	[pc, r1, lsl #1]
 800e256:	00b3      	.short	0x00b3
 800e258:	041b041b 	.word	0x041b041b
 800e25c:	041b00b8 	.word	0x041b00b8
 800e260:	041b041b 	.word	0x041b041b
 800e264:	041b041b 	.word	0x041b041b
 800e268:	00bb041b 	.word	0x00bb041b
 800e26c:	041b0065 	.word	0x041b0065
 800e270:	00c700c4 	.word	0x00c700c4
 800e274:	00e4041b 	.word	0x00e4041b
 800e278:	00e700e7 	.word	0x00e700e7
 800e27c:	00e700e7 	.word	0x00e700e7
 800e280:	00e700e7 	.word	0x00e700e7
 800e284:	00e700e7 	.word	0x00e700e7
 800e288:	041b00e7 	.word	0x041b00e7
 800e28c:	041b041b 	.word	0x041b041b
 800e290:	041b041b 	.word	0x041b041b
 800e294:	041b041b 	.word	0x041b041b
 800e298:	041b041b 	.word	0x041b041b
 800e29c:	011b041b 	.word	0x011b041b
 800e2a0:	041b0131 	.word	0x041b0131
 800e2a4:	041b0131 	.word	0x041b0131
 800e2a8:	041b041b 	.word	0x041b041b
 800e2ac:	00fa041b 	.word	0x00fa041b
 800e2b0:	041b041b 	.word	0x041b041b
 800e2b4:	041b0346 	.word	0x041b0346
 800e2b8:	041b041b 	.word	0x041b041b
 800e2bc:	041b041b 	.word	0x041b041b
 800e2c0:	041b03ad 	.word	0x041b03ad
 800e2c4:	0093041b 	.word	0x0093041b
 800e2c8:	041b041b 	.word	0x041b041b
 800e2cc:	041b041b 	.word	0x041b041b
 800e2d0:	041b041b 	.word	0x041b041b
 800e2d4:	041b041b 	.word	0x041b041b
 800e2d8:	041b041b 	.word	0x041b041b
 800e2dc:	006b010d 	.word	0x006b010d
 800e2e0:	01310131 	.word	0x01310131
 800e2e4:	00fd0131 	.word	0x00fd0131
 800e2e8:	041b006b 	.word	0x041b006b
 800e2ec:	0100041b 	.word	0x0100041b
 800e2f0:	0328041b 	.word	0x0328041b
 800e2f4:	037c0348 	.word	0x037c0348
 800e2f8:	041b0107 	.word	0x041b0107
 800e2fc:	041b038d 	.word	0x041b038d
 800e300:	041b03af 	.word	0x041b03af
 800e304:	03c7041b 	.word	0x03c7041b
 800e308:	461d      	mov	r5, r3
 800e30a:	e773      	b.n	800e1f4 <_vfprintf_r+0x11c>
 800e30c:	aa1f      	add	r2, sp, #124	; 0x7c
 800e30e:	4641      	mov	r1, r8
 800e310:	4658      	mov	r0, fp
 800e312:	f003 f9a8 	bl	8011666 <__sprint_r>
 800e316:	2800      	cmp	r0, #0
 800e318:	f040 8699 	bne.w	800f04e <_vfprintf_r+0xf76>
 800e31c:	ac2c      	add	r4, sp, #176	; 0xb0
 800e31e:	e77e      	b.n	800e21e <_vfprintf_r+0x146>
 800e320:	2301      	movs	r3, #1
 800e322:	222b      	movs	r2, #43	; 0x2b
 800e324:	9905      	ldr	r1, [sp, #20]
 800e326:	e78b      	b.n	800e240 <_vfprintf_r+0x168>
 800e328:	460f      	mov	r7, r1
 800e32a:	e7fb      	b.n	800e324 <_vfprintf_r+0x24c>
 800e32c:	b10b      	cbz	r3, 800e332 <_vfprintf_r+0x25a>
 800e32e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800e332:	06aa      	lsls	r2, r5, #26
 800e334:	f140 80b0 	bpl.w	800e498 <_vfprintf_r+0x3c0>
 800e338:	3707      	adds	r7, #7
 800e33a:	f027 0707 	bic.w	r7, r7, #7
 800e33e:	f107 0308 	add.w	r3, r7, #8
 800e342:	e9d7 6700 	ldrd	r6, r7, [r7]
 800e346:	9304      	str	r3, [sp, #16]
 800e348:	2e00      	cmp	r6, #0
 800e34a:	f177 0300 	sbcs.w	r3, r7, #0
 800e34e:	da06      	bge.n	800e35e <_vfprintf_r+0x286>
 800e350:	4276      	negs	r6, r6
 800e352:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800e356:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800e35a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800e35e:	2301      	movs	r3, #1
 800e360:	e2d0      	b.n	800e904 <_vfprintf_r+0x82c>
 800e362:	bf00      	nop
 800e364:	f3af 8000 	nop.w
	...
 800e370:	08049da4 	.word	0x08049da4
 800e374:	08049dc4 	.word	0x08049dc4
 800e378:	08049d84 	.word	0x08049d84
 800e37c:	b10b      	cbz	r3, 800e382 <_vfprintf_r+0x2aa>
 800e37e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800e382:	4ba2      	ldr	r3, [pc, #648]	; (800e60c <_vfprintf_r+0x534>)
 800e384:	9311      	str	r3, [sp, #68]	; 0x44
 800e386:	06a9      	lsls	r1, r5, #26
 800e388:	f140 8331 	bpl.w	800e9ee <_vfprintf_r+0x916>
 800e38c:	3707      	adds	r7, #7
 800e38e:	f027 0707 	bic.w	r7, r7, #7
 800e392:	f107 0308 	add.w	r3, r7, #8
 800e396:	e9d7 6700 	ldrd	r6, r7, [r7]
 800e39a:	9304      	str	r3, [sp, #16]
 800e39c:	07eb      	lsls	r3, r5, #31
 800e39e:	d50b      	bpl.n	800e3b8 <_vfprintf_r+0x2e0>
 800e3a0:	ea56 0307 	orrs.w	r3, r6, r7
 800e3a4:	d008      	beq.n	800e3b8 <_vfprintf_r+0x2e0>
 800e3a6:	2330      	movs	r3, #48	; 0x30
 800e3a8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800e3ac:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e3b0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800e3b4:	f045 0502 	orr.w	r5, r5, #2
 800e3b8:	2302      	movs	r3, #2
 800e3ba:	e2a0      	b.n	800e8fe <_vfprintf_r+0x826>
 800e3bc:	2a00      	cmp	r2, #0
 800e3be:	d1b1      	bne.n	800e324 <_vfprintf_r+0x24c>
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	2220      	movs	r2, #32
 800e3c4:	e7ae      	b.n	800e324 <_vfprintf_r+0x24c>
 800e3c6:	f045 0501 	orr.w	r5, r5, #1
 800e3ca:	e7ab      	b.n	800e324 <_vfprintf_r+0x24c>
 800e3cc:	683e      	ldr	r6, [r7, #0]
 800e3ce:	960b      	str	r6, [sp, #44]	; 0x2c
 800e3d0:	2e00      	cmp	r6, #0
 800e3d2:	f107 0104 	add.w	r1, r7, #4
 800e3d6:	daa7      	bge.n	800e328 <_vfprintf_r+0x250>
 800e3d8:	4276      	negs	r6, r6
 800e3da:	960b      	str	r6, [sp, #44]	; 0x2c
 800e3dc:	460f      	mov	r7, r1
 800e3de:	f045 0504 	orr.w	r5, r5, #4
 800e3e2:	e79f      	b.n	800e324 <_vfprintf_r+0x24c>
 800e3e4:	9905      	ldr	r1, [sp, #20]
 800e3e6:	1c4e      	adds	r6, r1, #1
 800e3e8:	7809      	ldrb	r1, [r1, #0]
 800e3ea:	9102      	str	r1, [sp, #8]
 800e3ec:	292a      	cmp	r1, #42	; 0x2a
 800e3ee:	d010      	beq.n	800e412 <_vfprintf_r+0x33a>
 800e3f0:	f04f 0a00 	mov.w	sl, #0
 800e3f4:	9605      	str	r6, [sp, #20]
 800e3f6:	9902      	ldr	r1, [sp, #8]
 800e3f8:	3930      	subs	r1, #48	; 0x30
 800e3fa:	2909      	cmp	r1, #9
 800e3fc:	f63f af24 	bhi.w	800e248 <_vfprintf_r+0x170>
 800e400:	fb00 1a0a 	mla	sl, r0, sl, r1
 800e404:	9905      	ldr	r1, [sp, #20]
 800e406:	460e      	mov	r6, r1
 800e408:	f816 1b01 	ldrb.w	r1, [r6], #1
 800e40c:	9102      	str	r1, [sp, #8]
 800e40e:	9605      	str	r6, [sp, #20]
 800e410:	e7f1      	b.n	800e3f6 <_vfprintf_r+0x31e>
 800e412:	6839      	ldr	r1, [r7, #0]
 800e414:	9605      	str	r6, [sp, #20]
 800e416:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 800e41a:	3704      	adds	r7, #4
 800e41c:	e782      	b.n	800e324 <_vfprintf_r+0x24c>
 800e41e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800e422:	e77f      	b.n	800e324 <_vfprintf_r+0x24c>
 800e424:	2100      	movs	r1, #0
 800e426:	910b      	str	r1, [sp, #44]	; 0x2c
 800e428:	9902      	ldr	r1, [sp, #8]
 800e42a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800e42c:	3930      	subs	r1, #48	; 0x30
 800e42e:	fb00 1106 	mla	r1, r0, r6, r1
 800e432:	910b      	str	r1, [sp, #44]	; 0x2c
 800e434:	9905      	ldr	r1, [sp, #20]
 800e436:	460e      	mov	r6, r1
 800e438:	f816 1b01 	ldrb.w	r1, [r6], #1
 800e43c:	9102      	str	r1, [sp, #8]
 800e43e:	9902      	ldr	r1, [sp, #8]
 800e440:	9605      	str	r6, [sp, #20]
 800e442:	3930      	subs	r1, #48	; 0x30
 800e444:	2909      	cmp	r1, #9
 800e446:	d9ef      	bls.n	800e428 <_vfprintf_r+0x350>
 800e448:	e6fe      	b.n	800e248 <_vfprintf_r+0x170>
 800e44a:	f045 0508 	orr.w	r5, r5, #8
 800e44e:	e769      	b.n	800e324 <_vfprintf_r+0x24c>
 800e450:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800e454:	e766      	b.n	800e324 <_vfprintf_r+0x24c>
 800e456:	9905      	ldr	r1, [sp, #20]
 800e458:	7809      	ldrb	r1, [r1, #0]
 800e45a:	296c      	cmp	r1, #108	; 0x6c
 800e45c:	d105      	bne.n	800e46a <_vfprintf_r+0x392>
 800e45e:	9905      	ldr	r1, [sp, #20]
 800e460:	3101      	adds	r1, #1
 800e462:	9105      	str	r1, [sp, #20]
 800e464:	f045 0520 	orr.w	r5, r5, #32
 800e468:	e75c      	b.n	800e324 <_vfprintf_r+0x24c>
 800e46a:	f045 0510 	orr.w	r5, r5, #16
 800e46e:	e759      	b.n	800e324 <_vfprintf_r+0x24c>
 800e470:	1d3b      	adds	r3, r7, #4
 800e472:	9304      	str	r3, [sp, #16]
 800e474:	2600      	movs	r6, #0
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800e47c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800e480:	f04f 0a01 	mov.w	sl, #1
 800e484:	9608      	str	r6, [sp, #32]
 800e486:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 800e48a:	e11e      	b.n	800e6ca <_vfprintf_r+0x5f2>
 800e48c:	b10b      	cbz	r3, 800e492 <_vfprintf_r+0x3ba>
 800e48e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800e492:	f045 0510 	orr.w	r5, r5, #16
 800e496:	e74c      	b.n	800e332 <_vfprintf_r+0x25a>
 800e498:	f015 0f10 	tst.w	r5, #16
 800e49c:	f107 0304 	add.w	r3, r7, #4
 800e4a0:	d003      	beq.n	800e4aa <_vfprintf_r+0x3d2>
 800e4a2:	683e      	ldr	r6, [r7, #0]
 800e4a4:	9304      	str	r3, [sp, #16]
 800e4a6:	17f7      	asrs	r7, r6, #31
 800e4a8:	e74e      	b.n	800e348 <_vfprintf_r+0x270>
 800e4aa:	683e      	ldr	r6, [r7, #0]
 800e4ac:	9304      	str	r3, [sp, #16]
 800e4ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e4b2:	bf18      	it	ne
 800e4b4:	b236      	sxthne	r6, r6
 800e4b6:	e7f6      	b.n	800e4a6 <_vfprintf_r+0x3ce>
 800e4b8:	b10b      	cbz	r3, 800e4be <_vfprintf_r+0x3e6>
 800e4ba:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800e4be:	3707      	adds	r7, #7
 800e4c0:	f027 0707 	bic.w	r7, r7, #7
 800e4c4:	f107 0308 	add.w	r3, r7, #8
 800e4c8:	9304      	str	r3, [sp, #16]
 800e4ca:	ed97 7b00 	vldr	d7, [r7]
 800e4ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e4d2:	9b06      	ldr	r3, [sp, #24]
 800e4d4:	9312      	str	r3, [sp, #72]	; 0x48
 800e4d6:	9b07      	ldr	r3, [sp, #28]
 800e4d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e4dc:	9313      	str	r3, [sp, #76]	; 0x4c
 800e4de:	f04f 32ff 	mov.w	r2, #4294967295
 800e4e2:	4b4b      	ldr	r3, [pc, #300]	; (800e610 <_vfprintf_r+0x538>)
 800e4e4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800e4e8:	f7f2 fb1c 	bl	8000b24 <__aeabi_dcmpun>
 800e4ec:	2800      	cmp	r0, #0
 800e4ee:	f040 85e3 	bne.w	800f0b8 <_vfprintf_r+0xfe0>
 800e4f2:	f04f 32ff 	mov.w	r2, #4294967295
 800e4f6:	4b46      	ldr	r3, [pc, #280]	; (800e610 <_vfprintf_r+0x538>)
 800e4f8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800e4fc:	f7f2 faf4 	bl	8000ae8 <__aeabi_dcmple>
 800e500:	2800      	cmp	r0, #0
 800e502:	f040 85d9 	bne.w	800f0b8 <_vfprintf_r+0xfe0>
 800e506:	2200      	movs	r2, #0
 800e508:	2300      	movs	r3, #0
 800e50a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e50e:	f7f2 fae1 	bl	8000ad4 <__aeabi_dcmplt>
 800e512:	b110      	cbz	r0, 800e51a <_vfprintf_r+0x442>
 800e514:	232d      	movs	r3, #45	; 0x2d
 800e516:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800e51a:	4b3e      	ldr	r3, [pc, #248]	; (800e614 <_vfprintf_r+0x53c>)
 800e51c:	4a3e      	ldr	r2, [pc, #248]	; (800e618 <_vfprintf_r+0x540>)
 800e51e:	9902      	ldr	r1, [sp, #8]
 800e520:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800e524:	2947      	cmp	r1, #71	; 0x47
 800e526:	bfcc      	ite	gt
 800e528:	4691      	movgt	r9, r2
 800e52a:	4699      	movle	r9, r3
 800e52c:	f04f 0a03 	mov.w	sl, #3
 800e530:	2600      	movs	r6, #0
 800e532:	9608      	str	r6, [sp, #32]
 800e534:	e0c9      	b.n	800e6ca <_vfprintf_r+0x5f2>
 800e536:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e53a:	d022      	beq.n	800e582 <_vfprintf_r+0x4aa>
 800e53c:	9b02      	ldr	r3, [sp, #8]
 800e53e:	f023 0320 	bic.w	r3, r3, #32
 800e542:	2b47      	cmp	r3, #71	; 0x47
 800e544:	d104      	bne.n	800e550 <_vfprintf_r+0x478>
 800e546:	f1ba 0f00 	cmp.w	sl, #0
 800e54a:	bf08      	it	eq
 800e54c:	f04f 0a01 	moveq.w	sl, #1
 800e550:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800e554:	9314      	str	r3, [sp, #80]	; 0x50
 800e556:	9b07      	ldr	r3, [sp, #28]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	da15      	bge.n	800e588 <_vfprintf_r+0x4b0>
 800e55c:	9b06      	ldr	r3, [sp, #24]
 800e55e:	930e      	str	r3, [sp, #56]	; 0x38
 800e560:	9b07      	ldr	r3, [sp, #28]
 800e562:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e566:	930f      	str	r3, [sp, #60]	; 0x3c
 800e568:	232d      	movs	r3, #45	; 0x2d
 800e56a:	930c      	str	r3, [sp, #48]	; 0x30
 800e56c:	9b02      	ldr	r3, [sp, #8]
 800e56e:	f023 0720 	bic.w	r7, r3, #32
 800e572:	2f46      	cmp	r7, #70	; 0x46
 800e574:	d00e      	beq.n	800e594 <_vfprintf_r+0x4bc>
 800e576:	2f45      	cmp	r7, #69	; 0x45
 800e578:	d146      	bne.n	800e608 <_vfprintf_r+0x530>
 800e57a:	f10a 0601 	add.w	r6, sl, #1
 800e57e:	2102      	movs	r1, #2
 800e580:	e00a      	b.n	800e598 <_vfprintf_r+0x4c0>
 800e582:	f04f 0a06 	mov.w	sl, #6
 800e586:	e7e3      	b.n	800e550 <_vfprintf_r+0x478>
 800e588:	ed9d 7b06 	vldr	d7, [sp, #24]
 800e58c:	2300      	movs	r3, #0
 800e58e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800e592:	e7ea      	b.n	800e56a <_vfprintf_r+0x492>
 800e594:	4656      	mov	r6, sl
 800e596:	2103      	movs	r1, #3
 800e598:	ab1d      	add	r3, sp, #116	; 0x74
 800e59a:	9301      	str	r3, [sp, #4]
 800e59c:	ab1a      	add	r3, sp, #104	; 0x68
 800e59e:	9300      	str	r3, [sp, #0]
 800e5a0:	4632      	mov	r2, r6
 800e5a2:	ab19      	add	r3, sp, #100	; 0x64
 800e5a4:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800e5a8:	4658      	mov	r0, fp
 800e5aa:	f000 ff0d 	bl	800f3c8 <_dtoa_r>
 800e5ae:	2f47      	cmp	r7, #71	; 0x47
 800e5b0:	4681      	mov	r9, r0
 800e5b2:	d102      	bne.n	800e5ba <_vfprintf_r+0x4e2>
 800e5b4:	07eb      	lsls	r3, r5, #31
 800e5b6:	f140 858c 	bpl.w	800f0d2 <_vfprintf_r+0xffa>
 800e5ba:	eb09 0306 	add.w	r3, r9, r6
 800e5be:	2f46      	cmp	r7, #70	; 0x46
 800e5c0:	9303      	str	r3, [sp, #12]
 800e5c2:	d111      	bne.n	800e5e8 <_vfprintf_r+0x510>
 800e5c4:	f899 3000 	ldrb.w	r3, [r9]
 800e5c8:	2b30      	cmp	r3, #48	; 0x30
 800e5ca:	d109      	bne.n	800e5e0 <_vfprintf_r+0x508>
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e5d4:	f7f2 fa74 	bl	8000ac0 <__aeabi_dcmpeq>
 800e5d8:	b910      	cbnz	r0, 800e5e0 <_vfprintf_r+0x508>
 800e5da:	f1c6 0601 	rsb	r6, r6, #1
 800e5de:	9619      	str	r6, [sp, #100]	; 0x64
 800e5e0:	9a03      	ldr	r2, [sp, #12]
 800e5e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e5e4:	441a      	add	r2, r3
 800e5e6:	9203      	str	r2, [sp, #12]
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e5f0:	f7f2 fa66 	bl	8000ac0 <__aeabi_dcmpeq>
 800e5f4:	b990      	cbnz	r0, 800e61c <_vfprintf_r+0x544>
 800e5f6:	2230      	movs	r2, #48	; 0x30
 800e5f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e5fa:	9903      	ldr	r1, [sp, #12]
 800e5fc:	4299      	cmp	r1, r3
 800e5fe:	d90f      	bls.n	800e620 <_vfprintf_r+0x548>
 800e600:	1c59      	adds	r1, r3, #1
 800e602:	911d      	str	r1, [sp, #116]	; 0x74
 800e604:	701a      	strb	r2, [r3, #0]
 800e606:	e7f7      	b.n	800e5f8 <_vfprintf_r+0x520>
 800e608:	4656      	mov	r6, sl
 800e60a:	e7b8      	b.n	800e57e <_vfprintf_r+0x4a6>
 800e60c:	08049d02 	.word	0x08049d02
 800e610:	7fefffff 	.word	0x7fefffff
 800e614:	08049d44 	.word	0x08049d44
 800e618:	08049d48 	.word	0x08049d48
 800e61c:	9b03      	ldr	r3, [sp, #12]
 800e61e:	931d      	str	r3, [sp, #116]	; 0x74
 800e620:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e622:	2f47      	cmp	r7, #71	; 0x47
 800e624:	eba3 0309 	sub.w	r3, r3, r9
 800e628:	9303      	str	r3, [sp, #12]
 800e62a:	f040 80f8 	bne.w	800e81e <_vfprintf_r+0x746>
 800e62e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e630:	1cdf      	adds	r7, r3, #3
 800e632:	db02      	blt.n	800e63a <_vfprintf_r+0x562>
 800e634:	459a      	cmp	sl, r3
 800e636:	f280 811f 	bge.w	800e878 <_vfprintf_r+0x7a0>
 800e63a:	9b02      	ldr	r3, [sp, #8]
 800e63c:	3b02      	subs	r3, #2
 800e63e:	9302      	str	r3, [sp, #8]
 800e640:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e642:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800e646:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800e64a:	1e53      	subs	r3, r2, #1
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	9319      	str	r3, [sp, #100]	; 0x64
 800e650:	bfb6      	itet	lt
 800e652:	f1c2 0301 	rsblt	r3, r2, #1
 800e656:	222b      	movge	r2, #43	; 0x2b
 800e658:	222d      	movlt	r2, #45	; 0x2d
 800e65a:	2b09      	cmp	r3, #9
 800e65c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800e660:	f340 80fa 	ble.w	800e858 <_vfprintf_r+0x780>
 800e664:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800e668:	260a      	movs	r6, #10
 800e66a:	fb93 f0f6 	sdiv	r0, r3, r6
 800e66e:	fb06 3310 	mls	r3, r6, r0, r3
 800e672:	3330      	adds	r3, #48	; 0x30
 800e674:	2809      	cmp	r0, #9
 800e676:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e67a:	f102 31ff 	add.w	r1, r2, #4294967295
 800e67e:	4603      	mov	r3, r0
 800e680:	f300 80e3 	bgt.w	800e84a <_vfprintf_r+0x772>
 800e684:	3330      	adds	r3, #48	; 0x30
 800e686:	f801 3c01 	strb.w	r3, [r1, #-1]
 800e68a:	3a02      	subs	r2, #2
 800e68c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800e690:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800e694:	4282      	cmp	r2, r0
 800e696:	4619      	mov	r1, r3
 800e698:	f0c0 80d9 	bcc.w	800e84e <_vfprintf_r+0x776>
 800e69c:	9a03      	ldr	r2, [sp, #12]
 800e69e:	ab1b      	add	r3, sp, #108	; 0x6c
 800e6a0:	1acb      	subs	r3, r1, r3
 800e6a2:	2a01      	cmp	r2, #1
 800e6a4:	9310      	str	r3, [sp, #64]	; 0x40
 800e6a6:	eb03 0a02 	add.w	sl, r3, r2
 800e6aa:	dc03      	bgt.n	800e6b4 <_vfprintf_r+0x5dc>
 800e6ac:	f015 0301 	ands.w	r3, r5, #1
 800e6b0:	9308      	str	r3, [sp, #32]
 800e6b2:	d003      	beq.n	800e6bc <_vfprintf_r+0x5e4>
 800e6b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6b6:	449a      	add	sl, r3
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	9308      	str	r3, [sp, #32]
 800e6bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6be:	b113      	cbz	r3, 800e6c6 <_vfprintf_r+0x5ee>
 800e6c0:	232d      	movs	r3, #45	; 0x2d
 800e6c2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800e6c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800e6c8:	2600      	movs	r6, #0
 800e6ca:	4556      	cmp	r6, sl
 800e6cc:	4633      	mov	r3, r6
 800e6ce:	bfb8      	it	lt
 800e6d0:	4653      	movlt	r3, sl
 800e6d2:	930c      	str	r3, [sp, #48]	; 0x30
 800e6d4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800e6d8:	b113      	cbz	r3, 800e6e0 <_vfprintf_r+0x608>
 800e6da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6dc:	3301      	adds	r3, #1
 800e6de:	930c      	str	r3, [sp, #48]	; 0x30
 800e6e0:	f015 0302 	ands.w	r3, r5, #2
 800e6e4:	9314      	str	r3, [sp, #80]	; 0x50
 800e6e6:	bf1e      	ittt	ne
 800e6e8:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 800e6ea:	3302      	addne	r3, #2
 800e6ec:	930c      	strne	r3, [sp, #48]	; 0x30
 800e6ee:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800e6f2:	9315      	str	r3, [sp, #84]	; 0x54
 800e6f4:	d114      	bne.n	800e720 <_vfprintf_r+0x648>
 800e6f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e6fa:	1a9f      	subs	r7, r3, r2
 800e6fc:	2f00      	cmp	r7, #0
 800e6fe:	dd0f      	ble.n	800e720 <_vfprintf_r+0x648>
 800e700:	4ba8      	ldr	r3, [pc, #672]	; (800e9a4 <_vfprintf_r+0x8cc>)
 800e702:	6023      	str	r3, [r4, #0]
 800e704:	2f10      	cmp	r7, #16
 800e706:	f300 81d3 	bgt.w	800eab0 <_vfprintf_r+0x9d8>
 800e70a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e70c:	6067      	str	r7, [r4, #4]
 800e70e:	441f      	add	r7, r3
 800e710:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e712:	9721      	str	r7, [sp, #132]	; 0x84
 800e714:	3301      	adds	r3, #1
 800e716:	2b07      	cmp	r3, #7
 800e718:	9320      	str	r3, [sp, #128]	; 0x80
 800e71a:	f300 81e0 	bgt.w	800eade <_vfprintf_r+0xa06>
 800e71e:	3408      	adds	r4, #8
 800e720:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800e724:	b173      	cbz	r3, 800e744 <_vfprintf_r+0x66c>
 800e726:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800e72a:	6023      	str	r3, [r4, #0]
 800e72c:	2301      	movs	r3, #1
 800e72e:	6063      	str	r3, [r4, #4]
 800e730:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e732:	3301      	adds	r3, #1
 800e734:	9321      	str	r3, [sp, #132]	; 0x84
 800e736:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e738:	3301      	adds	r3, #1
 800e73a:	2b07      	cmp	r3, #7
 800e73c:	9320      	str	r3, [sp, #128]	; 0x80
 800e73e:	f300 81d8 	bgt.w	800eaf2 <_vfprintf_r+0xa1a>
 800e742:	3408      	adds	r4, #8
 800e744:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e746:	b16b      	cbz	r3, 800e764 <_vfprintf_r+0x68c>
 800e748:	ab18      	add	r3, sp, #96	; 0x60
 800e74a:	6023      	str	r3, [r4, #0]
 800e74c:	2302      	movs	r3, #2
 800e74e:	6063      	str	r3, [r4, #4]
 800e750:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e752:	3302      	adds	r3, #2
 800e754:	9321      	str	r3, [sp, #132]	; 0x84
 800e756:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e758:	3301      	adds	r3, #1
 800e75a:	2b07      	cmp	r3, #7
 800e75c:	9320      	str	r3, [sp, #128]	; 0x80
 800e75e:	f300 81d2 	bgt.w	800eb06 <_vfprintf_r+0xa2e>
 800e762:	3408      	adds	r4, #8
 800e764:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e766:	2b80      	cmp	r3, #128	; 0x80
 800e768:	d114      	bne.n	800e794 <_vfprintf_r+0x6bc>
 800e76a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e76c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e76e:	1a9f      	subs	r7, r3, r2
 800e770:	2f00      	cmp	r7, #0
 800e772:	dd0f      	ble.n	800e794 <_vfprintf_r+0x6bc>
 800e774:	4b8c      	ldr	r3, [pc, #560]	; (800e9a8 <_vfprintf_r+0x8d0>)
 800e776:	6023      	str	r3, [r4, #0]
 800e778:	2f10      	cmp	r7, #16
 800e77a:	f300 81ce 	bgt.w	800eb1a <_vfprintf_r+0xa42>
 800e77e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e780:	6067      	str	r7, [r4, #4]
 800e782:	441f      	add	r7, r3
 800e784:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e786:	9721      	str	r7, [sp, #132]	; 0x84
 800e788:	3301      	adds	r3, #1
 800e78a:	2b07      	cmp	r3, #7
 800e78c:	9320      	str	r3, [sp, #128]	; 0x80
 800e78e:	f300 81dd 	bgt.w	800eb4c <_vfprintf_r+0xa74>
 800e792:	3408      	adds	r4, #8
 800e794:	eba6 060a 	sub.w	r6, r6, sl
 800e798:	2e00      	cmp	r6, #0
 800e79a:	dd0f      	ble.n	800e7bc <_vfprintf_r+0x6e4>
 800e79c:	4f82      	ldr	r7, [pc, #520]	; (800e9a8 <_vfprintf_r+0x8d0>)
 800e79e:	6027      	str	r7, [r4, #0]
 800e7a0:	2e10      	cmp	r6, #16
 800e7a2:	f300 81dd 	bgt.w	800eb60 <_vfprintf_r+0xa88>
 800e7a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e7a8:	9821      	ldr	r0, [sp, #132]	; 0x84
 800e7aa:	6066      	str	r6, [r4, #4]
 800e7ac:	3301      	adds	r3, #1
 800e7ae:	4406      	add	r6, r0
 800e7b0:	2b07      	cmp	r3, #7
 800e7b2:	9621      	str	r6, [sp, #132]	; 0x84
 800e7b4:	9320      	str	r3, [sp, #128]	; 0x80
 800e7b6:	f300 81ea 	bgt.w	800eb8e <_vfprintf_r+0xab6>
 800e7ba:	3408      	adds	r4, #8
 800e7bc:	05e9      	lsls	r1, r5, #23
 800e7be:	f100 81f0 	bmi.w	800eba2 <_vfprintf_r+0xaca>
 800e7c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e7c4:	e884 0600 	stmia.w	r4, {r9, sl}
 800e7c8:	4453      	add	r3, sl
 800e7ca:	9321      	str	r3, [sp, #132]	; 0x84
 800e7cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e7ce:	3301      	adds	r3, #1
 800e7d0:	2b07      	cmp	r3, #7
 800e7d2:	9320      	str	r3, [sp, #128]	; 0x80
 800e7d4:	f340 841b 	ble.w	800f00e <_vfprintf_r+0xf36>
 800e7d8:	aa1f      	add	r2, sp, #124	; 0x7c
 800e7da:	4641      	mov	r1, r8
 800e7dc:	4658      	mov	r0, fp
 800e7de:	f002 ff42 	bl	8011666 <__sprint_r>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	f040 8433 	bne.w	800f04e <_vfprintf_r+0xf76>
 800e7e8:	ac2c      	add	r4, sp, #176	; 0xb0
 800e7ea:	0768      	lsls	r0, r5, #29
 800e7ec:	f100 8412 	bmi.w	800f014 <_vfprintf_r+0xf3c>
 800e7f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e7f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e7f6:	428a      	cmp	r2, r1
 800e7f8:	bfac      	ite	ge
 800e7fa:	189b      	addge	r3, r3, r2
 800e7fc:	185b      	addlt	r3, r3, r1
 800e7fe:	930a      	str	r3, [sp, #40]	; 0x28
 800e800:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e802:	b13b      	cbz	r3, 800e814 <_vfprintf_r+0x73c>
 800e804:	aa1f      	add	r2, sp, #124	; 0x7c
 800e806:	4641      	mov	r1, r8
 800e808:	4658      	mov	r0, fp
 800e80a:	f002 ff2c 	bl	8011666 <__sprint_r>
 800e80e:	2800      	cmp	r0, #0
 800e810:	f040 841d 	bne.w	800f04e <_vfprintf_r+0xf76>
 800e814:	2300      	movs	r3, #0
 800e816:	9320      	str	r3, [sp, #128]	; 0x80
 800e818:	9f04      	ldr	r7, [sp, #16]
 800e81a:	ac2c      	add	r4, sp, #176	; 0xb0
 800e81c:	e4e9      	b.n	800e1f2 <_vfprintf_r+0x11a>
 800e81e:	9b02      	ldr	r3, [sp, #8]
 800e820:	2b65      	cmp	r3, #101	; 0x65
 800e822:	f77f af0d 	ble.w	800e640 <_vfprintf_r+0x568>
 800e826:	9b02      	ldr	r3, [sp, #8]
 800e828:	2b66      	cmp	r3, #102	; 0x66
 800e82a:	d125      	bne.n	800e878 <_vfprintf_r+0x7a0>
 800e82c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e82e:	2b00      	cmp	r3, #0
 800e830:	dd1a      	ble.n	800e868 <_vfprintf_r+0x790>
 800e832:	f1ba 0f00 	cmp.w	sl, #0
 800e836:	d101      	bne.n	800e83c <_vfprintf_r+0x764>
 800e838:	07ee      	lsls	r6, r5, #31
 800e83a:	d502      	bpl.n	800e842 <_vfprintf_r+0x76a>
 800e83c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e83e:	4413      	add	r3, r2
 800e840:	4453      	add	r3, sl
 800e842:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e844:	9208      	str	r2, [sp, #32]
 800e846:	469a      	mov	sl, r3
 800e848:	e738      	b.n	800e6bc <_vfprintf_r+0x5e4>
 800e84a:	460a      	mov	r2, r1
 800e84c:	e70d      	b.n	800e66a <_vfprintf_r+0x592>
 800e84e:	f812 1b01 	ldrb.w	r1, [r2], #1
 800e852:	f803 1b01 	strb.w	r1, [r3], #1
 800e856:	e71d      	b.n	800e694 <_vfprintf_r+0x5bc>
 800e858:	2230      	movs	r2, #48	; 0x30
 800e85a:	4413      	add	r3, r2
 800e85c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800e860:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800e864:	a91c      	add	r1, sp, #112	; 0x70
 800e866:	e719      	b.n	800e69c <_vfprintf_r+0x5c4>
 800e868:	f1ba 0f00 	cmp.w	sl, #0
 800e86c:	d101      	bne.n	800e872 <_vfprintf_r+0x79a>
 800e86e:	07ed      	lsls	r5, r5, #31
 800e870:	d515      	bpl.n	800e89e <_vfprintf_r+0x7c6>
 800e872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e874:	3301      	adds	r3, #1
 800e876:	e7e3      	b.n	800e840 <_vfprintf_r+0x768>
 800e878:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e87a:	9b03      	ldr	r3, [sp, #12]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	db06      	blt.n	800e88e <_vfprintf_r+0x7b6>
 800e880:	07e8      	lsls	r0, r5, #31
 800e882:	d50e      	bpl.n	800e8a2 <_vfprintf_r+0x7ca>
 800e884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e886:	4413      	add	r3, r2
 800e888:	2267      	movs	r2, #103	; 0x67
 800e88a:	9202      	str	r2, [sp, #8]
 800e88c:	e7d9      	b.n	800e842 <_vfprintf_r+0x76a>
 800e88e:	9b03      	ldr	r3, [sp, #12]
 800e890:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e892:	2a00      	cmp	r2, #0
 800e894:	440b      	add	r3, r1
 800e896:	dcf7      	bgt.n	800e888 <_vfprintf_r+0x7b0>
 800e898:	f1c2 0201 	rsb	r2, r2, #1
 800e89c:	e7f3      	b.n	800e886 <_vfprintf_r+0x7ae>
 800e89e:	2301      	movs	r3, #1
 800e8a0:	e7cf      	b.n	800e842 <_vfprintf_r+0x76a>
 800e8a2:	4613      	mov	r3, r2
 800e8a4:	e7f0      	b.n	800e888 <_vfprintf_r+0x7b0>
 800e8a6:	b10b      	cbz	r3, 800e8ac <_vfprintf_r+0x7d4>
 800e8a8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800e8ac:	f015 0f20 	tst.w	r5, #32
 800e8b0:	f107 0304 	add.w	r3, r7, #4
 800e8b4:	d008      	beq.n	800e8c8 <_vfprintf_r+0x7f0>
 800e8b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e8b8:	683a      	ldr	r2, [r7, #0]
 800e8ba:	17ce      	asrs	r6, r1, #31
 800e8bc:	4608      	mov	r0, r1
 800e8be:	4631      	mov	r1, r6
 800e8c0:	e9c2 0100 	strd	r0, r1, [r2]
 800e8c4:	461f      	mov	r7, r3
 800e8c6:	e494      	b.n	800e1f2 <_vfprintf_r+0x11a>
 800e8c8:	06e9      	lsls	r1, r5, #27
 800e8ca:	d503      	bpl.n	800e8d4 <_vfprintf_r+0x7fc>
 800e8cc:	683a      	ldr	r2, [r7, #0]
 800e8ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e8d0:	6011      	str	r1, [r2, #0]
 800e8d2:	e7f7      	b.n	800e8c4 <_vfprintf_r+0x7ec>
 800e8d4:	066a      	lsls	r2, r5, #25
 800e8d6:	d5f9      	bpl.n	800e8cc <_vfprintf_r+0x7f4>
 800e8d8:	683a      	ldr	r2, [r7, #0]
 800e8da:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800e8de:	8011      	strh	r1, [r2, #0]
 800e8e0:	e7f0      	b.n	800e8c4 <_vfprintf_r+0x7ec>
 800e8e2:	f045 0510 	orr.w	r5, r5, #16
 800e8e6:	f015 0320 	ands.w	r3, r5, #32
 800e8ea:	d022      	beq.n	800e932 <_vfprintf_r+0x85a>
 800e8ec:	3707      	adds	r7, #7
 800e8ee:	f027 0707 	bic.w	r7, r7, #7
 800e8f2:	f107 0308 	add.w	r3, r7, #8
 800e8f6:	e9d7 6700 	ldrd	r6, r7, [r7]
 800e8fa:	9304      	str	r3, [sp, #16]
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	2200      	movs	r2, #0
 800e900:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800e904:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e908:	f000 83e8 	beq.w	800f0dc <_vfprintf_r+0x1004>
 800e90c:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800e910:	9208      	str	r2, [sp, #32]
 800e912:	ea56 0207 	orrs.w	r2, r6, r7
 800e916:	f040 83e6 	bne.w	800f0e6 <_vfprintf_r+0x100e>
 800e91a:	f1ba 0f00 	cmp.w	sl, #0
 800e91e:	f000 80a9 	beq.w	800ea74 <_vfprintf_r+0x99c>
 800e922:	2b01      	cmp	r3, #1
 800e924:	d075      	beq.n	800ea12 <_vfprintf_r+0x93a>
 800e926:	2b02      	cmp	r3, #2
 800e928:	f000 8090 	beq.w	800ea4c <_vfprintf_r+0x974>
 800e92c:	2600      	movs	r6, #0
 800e92e:	2700      	movs	r7, #0
 800e930:	e3df      	b.n	800f0f2 <_vfprintf_r+0x101a>
 800e932:	1d3a      	adds	r2, r7, #4
 800e934:	f015 0110 	ands.w	r1, r5, #16
 800e938:	9204      	str	r2, [sp, #16]
 800e93a:	d002      	beq.n	800e942 <_vfprintf_r+0x86a>
 800e93c:	683e      	ldr	r6, [r7, #0]
 800e93e:	2700      	movs	r7, #0
 800e940:	e7dd      	b.n	800e8fe <_vfprintf_r+0x826>
 800e942:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800e946:	d0f9      	beq.n	800e93c <_vfprintf_r+0x864>
 800e948:	883e      	ldrh	r6, [r7, #0]
 800e94a:	2700      	movs	r7, #0
 800e94c:	e7d6      	b.n	800e8fc <_vfprintf_r+0x824>
 800e94e:	1d3b      	adds	r3, r7, #4
 800e950:	9304      	str	r3, [sp, #16]
 800e952:	2330      	movs	r3, #48	; 0x30
 800e954:	2278      	movs	r2, #120	; 0x78
 800e956:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800e95a:	4b14      	ldr	r3, [pc, #80]	; (800e9ac <_vfprintf_r+0x8d4>)
 800e95c:	683e      	ldr	r6, [r7, #0]
 800e95e:	9311      	str	r3, [sp, #68]	; 0x44
 800e960:	2700      	movs	r7, #0
 800e962:	f045 0502 	orr.w	r5, r5, #2
 800e966:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800e96a:	2302      	movs	r3, #2
 800e96c:	9202      	str	r2, [sp, #8]
 800e96e:	e7c6      	b.n	800e8fe <_vfprintf_r+0x826>
 800e970:	1d3b      	adds	r3, r7, #4
 800e972:	2600      	movs	r6, #0
 800e974:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e978:	9304      	str	r3, [sp, #16]
 800e97a:	f8d7 9000 	ldr.w	r9, [r7]
 800e97e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800e982:	d00a      	beq.n	800e99a <_vfprintf_r+0x8c2>
 800e984:	4652      	mov	r2, sl
 800e986:	4631      	mov	r1, r6
 800e988:	4648      	mov	r0, r9
 800e98a:	f7f1 fc29 	bl	80001e0 <memchr>
 800e98e:	2800      	cmp	r0, #0
 800e990:	f000 808c 	beq.w	800eaac <_vfprintf_r+0x9d4>
 800e994:	eba0 0a09 	sub.w	sl, r0, r9
 800e998:	e5cb      	b.n	800e532 <_vfprintf_r+0x45a>
 800e99a:	4648      	mov	r0, r9
 800e99c:	f7f1 fc18 	bl	80001d0 <strlen>
 800e9a0:	4682      	mov	sl, r0
 800e9a2:	e5c6      	b.n	800e532 <_vfprintf_r+0x45a>
 800e9a4:	08049d56 	.word	0x08049d56
 800e9a8:	08049d66 	.word	0x08049d66
 800e9ac:	08049d13 	.word	0x08049d13
 800e9b0:	f045 0510 	orr.w	r5, r5, #16
 800e9b4:	06ae      	lsls	r6, r5, #26
 800e9b6:	d509      	bpl.n	800e9cc <_vfprintf_r+0x8f4>
 800e9b8:	3707      	adds	r7, #7
 800e9ba:	f027 0707 	bic.w	r7, r7, #7
 800e9be:	f107 0308 	add.w	r3, r7, #8
 800e9c2:	e9d7 6700 	ldrd	r6, r7, [r7]
 800e9c6:	9304      	str	r3, [sp, #16]
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	e798      	b.n	800e8fe <_vfprintf_r+0x826>
 800e9cc:	1d3b      	adds	r3, r7, #4
 800e9ce:	f015 0f10 	tst.w	r5, #16
 800e9d2:	9304      	str	r3, [sp, #16]
 800e9d4:	d001      	beq.n	800e9da <_vfprintf_r+0x902>
 800e9d6:	683e      	ldr	r6, [r7, #0]
 800e9d8:	e002      	b.n	800e9e0 <_vfprintf_r+0x908>
 800e9da:	0668      	lsls	r0, r5, #25
 800e9dc:	d5fb      	bpl.n	800e9d6 <_vfprintf_r+0x8fe>
 800e9de:	883e      	ldrh	r6, [r7, #0]
 800e9e0:	2700      	movs	r7, #0
 800e9e2:	e7f1      	b.n	800e9c8 <_vfprintf_r+0x8f0>
 800e9e4:	b10b      	cbz	r3, 800e9ea <_vfprintf_r+0x912>
 800e9e6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800e9ea:	4ba2      	ldr	r3, [pc, #648]	; (800ec74 <_vfprintf_r+0xb9c>)
 800e9ec:	e4ca      	b.n	800e384 <_vfprintf_r+0x2ac>
 800e9ee:	1d3b      	adds	r3, r7, #4
 800e9f0:	f015 0f10 	tst.w	r5, #16
 800e9f4:	9304      	str	r3, [sp, #16]
 800e9f6:	d001      	beq.n	800e9fc <_vfprintf_r+0x924>
 800e9f8:	683e      	ldr	r6, [r7, #0]
 800e9fa:	e002      	b.n	800ea02 <_vfprintf_r+0x92a>
 800e9fc:	066a      	lsls	r2, r5, #25
 800e9fe:	d5fb      	bpl.n	800e9f8 <_vfprintf_r+0x920>
 800ea00:	883e      	ldrh	r6, [r7, #0]
 800ea02:	2700      	movs	r7, #0
 800ea04:	e4ca      	b.n	800e39c <_vfprintf_r+0x2c4>
 800ea06:	464b      	mov	r3, r9
 800ea08:	e374      	b.n	800f0f4 <_vfprintf_r+0x101c>
 800ea0a:	2f00      	cmp	r7, #0
 800ea0c:	bf08      	it	eq
 800ea0e:	2e0a      	cmpeq	r6, #10
 800ea10:	d205      	bcs.n	800ea1e <_vfprintf_r+0x946>
 800ea12:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800ea16:	3630      	adds	r6, #48	; 0x30
 800ea18:	f809 6d41 	strb.w	r6, [r9, #-65]!
 800ea1c:	e385      	b.n	800f12a <_vfprintf_r+0x1052>
 800ea1e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800ea22:	4630      	mov	r0, r6
 800ea24:	4639      	mov	r1, r7
 800ea26:	220a      	movs	r2, #10
 800ea28:	2300      	movs	r3, #0
 800ea2a:	f7f2 f959 	bl	8000ce0 <__aeabi_uldivmod>
 800ea2e:	3230      	adds	r2, #48	; 0x30
 800ea30:	f809 2d01 	strb.w	r2, [r9, #-1]!
 800ea34:	2300      	movs	r3, #0
 800ea36:	4630      	mov	r0, r6
 800ea38:	4639      	mov	r1, r7
 800ea3a:	220a      	movs	r2, #10
 800ea3c:	f7f2 f950 	bl	8000ce0 <__aeabi_uldivmod>
 800ea40:	4606      	mov	r6, r0
 800ea42:	460f      	mov	r7, r1
 800ea44:	ea56 0307 	orrs.w	r3, r6, r7
 800ea48:	d1eb      	bne.n	800ea22 <_vfprintf_r+0x94a>
 800ea4a:	e36e      	b.n	800f12a <_vfprintf_r+0x1052>
 800ea4c:	2600      	movs	r6, #0
 800ea4e:	2700      	movs	r7, #0
 800ea50:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800ea54:	f006 030f 	and.w	r3, r6, #15
 800ea58:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ea5a:	5cd3      	ldrb	r3, [r2, r3]
 800ea5c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800ea60:	0933      	lsrs	r3, r6, #4
 800ea62:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800ea66:	093a      	lsrs	r2, r7, #4
 800ea68:	461e      	mov	r6, r3
 800ea6a:	4617      	mov	r7, r2
 800ea6c:	ea56 0307 	orrs.w	r3, r6, r7
 800ea70:	d1f0      	bne.n	800ea54 <_vfprintf_r+0x97c>
 800ea72:	e35a      	b.n	800f12a <_vfprintf_r+0x1052>
 800ea74:	b93b      	cbnz	r3, 800ea86 <_vfprintf_r+0x9ae>
 800ea76:	07e8      	lsls	r0, r5, #31
 800ea78:	d505      	bpl.n	800ea86 <_vfprintf_r+0x9ae>
 800ea7a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800ea7e:	2330      	movs	r3, #48	; 0x30
 800ea80:	f809 3d41 	strb.w	r3, [r9, #-65]!
 800ea84:	e351      	b.n	800f12a <_vfprintf_r+0x1052>
 800ea86:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800ea8a:	e34e      	b.n	800f12a <_vfprintf_r+0x1052>
 800ea8c:	b10b      	cbz	r3, 800ea92 <_vfprintf_r+0x9ba>
 800ea8e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800ea92:	9b02      	ldr	r3, [sp, #8]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	f000 8302 	beq.w	800f09e <_vfprintf_r+0xfc6>
 800ea9a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ea9e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800eaa2:	2600      	movs	r6, #0
 800eaa4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800eaa8:	9704      	str	r7, [sp, #16]
 800eaaa:	e4e9      	b.n	800e480 <_vfprintf_r+0x3a8>
 800eaac:	4606      	mov	r6, r0
 800eaae:	e540      	b.n	800e532 <_vfprintf_r+0x45a>
 800eab0:	2310      	movs	r3, #16
 800eab2:	6063      	str	r3, [r4, #4]
 800eab4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eab6:	3310      	adds	r3, #16
 800eab8:	9321      	str	r3, [sp, #132]	; 0x84
 800eaba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800eabc:	3301      	adds	r3, #1
 800eabe:	2b07      	cmp	r3, #7
 800eac0:	9320      	str	r3, [sp, #128]	; 0x80
 800eac2:	dc02      	bgt.n	800eaca <_vfprintf_r+0x9f2>
 800eac4:	3408      	adds	r4, #8
 800eac6:	3f10      	subs	r7, #16
 800eac8:	e61a      	b.n	800e700 <_vfprintf_r+0x628>
 800eaca:	aa1f      	add	r2, sp, #124	; 0x7c
 800eacc:	4641      	mov	r1, r8
 800eace:	4658      	mov	r0, fp
 800ead0:	f002 fdc9 	bl	8011666 <__sprint_r>
 800ead4:	2800      	cmp	r0, #0
 800ead6:	f040 82ba 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eada:	ac2c      	add	r4, sp, #176	; 0xb0
 800eadc:	e7f3      	b.n	800eac6 <_vfprintf_r+0x9ee>
 800eade:	aa1f      	add	r2, sp, #124	; 0x7c
 800eae0:	4641      	mov	r1, r8
 800eae2:	4658      	mov	r0, fp
 800eae4:	f002 fdbf 	bl	8011666 <__sprint_r>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	f040 82b0 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eaee:	ac2c      	add	r4, sp, #176	; 0xb0
 800eaf0:	e616      	b.n	800e720 <_vfprintf_r+0x648>
 800eaf2:	aa1f      	add	r2, sp, #124	; 0x7c
 800eaf4:	4641      	mov	r1, r8
 800eaf6:	4658      	mov	r0, fp
 800eaf8:	f002 fdb5 	bl	8011666 <__sprint_r>
 800eafc:	2800      	cmp	r0, #0
 800eafe:	f040 82a6 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eb02:	ac2c      	add	r4, sp, #176	; 0xb0
 800eb04:	e61e      	b.n	800e744 <_vfprintf_r+0x66c>
 800eb06:	aa1f      	add	r2, sp, #124	; 0x7c
 800eb08:	4641      	mov	r1, r8
 800eb0a:	4658      	mov	r0, fp
 800eb0c:	f002 fdab 	bl	8011666 <__sprint_r>
 800eb10:	2800      	cmp	r0, #0
 800eb12:	f040 829c 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eb16:	ac2c      	add	r4, sp, #176	; 0xb0
 800eb18:	e624      	b.n	800e764 <_vfprintf_r+0x68c>
 800eb1a:	2210      	movs	r2, #16
 800eb1c:	6062      	str	r2, [r4, #4]
 800eb1e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800eb20:	3210      	adds	r2, #16
 800eb22:	9221      	str	r2, [sp, #132]	; 0x84
 800eb24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800eb26:	3201      	adds	r2, #1
 800eb28:	2a07      	cmp	r2, #7
 800eb2a:	9220      	str	r2, [sp, #128]	; 0x80
 800eb2c:	dc02      	bgt.n	800eb34 <_vfprintf_r+0xa5c>
 800eb2e:	3408      	adds	r4, #8
 800eb30:	3f10      	subs	r7, #16
 800eb32:	e620      	b.n	800e776 <_vfprintf_r+0x69e>
 800eb34:	aa1f      	add	r2, sp, #124	; 0x7c
 800eb36:	4641      	mov	r1, r8
 800eb38:	4658      	mov	r0, fp
 800eb3a:	9314      	str	r3, [sp, #80]	; 0x50
 800eb3c:	f002 fd93 	bl	8011666 <__sprint_r>
 800eb40:	2800      	cmp	r0, #0
 800eb42:	f040 8284 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eb46:	ac2c      	add	r4, sp, #176	; 0xb0
 800eb48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb4a:	e7f1      	b.n	800eb30 <_vfprintf_r+0xa58>
 800eb4c:	aa1f      	add	r2, sp, #124	; 0x7c
 800eb4e:	4641      	mov	r1, r8
 800eb50:	4658      	mov	r0, fp
 800eb52:	f002 fd88 	bl	8011666 <__sprint_r>
 800eb56:	2800      	cmp	r0, #0
 800eb58:	f040 8279 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eb5c:	ac2c      	add	r4, sp, #176	; 0xb0
 800eb5e:	e619      	b.n	800e794 <_vfprintf_r+0x6bc>
 800eb60:	2310      	movs	r3, #16
 800eb62:	6063      	str	r3, [r4, #4]
 800eb64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eb66:	3310      	adds	r3, #16
 800eb68:	9321      	str	r3, [sp, #132]	; 0x84
 800eb6a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800eb6c:	3301      	adds	r3, #1
 800eb6e:	2b07      	cmp	r3, #7
 800eb70:	9320      	str	r3, [sp, #128]	; 0x80
 800eb72:	dc02      	bgt.n	800eb7a <_vfprintf_r+0xaa2>
 800eb74:	3408      	adds	r4, #8
 800eb76:	3e10      	subs	r6, #16
 800eb78:	e611      	b.n	800e79e <_vfprintf_r+0x6c6>
 800eb7a:	aa1f      	add	r2, sp, #124	; 0x7c
 800eb7c:	4641      	mov	r1, r8
 800eb7e:	4658      	mov	r0, fp
 800eb80:	f002 fd71 	bl	8011666 <__sprint_r>
 800eb84:	2800      	cmp	r0, #0
 800eb86:	f040 8262 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eb8a:	ac2c      	add	r4, sp, #176	; 0xb0
 800eb8c:	e7f3      	b.n	800eb76 <_vfprintf_r+0xa9e>
 800eb8e:	aa1f      	add	r2, sp, #124	; 0x7c
 800eb90:	4641      	mov	r1, r8
 800eb92:	4658      	mov	r0, fp
 800eb94:	f002 fd67 	bl	8011666 <__sprint_r>
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	f040 8258 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eb9e:	ac2c      	add	r4, sp, #176	; 0xb0
 800eba0:	e60c      	b.n	800e7bc <_vfprintf_r+0x6e4>
 800eba2:	9b02      	ldr	r3, [sp, #8]
 800eba4:	2b65      	cmp	r3, #101	; 0x65
 800eba6:	f340 81ad 	ble.w	800ef04 <_vfprintf_r+0xe2c>
 800ebaa:	2200      	movs	r2, #0
 800ebac:	2300      	movs	r3, #0
 800ebae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ebb2:	f7f1 ff85 	bl	8000ac0 <__aeabi_dcmpeq>
 800ebb6:	2800      	cmp	r0, #0
 800ebb8:	d062      	beq.n	800ec80 <_vfprintf_r+0xba8>
 800ebba:	4b2f      	ldr	r3, [pc, #188]	; (800ec78 <_vfprintf_r+0xba0>)
 800ebbc:	6023      	str	r3, [r4, #0]
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	6063      	str	r3, [r4, #4]
 800ebc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ebc4:	3301      	adds	r3, #1
 800ebc6:	9321      	str	r3, [sp, #132]	; 0x84
 800ebc8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ebca:	3301      	adds	r3, #1
 800ebcc:	2b07      	cmp	r3, #7
 800ebce:	9320      	str	r3, [sp, #128]	; 0x80
 800ebd0:	dc25      	bgt.n	800ec1e <_vfprintf_r+0xb46>
 800ebd2:	3408      	adds	r4, #8
 800ebd4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ebd6:	9a03      	ldr	r2, [sp, #12]
 800ebd8:	4293      	cmp	r3, r2
 800ebda:	db02      	blt.n	800ebe2 <_vfprintf_r+0xb0a>
 800ebdc:	07ea      	lsls	r2, r5, #31
 800ebde:	f57f ae04 	bpl.w	800e7ea <_vfprintf_r+0x712>
 800ebe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ebe4:	6023      	str	r3, [r4, #0]
 800ebe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebe8:	6063      	str	r3, [r4, #4]
 800ebea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ebec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ebee:	4413      	add	r3, r2
 800ebf0:	9321      	str	r3, [sp, #132]	; 0x84
 800ebf2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ebf4:	3301      	adds	r3, #1
 800ebf6:	2b07      	cmp	r3, #7
 800ebf8:	9320      	str	r3, [sp, #128]	; 0x80
 800ebfa:	dc1a      	bgt.n	800ec32 <_vfprintf_r+0xb5a>
 800ebfc:	3408      	adds	r4, #8
 800ebfe:	9b03      	ldr	r3, [sp, #12]
 800ec00:	1e5e      	subs	r6, r3, #1
 800ec02:	2e00      	cmp	r6, #0
 800ec04:	f77f adf1 	ble.w	800e7ea <_vfprintf_r+0x712>
 800ec08:	4f1c      	ldr	r7, [pc, #112]	; (800ec7c <_vfprintf_r+0xba4>)
 800ec0a:	f04f 0910 	mov.w	r9, #16
 800ec0e:	2e10      	cmp	r6, #16
 800ec10:	6027      	str	r7, [r4, #0]
 800ec12:	dc18      	bgt.n	800ec46 <_vfprintf_r+0xb6e>
 800ec14:	6066      	str	r6, [r4, #4]
 800ec16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec18:	441e      	add	r6, r3
 800ec1a:	9621      	str	r6, [sp, #132]	; 0x84
 800ec1c:	e5d6      	b.n	800e7cc <_vfprintf_r+0x6f4>
 800ec1e:	aa1f      	add	r2, sp, #124	; 0x7c
 800ec20:	4641      	mov	r1, r8
 800ec22:	4658      	mov	r0, fp
 800ec24:	f002 fd1f 	bl	8011666 <__sprint_r>
 800ec28:	2800      	cmp	r0, #0
 800ec2a:	f040 8210 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ec2e:	ac2c      	add	r4, sp, #176	; 0xb0
 800ec30:	e7d0      	b.n	800ebd4 <_vfprintf_r+0xafc>
 800ec32:	aa1f      	add	r2, sp, #124	; 0x7c
 800ec34:	4641      	mov	r1, r8
 800ec36:	4658      	mov	r0, fp
 800ec38:	f002 fd15 	bl	8011666 <__sprint_r>
 800ec3c:	2800      	cmp	r0, #0
 800ec3e:	f040 8206 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ec42:	ac2c      	add	r4, sp, #176	; 0xb0
 800ec44:	e7db      	b.n	800ebfe <_vfprintf_r+0xb26>
 800ec46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec48:	f8c4 9004 	str.w	r9, [r4, #4]
 800ec4c:	3310      	adds	r3, #16
 800ec4e:	9321      	str	r3, [sp, #132]	; 0x84
 800ec50:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ec52:	3301      	adds	r3, #1
 800ec54:	2b07      	cmp	r3, #7
 800ec56:	9320      	str	r3, [sp, #128]	; 0x80
 800ec58:	dc02      	bgt.n	800ec60 <_vfprintf_r+0xb88>
 800ec5a:	3408      	adds	r4, #8
 800ec5c:	3e10      	subs	r6, #16
 800ec5e:	e7d6      	b.n	800ec0e <_vfprintf_r+0xb36>
 800ec60:	aa1f      	add	r2, sp, #124	; 0x7c
 800ec62:	4641      	mov	r1, r8
 800ec64:	4658      	mov	r0, fp
 800ec66:	f002 fcfe 	bl	8011666 <__sprint_r>
 800ec6a:	2800      	cmp	r0, #0
 800ec6c:	f040 81ef 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ec70:	ac2c      	add	r4, sp, #176	; 0xb0
 800ec72:	e7f3      	b.n	800ec5c <_vfprintf_r+0xb84>
 800ec74:	08049d13 	.word	0x08049d13
 800ec78:	08049d54 	.word	0x08049d54
 800ec7c:	08049d66 	.word	0x08049d66
 800ec80:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	dc7a      	bgt.n	800ed7c <_vfprintf_r+0xca4>
 800ec86:	4b9d      	ldr	r3, [pc, #628]	; (800eefc <_vfprintf_r+0xe24>)
 800ec88:	6023      	str	r3, [r4, #0]
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	6063      	str	r3, [r4, #4]
 800ec8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec90:	3301      	adds	r3, #1
 800ec92:	9321      	str	r3, [sp, #132]	; 0x84
 800ec94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ec96:	3301      	adds	r3, #1
 800ec98:	2b07      	cmp	r3, #7
 800ec9a:	9320      	str	r3, [sp, #128]	; 0x80
 800ec9c:	dc44      	bgt.n	800ed28 <_vfprintf_r+0xc50>
 800ec9e:	3408      	adds	r4, #8
 800eca0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eca2:	b923      	cbnz	r3, 800ecae <_vfprintf_r+0xbd6>
 800eca4:	9b03      	ldr	r3, [sp, #12]
 800eca6:	b913      	cbnz	r3, 800ecae <_vfprintf_r+0xbd6>
 800eca8:	07eb      	lsls	r3, r5, #31
 800ecaa:	f57f ad9e 	bpl.w	800e7ea <_vfprintf_r+0x712>
 800ecae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ecb0:	6023      	str	r3, [r4, #0]
 800ecb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ecb4:	6063      	str	r3, [r4, #4]
 800ecb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ecb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ecba:	4413      	add	r3, r2
 800ecbc:	9321      	str	r3, [sp, #132]	; 0x84
 800ecbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ecc0:	3301      	adds	r3, #1
 800ecc2:	2b07      	cmp	r3, #7
 800ecc4:	9320      	str	r3, [sp, #128]	; 0x80
 800ecc6:	dc39      	bgt.n	800ed3c <_vfprintf_r+0xc64>
 800ecc8:	f104 0308 	add.w	r3, r4, #8
 800eccc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800ecce:	2e00      	cmp	r6, #0
 800ecd0:	da19      	bge.n	800ed06 <_vfprintf_r+0xc2e>
 800ecd2:	4f8b      	ldr	r7, [pc, #556]	; (800ef00 <_vfprintf_r+0xe28>)
 800ecd4:	4276      	negs	r6, r6
 800ecd6:	2410      	movs	r4, #16
 800ecd8:	2e10      	cmp	r6, #16
 800ecda:	601f      	str	r7, [r3, #0]
 800ecdc:	dc38      	bgt.n	800ed50 <_vfprintf_r+0xc78>
 800ecde:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ece0:	605e      	str	r6, [r3, #4]
 800ece2:	4416      	add	r6, r2
 800ece4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ece6:	9621      	str	r6, [sp, #132]	; 0x84
 800ece8:	3201      	adds	r2, #1
 800ecea:	2a07      	cmp	r2, #7
 800ecec:	f103 0308 	add.w	r3, r3, #8
 800ecf0:	9220      	str	r2, [sp, #128]	; 0x80
 800ecf2:	dd08      	ble.n	800ed06 <_vfprintf_r+0xc2e>
 800ecf4:	aa1f      	add	r2, sp, #124	; 0x7c
 800ecf6:	4641      	mov	r1, r8
 800ecf8:	4658      	mov	r0, fp
 800ecfa:	f002 fcb4 	bl	8011666 <__sprint_r>
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	f040 81a5 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ed04:	ab2c      	add	r3, sp, #176	; 0xb0
 800ed06:	9a03      	ldr	r2, [sp, #12]
 800ed08:	605a      	str	r2, [r3, #4]
 800ed0a:	9903      	ldr	r1, [sp, #12]
 800ed0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ed0e:	f8c3 9000 	str.w	r9, [r3]
 800ed12:	440a      	add	r2, r1
 800ed14:	9221      	str	r2, [sp, #132]	; 0x84
 800ed16:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ed18:	3201      	adds	r2, #1
 800ed1a:	2a07      	cmp	r2, #7
 800ed1c:	9220      	str	r2, [sp, #128]	; 0x80
 800ed1e:	f73f ad5b 	bgt.w	800e7d8 <_vfprintf_r+0x700>
 800ed22:	f103 0408 	add.w	r4, r3, #8
 800ed26:	e560      	b.n	800e7ea <_vfprintf_r+0x712>
 800ed28:	aa1f      	add	r2, sp, #124	; 0x7c
 800ed2a:	4641      	mov	r1, r8
 800ed2c:	4658      	mov	r0, fp
 800ed2e:	f002 fc9a 	bl	8011666 <__sprint_r>
 800ed32:	2800      	cmp	r0, #0
 800ed34:	f040 818b 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ed38:	ac2c      	add	r4, sp, #176	; 0xb0
 800ed3a:	e7b1      	b.n	800eca0 <_vfprintf_r+0xbc8>
 800ed3c:	aa1f      	add	r2, sp, #124	; 0x7c
 800ed3e:	4641      	mov	r1, r8
 800ed40:	4658      	mov	r0, fp
 800ed42:	f002 fc90 	bl	8011666 <__sprint_r>
 800ed46:	2800      	cmp	r0, #0
 800ed48:	f040 8181 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ed4c:	ab2c      	add	r3, sp, #176	; 0xb0
 800ed4e:	e7bd      	b.n	800eccc <_vfprintf_r+0xbf4>
 800ed50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ed52:	605c      	str	r4, [r3, #4]
 800ed54:	3210      	adds	r2, #16
 800ed56:	9221      	str	r2, [sp, #132]	; 0x84
 800ed58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ed5a:	3201      	adds	r2, #1
 800ed5c:	2a07      	cmp	r2, #7
 800ed5e:	9220      	str	r2, [sp, #128]	; 0x80
 800ed60:	dc02      	bgt.n	800ed68 <_vfprintf_r+0xc90>
 800ed62:	3308      	adds	r3, #8
 800ed64:	3e10      	subs	r6, #16
 800ed66:	e7b7      	b.n	800ecd8 <_vfprintf_r+0xc00>
 800ed68:	aa1f      	add	r2, sp, #124	; 0x7c
 800ed6a:	4641      	mov	r1, r8
 800ed6c:	4658      	mov	r0, fp
 800ed6e:	f002 fc7a 	bl	8011666 <__sprint_r>
 800ed72:	2800      	cmp	r0, #0
 800ed74:	f040 816b 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ed78:	ab2c      	add	r3, sp, #176	; 0xb0
 800ed7a:	e7f3      	b.n	800ed64 <_vfprintf_r+0xc8c>
 800ed7c:	9b08      	ldr	r3, [sp, #32]
 800ed7e:	9a03      	ldr	r2, [sp, #12]
 800ed80:	4293      	cmp	r3, r2
 800ed82:	bfa8      	it	ge
 800ed84:	4613      	movge	r3, r2
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	461e      	mov	r6, r3
 800ed8a:	dd0b      	ble.n	800eda4 <_vfprintf_r+0xccc>
 800ed8c:	6063      	str	r3, [r4, #4]
 800ed8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed90:	f8c4 9000 	str.w	r9, [r4]
 800ed94:	4433      	add	r3, r6
 800ed96:	9321      	str	r3, [sp, #132]	; 0x84
 800ed98:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ed9a:	3301      	adds	r3, #1
 800ed9c:	2b07      	cmp	r3, #7
 800ed9e:	9320      	str	r3, [sp, #128]	; 0x80
 800eda0:	dc62      	bgt.n	800ee68 <_vfprintf_r+0xd90>
 800eda2:	3408      	adds	r4, #8
 800eda4:	9b08      	ldr	r3, [sp, #32]
 800eda6:	2e00      	cmp	r6, #0
 800eda8:	bfa8      	it	ge
 800edaa:	1b9b      	subge	r3, r3, r6
 800edac:	2b00      	cmp	r3, #0
 800edae:	461e      	mov	r6, r3
 800edb0:	dd0f      	ble.n	800edd2 <_vfprintf_r+0xcfa>
 800edb2:	4f53      	ldr	r7, [pc, #332]	; (800ef00 <_vfprintf_r+0xe28>)
 800edb4:	f04f 0a10 	mov.w	sl, #16
 800edb8:	2e10      	cmp	r6, #16
 800edba:	6027      	str	r7, [r4, #0]
 800edbc:	dc5e      	bgt.n	800ee7c <_vfprintf_r+0xda4>
 800edbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800edc0:	6066      	str	r6, [r4, #4]
 800edc2:	441e      	add	r6, r3
 800edc4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800edc6:	9621      	str	r6, [sp, #132]	; 0x84
 800edc8:	3301      	adds	r3, #1
 800edca:	2b07      	cmp	r3, #7
 800edcc:	9320      	str	r3, [sp, #128]	; 0x80
 800edce:	dc6c      	bgt.n	800eeaa <_vfprintf_r+0xdd2>
 800edd0:	3408      	adds	r4, #8
 800edd2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800edd4:	9a03      	ldr	r2, [sp, #12]
 800edd6:	4293      	cmp	r3, r2
 800edd8:	db01      	blt.n	800edde <_vfprintf_r+0xd06>
 800edda:	07ef      	lsls	r7, r5, #31
 800eddc:	d50d      	bpl.n	800edfa <_vfprintf_r+0xd22>
 800edde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ede0:	6023      	str	r3, [r4, #0]
 800ede2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ede4:	6063      	str	r3, [r4, #4]
 800ede6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ede8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800edea:	4413      	add	r3, r2
 800edec:	9321      	str	r3, [sp, #132]	; 0x84
 800edee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800edf0:	3301      	adds	r3, #1
 800edf2:	2b07      	cmp	r3, #7
 800edf4:	9320      	str	r3, [sp, #128]	; 0x80
 800edf6:	dc62      	bgt.n	800eebe <_vfprintf_r+0xde6>
 800edf8:	3408      	adds	r4, #8
 800edfa:	9b03      	ldr	r3, [sp, #12]
 800edfc:	9a08      	ldr	r2, [sp, #32]
 800edfe:	1a9e      	subs	r6, r3, r2
 800ee00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ee02:	9a03      	ldr	r2, [sp, #12]
 800ee04:	1ad3      	subs	r3, r2, r3
 800ee06:	429e      	cmp	r6, r3
 800ee08:	bfa8      	it	ge
 800ee0a:	461e      	movge	r6, r3
 800ee0c:	2e00      	cmp	r6, #0
 800ee0e:	dd0c      	ble.n	800ee2a <_vfprintf_r+0xd52>
 800ee10:	9b08      	ldr	r3, [sp, #32]
 800ee12:	444b      	add	r3, r9
 800ee14:	e884 0048 	stmia.w	r4, {r3, r6}
 800ee18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee1a:	4433      	add	r3, r6
 800ee1c:	9321      	str	r3, [sp, #132]	; 0x84
 800ee1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ee20:	3301      	adds	r3, #1
 800ee22:	2b07      	cmp	r3, #7
 800ee24:	9320      	str	r3, [sp, #128]	; 0x80
 800ee26:	dc54      	bgt.n	800eed2 <_vfprintf_r+0xdfa>
 800ee28:	3408      	adds	r4, #8
 800ee2a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ee2c:	9a03      	ldr	r2, [sp, #12]
 800ee2e:	2e00      	cmp	r6, #0
 800ee30:	eba2 0303 	sub.w	r3, r2, r3
 800ee34:	bfac      	ite	ge
 800ee36:	1b9e      	subge	r6, r3, r6
 800ee38:	461e      	movlt	r6, r3
 800ee3a:	2e00      	cmp	r6, #0
 800ee3c:	f77f acd5 	ble.w	800e7ea <_vfprintf_r+0x712>
 800ee40:	4f2f      	ldr	r7, [pc, #188]	; (800ef00 <_vfprintf_r+0xe28>)
 800ee42:	f04f 0910 	mov.w	r9, #16
 800ee46:	2e10      	cmp	r6, #16
 800ee48:	6027      	str	r7, [r4, #0]
 800ee4a:	f77f aee3 	ble.w	800ec14 <_vfprintf_r+0xb3c>
 800ee4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee50:	f8c4 9004 	str.w	r9, [r4, #4]
 800ee54:	3310      	adds	r3, #16
 800ee56:	9321      	str	r3, [sp, #132]	; 0x84
 800ee58:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ee5a:	3301      	adds	r3, #1
 800ee5c:	2b07      	cmp	r3, #7
 800ee5e:	9320      	str	r3, [sp, #128]	; 0x80
 800ee60:	dc41      	bgt.n	800eee6 <_vfprintf_r+0xe0e>
 800ee62:	3408      	adds	r4, #8
 800ee64:	3e10      	subs	r6, #16
 800ee66:	e7ee      	b.n	800ee46 <_vfprintf_r+0xd6e>
 800ee68:	aa1f      	add	r2, sp, #124	; 0x7c
 800ee6a:	4641      	mov	r1, r8
 800ee6c:	4658      	mov	r0, fp
 800ee6e:	f002 fbfa 	bl	8011666 <__sprint_r>
 800ee72:	2800      	cmp	r0, #0
 800ee74:	f040 80eb 	bne.w	800f04e <_vfprintf_r+0xf76>
 800ee78:	ac2c      	add	r4, sp, #176	; 0xb0
 800ee7a:	e793      	b.n	800eda4 <_vfprintf_r+0xccc>
 800ee7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee7e:	f8c4 a004 	str.w	sl, [r4, #4]
 800ee82:	3310      	adds	r3, #16
 800ee84:	9321      	str	r3, [sp, #132]	; 0x84
 800ee86:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ee88:	3301      	adds	r3, #1
 800ee8a:	2b07      	cmp	r3, #7
 800ee8c:	9320      	str	r3, [sp, #128]	; 0x80
 800ee8e:	dc02      	bgt.n	800ee96 <_vfprintf_r+0xdbe>
 800ee90:	3408      	adds	r4, #8
 800ee92:	3e10      	subs	r6, #16
 800ee94:	e790      	b.n	800edb8 <_vfprintf_r+0xce0>
 800ee96:	aa1f      	add	r2, sp, #124	; 0x7c
 800ee98:	4641      	mov	r1, r8
 800ee9a:	4658      	mov	r0, fp
 800ee9c:	f002 fbe3 	bl	8011666 <__sprint_r>
 800eea0:	2800      	cmp	r0, #0
 800eea2:	f040 80d4 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eea6:	ac2c      	add	r4, sp, #176	; 0xb0
 800eea8:	e7f3      	b.n	800ee92 <_vfprintf_r+0xdba>
 800eeaa:	aa1f      	add	r2, sp, #124	; 0x7c
 800eeac:	4641      	mov	r1, r8
 800eeae:	4658      	mov	r0, fp
 800eeb0:	f002 fbd9 	bl	8011666 <__sprint_r>
 800eeb4:	2800      	cmp	r0, #0
 800eeb6:	f040 80ca 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eeba:	ac2c      	add	r4, sp, #176	; 0xb0
 800eebc:	e789      	b.n	800edd2 <_vfprintf_r+0xcfa>
 800eebe:	aa1f      	add	r2, sp, #124	; 0x7c
 800eec0:	4641      	mov	r1, r8
 800eec2:	4658      	mov	r0, fp
 800eec4:	f002 fbcf 	bl	8011666 <__sprint_r>
 800eec8:	2800      	cmp	r0, #0
 800eeca:	f040 80c0 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eece:	ac2c      	add	r4, sp, #176	; 0xb0
 800eed0:	e793      	b.n	800edfa <_vfprintf_r+0xd22>
 800eed2:	aa1f      	add	r2, sp, #124	; 0x7c
 800eed4:	4641      	mov	r1, r8
 800eed6:	4658      	mov	r0, fp
 800eed8:	f002 fbc5 	bl	8011666 <__sprint_r>
 800eedc:	2800      	cmp	r0, #0
 800eede:	f040 80b6 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eee2:	ac2c      	add	r4, sp, #176	; 0xb0
 800eee4:	e7a1      	b.n	800ee2a <_vfprintf_r+0xd52>
 800eee6:	aa1f      	add	r2, sp, #124	; 0x7c
 800eee8:	4641      	mov	r1, r8
 800eeea:	4658      	mov	r0, fp
 800eeec:	f002 fbbb 	bl	8011666 <__sprint_r>
 800eef0:	2800      	cmp	r0, #0
 800eef2:	f040 80ac 	bne.w	800f04e <_vfprintf_r+0xf76>
 800eef6:	ac2c      	add	r4, sp, #176	; 0xb0
 800eef8:	e7b4      	b.n	800ee64 <_vfprintf_r+0xd8c>
 800eefa:	bf00      	nop
 800eefc:	08049d54 	.word	0x08049d54
 800ef00:	08049d66 	.word	0x08049d66
 800ef04:	9b03      	ldr	r3, [sp, #12]
 800ef06:	2b01      	cmp	r3, #1
 800ef08:	dc01      	bgt.n	800ef0e <_vfprintf_r+0xe36>
 800ef0a:	07ee      	lsls	r6, r5, #31
 800ef0c:	d576      	bpl.n	800effc <_vfprintf_r+0xf24>
 800ef0e:	2301      	movs	r3, #1
 800ef10:	6063      	str	r3, [r4, #4]
 800ef12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ef14:	f8c4 9000 	str.w	r9, [r4]
 800ef18:	3301      	adds	r3, #1
 800ef1a:	9321      	str	r3, [sp, #132]	; 0x84
 800ef1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ef1e:	3301      	adds	r3, #1
 800ef20:	2b07      	cmp	r3, #7
 800ef22:	9320      	str	r3, [sp, #128]	; 0x80
 800ef24:	dc36      	bgt.n	800ef94 <_vfprintf_r+0xebc>
 800ef26:	3408      	adds	r4, #8
 800ef28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef2a:	6023      	str	r3, [r4, #0]
 800ef2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef2e:	6063      	str	r3, [r4, #4]
 800ef30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ef34:	4413      	add	r3, r2
 800ef36:	9321      	str	r3, [sp, #132]	; 0x84
 800ef38:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ef3a:	3301      	adds	r3, #1
 800ef3c:	2b07      	cmp	r3, #7
 800ef3e:	9320      	str	r3, [sp, #128]	; 0x80
 800ef40:	dc31      	bgt.n	800efa6 <_vfprintf_r+0xece>
 800ef42:	3408      	adds	r4, #8
 800ef44:	2300      	movs	r3, #0
 800ef46:	2200      	movs	r2, #0
 800ef48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef4c:	f7f1 fdb8 	bl	8000ac0 <__aeabi_dcmpeq>
 800ef50:	9b03      	ldr	r3, [sp, #12]
 800ef52:	1e5e      	subs	r6, r3, #1
 800ef54:	2800      	cmp	r0, #0
 800ef56:	d12f      	bne.n	800efb8 <_vfprintf_r+0xee0>
 800ef58:	f109 0301 	add.w	r3, r9, #1
 800ef5c:	e884 0048 	stmia.w	r4, {r3, r6}
 800ef60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ef62:	9a03      	ldr	r2, [sp, #12]
 800ef64:	3b01      	subs	r3, #1
 800ef66:	4413      	add	r3, r2
 800ef68:	9321      	str	r3, [sp, #132]	; 0x84
 800ef6a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ef6c:	3301      	adds	r3, #1
 800ef6e:	2b07      	cmp	r3, #7
 800ef70:	9320      	str	r3, [sp, #128]	; 0x80
 800ef72:	dd4a      	ble.n	800f00a <_vfprintf_r+0xf32>
 800ef74:	aa1f      	add	r2, sp, #124	; 0x7c
 800ef76:	4641      	mov	r1, r8
 800ef78:	4658      	mov	r0, fp
 800ef7a:	f002 fb74 	bl	8011666 <__sprint_r>
 800ef7e:	2800      	cmp	r0, #0
 800ef80:	d165      	bne.n	800f04e <_vfprintf_r+0xf76>
 800ef82:	ac2c      	add	r4, sp, #176	; 0xb0
 800ef84:	ab1b      	add	r3, sp, #108	; 0x6c
 800ef86:	6023      	str	r3, [r4, #0]
 800ef88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ef8a:	6063      	str	r3, [r4, #4]
 800ef8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ef8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ef90:	4413      	add	r3, r2
 800ef92:	e41a      	b.n	800e7ca <_vfprintf_r+0x6f2>
 800ef94:	aa1f      	add	r2, sp, #124	; 0x7c
 800ef96:	4641      	mov	r1, r8
 800ef98:	4658      	mov	r0, fp
 800ef9a:	f002 fb64 	bl	8011666 <__sprint_r>
 800ef9e:	2800      	cmp	r0, #0
 800efa0:	d155      	bne.n	800f04e <_vfprintf_r+0xf76>
 800efa2:	ac2c      	add	r4, sp, #176	; 0xb0
 800efa4:	e7c0      	b.n	800ef28 <_vfprintf_r+0xe50>
 800efa6:	aa1f      	add	r2, sp, #124	; 0x7c
 800efa8:	4641      	mov	r1, r8
 800efaa:	4658      	mov	r0, fp
 800efac:	f002 fb5b 	bl	8011666 <__sprint_r>
 800efb0:	2800      	cmp	r0, #0
 800efb2:	d14c      	bne.n	800f04e <_vfprintf_r+0xf76>
 800efb4:	ac2c      	add	r4, sp, #176	; 0xb0
 800efb6:	e7c5      	b.n	800ef44 <_vfprintf_r+0xe6c>
 800efb8:	2e00      	cmp	r6, #0
 800efba:	dde3      	ble.n	800ef84 <_vfprintf_r+0xeac>
 800efbc:	4f60      	ldr	r7, [pc, #384]	; (800f140 <_vfprintf_r+0x1068>)
 800efbe:	f04f 0910 	mov.w	r9, #16
 800efc2:	2e10      	cmp	r6, #16
 800efc4:	6027      	str	r7, [r4, #0]
 800efc6:	dc04      	bgt.n	800efd2 <_vfprintf_r+0xefa>
 800efc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800efca:	6066      	str	r6, [r4, #4]
 800efcc:	441e      	add	r6, r3
 800efce:	9621      	str	r6, [sp, #132]	; 0x84
 800efd0:	e7cb      	b.n	800ef6a <_vfprintf_r+0xe92>
 800efd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800efd4:	f8c4 9004 	str.w	r9, [r4, #4]
 800efd8:	3310      	adds	r3, #16
 800efda:	9321      	str	r3, [sp, #132]	; 0x84
 800efdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800efde:	3301      	adds	r3, #1
 800efe0:	2b07      	cmp	r3, #7
 800efe2:	9320      	str	r3, [sp, #128]	; 0x80
 800efe4:	dc02      	bgt.n	800efec <_vfprintf_r+0xf14>
 800efe6:	3408      	adds	r4, #8
 800efe8:	3e10      	subs	r6, #16
 800efea:	e7ea      	b.n	800efc2 <_vfprintf_r+0xeea>
 800efec:	aa1f      	add	r2, sp, #124	; 0x7c
 800efee:	4641      	mov	r1, r8
 800eff0:	4658      	mov	r0, fp
 800eff2:	f002 fb38 	bl	8011666 <__sprint_r>
 800eff6:	bb50      	cbnz	r0, 800f04e <_vfprintf_r+0xf76>
 800eff8:	ac2c      	add	r4, sp, #176	; 0xb0
 800effa:	e7f5      	b.n	800efe8 <_vfprintf_r+0xf10>
 800effc:	2301      	movs	r3, #1
 800effe:	6063      	str	r3, [r4, #4]
 800f000:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f002:	f8c4 9000 	str.w	r9, [r4]
 800f006:	3301      	adds	r3, #1
 800f008:	e7ae      	b.n	800ef68 <_vfprintf_r+0xe90>
 800f00a:	3408      	adds	r4, #8
 800f00c:	e7ba      	b.n	800ef84 <_vfprintf_r+0xeac>
 800f00e:	3408      	adds	r4, #8
 800f010:	f7ff bbeb 	b.w	800e7ea <_vfprintf_r+0x712>
 800f014:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f016:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f018:	1a9d      	subs	r5, r3, r2
 800f01a:	2d00      	cmp	r5, #0
 800f01c:	f77f abe8 	ble.w	800e7f0 <_vfprintf_r+0x718>
 800f020:	2610      	movs	r6, #16
 800f022:	4b48      	ldr	r3, [pc, #288]	; (800f144 <_vfprintf_r+0x106c>)
 800f024:	6023      	str	r3, [r4, #0]
 800f026:	2d10      	cmp	r5, #16
 800f028:	dc24      	bgt.n	800f074 <_vfprintf_r+0xf9c>
 800f02a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f02c:	6065      	str	r5, [r4, #4]
 800f02e:	441d      	add	r5, r3
 800f030:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800f032:	9521      	str	r5, [sp, #132]	; 0x84
 800f034:	3301      	adds	r3, #1
 800f036:	2b07      	cmp	r3, #7
 800f038:	9320      	str	r3, [sp, #128]	; 0x80
 800f03a:	f77f abd9 	ble.w	800e7f0 <_vfprintf_r+0x718>
 800f03e:	aa1f      	add	r2, sp, #124	; 0x7c
 800f040:	4641      	mov	r1, r8
 800f042:	4658      	mov	r0, fp
 800f044:	f002 fb0f 	bl	8011666 <__sprint_r>
 800f048:	2800      	cmp	r0, #0
 800f04a:	f43f abd1 	beq.w	800e7f0 <_vfprintf_r+0x718>
 800f04e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800f052:	07d9      	lsls	r1, r3, #31
 800f054:	d407      	bmi.n	800f066 <_vfprintf_r+0xf8e>
 800f056:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800f05a:	059a      	lsls	r2, r3, #22
 800f05c:	d403      	bmi.n	800f066 <_vfprintf_r+0xf8e>
 800f05e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800f062:	f001 fbb4 	bl	80107ce <__retarget_lock_release_recursive>
 800f066:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800f06a:	065b      	lsls	r3, r3, #25
 800f06c:	f57f a8af 	bpl.w	800e1ce <_vfprintf_r+0xf6>
 800f070:	f7ff b882 	b.w	800e178 <_vfprintf_r+0xa0>
 800f074:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f076:	6066      	str	r6, [r4, #4]
 800f078:	3310      	adds	r3, #16
 800f07a:	9321      	str	r3, [sp, #132]	; 0x84
 800f07c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800f07e:	3301      	adds	r3, #1
 800f080:	2b07      	cmp	r3, #7
 800f082:	9320      	str	r3, [sp, #128]	; 0x80
 800f084:	dc02      	bgt.n	800f08c <_vfprintf_r+0xfb4>
 800f086:	3408      	adds	r4, #8
 800f088:	3d10      	subs	r5, #16
 800f08a:	e7ca      	b.n	800f022 <_vfprintf_r+0xf4a>
 800f08c:	aa1f      	add	r2, sp, #124	; 0x7c
 800f08e:	4641      	mov	r1, r8
 800f090:	4658      	mov	r0, fp
 800f092:	f002 fae8 	bl	8011666 <__sprint_r>
 800f096:	2800      	cmp	r0, #0
 800f098:	d1d9      	bne.n	800f04e <_vfprintf_r+0xf76>
 800f09a:	ac2c      	add	r4, sp, #176	; 0xb0
 800f09c:	e7f4      	b.n	800f088 <_vfprintf_r+0xfb0>
 800f09e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0a0:	b913      	cbnz	r3, 800f0a8 <_vfprintf_r+0xfd0>
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	9320      	str	r3, [sp, #128]	; 0x80
 800f0a6:	e7d2      	b.n	800f04e <_vfprintf_r+0xf76>
 800f0a8:	aa1f      	add	r2, sp, #124	; 0x7c
 800f0aa:	4641      	mov	r1, r8
 800f0ac:	4658      	mov	r0, fp
 800f0ae:	f002 fada 	bl	8011666 <__sprint_r>
 800f0b2:	2800      	cmp	r0, #0
 800f0b4:	d0f5      	beq.n	800f0a2 <_vfprintf_r+0xfca>
 800f0b6:	e7ca      	b.n	800f04e <_vfprintf_r+0xf76>
 800f0b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f0bc:	4610      	mov	r0, r2
 800f0be:	4619      	mov	r1, r3
 800f0c0:	f7f1 fd30 	bl	8000b24 <__aeabi_dcmpun>
 800f0c4:	2800      	cmp	r0, #0
 800f0c6:	f43f aa36 	beq.w	800e536 <_vfprintf_r+0x45e>
 800f0ca:	4b1f      	ldr	r3, [pc, #124]	; (800f148 <_vfprintf_r+0x1070>)
 800f0cc:	4a1f      	ldr	r2, [pc, #124]	; (800f14c <_vfprintf_r+0x1074>)
 800f0ce:	f7ff ba26 	b.w	800e51e <_vfprintf_r+0x446>
 800f0d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f0d4:	1a1b      	subs	r3, r3, r0
 800f0d6:	9303      	str	r3, [sp, #12]
 800f0d8:	f7ff baa9 	b.w	800e62e <_vfprintf_r+0x556>
 800f0dc:	ea56 0207 	orrs.w	r2, r6, r7
 800f0e0:	9508      	str	r5, [sp, #32]
 800f0e2:	f43f ac1e 	beq.w	800e922 <_vfprintf_r+0x84a>
 800f0e6:	2b01      	cmp	r3, #1
 800f0e8:	f43f ac8f 	beq.w	800ea0a <_vfprintf_r+0x932>
 800f0ec:	2b02      	cmp	r3, #2
 800f0ee:	f43f acaf 	beq.w	800ea50 <_vfprintf_r+0x978>
 800f0f2:	ab2c      	add	r3, sp, #176	; 0xb0
 800f0f4:	08f1      	lsrs	r1, r6, #3
 800f0f6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800f0fa:	08f8      	lsrs	r0, r7, #3
 800f0fc:	f006 0207 	and.w	r2, r6, #7
 800f100:	4607      	mov	r7, r0
 800f102:	460e      	mov	r6, r1
 800f104:	3230      	adds	r2, #48	; 0x30
 800f106:	ea56 0107 	orrs.w	r1, r6, r7
 800f10a:	f103 39ff 	add.w	r9, r3, #4294967295
 800f10e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800f112:	f47f ac78 	bne.w	800ea06 <_vfprintf_r+0x92e>
 800f116:	9908      	ldr	r1, [sp, #32]
 800f118:	07cd      	lsls	r5, r1, #31
 800f11a:	d506      	bpl.n	800f12a <_vfprintf_r+0x1052>
 800f11c:	2a30      	cmp	r2, #48	; 0x30
 800f11e:	d004      	beq.n	800f12a <_vfprintf_r+0x1052>
 800f120:	2230      	movs	r2, #48	; 0x30
 800f122:	f809 2c01 	strb.w	r2, [r9, #-1]
 800f126:	f1a3 0902 	sub.w	r9, r3, #2
 800f12a:	4656      	mov	r6, sl
 800f12c:	2300      	movs	r3, #0
 800f12e:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 800f132:	9d08      	ldr	r5, [sp, #32]
 800f134:	9308      	str	r3, [sp, #32]
 800f136:	ebaa 0a09 	sub.w	sl, sl, r9
 800f13a:	f7ff bac6 	b.w	800e6ca <_vfprintf_r+0x5f2>
 800f13e:	bf00      	nop
 800f140:	08049d66 	.word	0x08049d66
 800f144:	08049d56 	.word	0x08049d56
 800f148:	08049d4c 	.word	0x08049d4c
 800f14c:	08049d50 	.word	0x08049d50

0800f150 <__sbprintf>:
 800f150:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f152:	460c      	mov	r4, r1
 800f154:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800f158:	461f      	mov	r7, r3
 800f15a:	8989      	ldrh	r1, [r1, #12]
 800f15c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f15e:	9319      	str	r3, [sp, #100]	; 0x64
 800f160:	89e3      	ldrh	r3, [r4, #14]
 800f162:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f166:	f021 0102 	bic.w	r1, r1, #2
 800f16a:	6a23      	ldr	r3, [r4, #32]
 800f16c:	f8ad 100c 	strh.w	r1, [sp, #12]
 800f170:	9308      	str	r3, [sp, #32]
 800f172:	a91a      	add	r1, sp, #104	; 0x68
 800f174:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f176:	930a      	str	r3, [sp, #40]	; 0x28
 800f178:	4615      	mov	r5, r2
 800f17a:	2300      	movs	r3, #0
 800f17c:	4606      	mov	r6, r0
 800f17e:	9100      	str	r1, [sp, #0]
 800f180:	9104      	str	r1, [sp, #16]
 800f182:	a816      	add	r0, sp, #88	; 0x58
 800f184:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f188:	9102      	str	r1, [sp, #8]
 800f18a:	9105      	str	r1, [sp, #20]
 800f18c:	9306      	str	r3, [sp, #24]
 800f18e:	f001 fb1b 	bl	80107c8 <__retarget_lock_init_recursive>
 800f192:	462a      	mov	r2, r5
 800f194:	463b      	mov	r3, r7
 800f196:	4669      	mov	r1, sp
 800f198:	4630      	mov	r0, r6
 800f19a:	f7fe ff9d 	bl	800e0d8 <_vfprintf_r>
 800f19e:	1e05      	subs	r5, r0, #0
 800f1a0:	db07      	blt.n	800f1b2 <__sbprintf+0x62>
 800f1a2:	4669      	mov	r1, sp
 800f1a4:	4630      	mov	r0, r6
 800f1a6:	f000 ff6f 	bl	8010088 <_fflush_r>
 800f1aa:	2800      	cmp	r0, #0
 800f1ac:	bf18      	it	ne
 800f1ae:	f04f 35ff 	movne.w	r5, #4294967295
 800f1b2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800f1b6:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f1b8:	065b      	lsls	r3, r3, #25
 800f1ba:	bf42      	ittt	mi
 800f1bc:	89a3      	ldrhmi	r3, [r4, #12]
 800f1be:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800f1c2:	81a3      	strhmi	r3, [r4, #12]
 800f1c4:	f001 fb01 	bl	80107ca <__retarget_lock_close_recursive>
 800f1c8:	4628      	mov	r0, r5
 800f1ca:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800f1ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f1d0 <__swsetup_r>:
 800f1d0:	4b32      	ldr	r3, [pc, #200]	; (800f29c <__swsetup_r+0xcc>)
 800f1d2:	b570      	push	{r4, r5, r6, lr}
 800f1d4:	681d      	ldr	r5, [r3, #0]
 800f1d6:	4606      	mov	r6, r0
 800f1d8:	460c      	mov	r4, r1
 800f1da:	b125      	cbz	r5, 800f1e6 <__swsetup_r+0x16>
 800f1dc:	69ab      	ldr	r3, [r5, #24]
 800f1de:	b913      	cbnz	r3, 800f1e6 <__swsetup_r+0x16>
 800f1e0:	4628      	mov	r0, r5
 800f1e2:	f000 ffe5 	bl	80101b0 <__sinit>
 800f1e6:	4b2e      	ldr	r3, [pc, #184]	; (800f2a0 <__swsetup_r+0xd0>)
 800f1e8:	429c      	cmp	r4, r3
 800f1ea:	d10f      	bne.n	800f20c <__swsetup_r+0x3c>
 800f1ec:	686c      	ldr	r4, [r5, #4]
 800f1ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1f2:	b29a      	uxth	r2, r3
 800f1f4:	0715      	lsls	r5, r2, #28
 800f1f6:	d42c      	bmi.n	800f252 <__swsetup_r+0x82>
 800f1f8:	06d0      	lsls	r0, r2, #27
 800f1fa:	d411      	bmi.n	800f220 <__swsetup_r+0x50>
 800f1fc:	2209      	movs	r2, #9
 800f1fe:	6032      	str	r2, [r6, #0]
 800f200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f204:	81a3      	strh	r3, [r4, #12]
 800f206:	f04f 30ff 	mov.w	r0, #4294967295
 800f20a:	bd70      	pop	{r4, r5, r6, pc}
 800f20c:	4b25      	ldr	r3, [pc, #148]	; (800f2a4 <__swsetup_r+0xd4>)
 800f20e:	429c      	cmp	r4, r3
 800f210:	d101      	bne.n	800f216 <__swsetup_r+0x46>
 800f212:	68ac      	ldr	r4, [r5, #8]
 800f214:	e7eb      	b.n	800f1ee <__swsetup_r+0x1e>
 800f216:	4b24      	ldr	r3, [pc, #144]	; (800f2a8 <__swsetup_r+0xd8>)
 800f218:	429c      	cmp	r4, r3
 800f21a:	bf08      	it	eq
 800f21c:	68ec      	ldreq	r4, [r5, #12]
 800f21e:	e7e6      	b.n	800f1ee <__swsetup_r+0x1e>
 800f220:	0751      	lsls	r1, r2, #29
 800f222:	d512      	bpl.n	800f24a <__swsetup_r+0x7a>
 800f224:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f226:	b141      	cbz	r1, 800f23a <__swsetup_r+0x6a>
 800f228:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f22c:	4299      	cmp	r1, r3
 800f22e:	d002      	beq.n	800f236 <__swsetup_r+0x66>
 800f230:	4630      	mov	r0, r6
 800f232:	f001 f893 	bl	801035c <_free_r>
 800f236:	2300      	movs	r3, #0
 800f238:	6363      	str	r3, [r4, #52]	; 0x34
 800f23a:	89a3      	ldrh	r3, [r4, #12]
 800f23c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f240:	81a3      	strh	r3, [r4, #12]
 800f242:	2300      	movs	r3, #0
 800f244:	6063      	str	r3, [r4, #4]
 800f246:	6923      	ldr	r3, [r4, #16]
 800f248:	6023      	str	r3, [r4, #0]
 800f24a:	89a3      	ldrh	r3, [r4, #12]
 800f24c:	f043 0308 	orr.w	r3, r3, #8
 800f250:	81a3      	strh	r3, [r4, #12]
 800f252:	6923      	ldr	r3, [r4, #16]
 800f254:	b94b      	cbnz	r3, 800f26a <__swsetup_r+0x9a>
 800f256:	89a3      	ldrh	r3, [r4, #12]
 800f258:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f25c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f260:	d003      	beq.n	800f26a <__swsetup_r+0x9a>
 800f262:	4621      	mov	r1, r4
 800f264:	4630      	mov	r0, r6
 800f266:	f001 fadf 	bl	8010828 <__smakebuf_r>
 800f26a:	89a2      	ldrh	r2, [r4, #12]
 800f26c:	f012 0301 	ands.w	r3, r2, #1
 800f270:	d00c      	beq.n	800f28c <__swsetup_r+0xbc>
 800f272:	2300      	movs	r3, #0
 800f274:	60a3      	str	r3, [r4, #8]
 800f276:	6963      	ldr	r3, [r4, #20]
 800f278:	425b      	negs	r3, r3
 800f27a:	61a3      	str	r3, [r4, #24]
 800f27c:	6923      	ldr	r3, [r4, #16]
 800f27e:	b953      	cbnz	r3, 800f296 <__swsetup_r+0xc6>
 800f280:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f284:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f288:	d1ba      	bne.n	800f200 <__swsetup_r+0x30>
 800f28a:	bd70      	pop	{r4, r5, r6, pc}
 800f28c:	0792      	lsls	r2, r2, #30
 800f28e:	bf58      	it	pl
 800f290:	6963      	ldrpl	r3, [r4, #20]
 800f292:	60a3      	str	r3, [r4, #8]
 800f294:	e7f2      	b.n	800f27c <__swsetup_r+0xac>
 800f296:	2000      	movs	r0, #0
 800f298:	e7f7      	b.n	800f28a <__swsetup_r+0xba>
 800f29a:	bf00      	nop
 800f29c:	20000084 	.word	0x20000084
 800f2a0:	08049da4 	.word	0x08049da4
 800f2a4:	08049dc4 	.word	0x08049dc4
 800f2a8:	08049d84 	.word	0x08049d84

0800f2ac <quorem>:
 800f2ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2b0:	6903      	ldr	r3, [r0, #16]
 800f2b2:	690c      	ldr	r4, [r1, #16]
 800f2b4:	429c      	cmp	r4, r3
 800f2b6:	4680      	mov	r8, r0
 800f2b8:	f300 8082 	bgt.w	800f3c0 <quorem+0x114>
 800f2bc:	3c01      	subs	r4, #1
 800f2be:	f101 0714 	add.w	r7, r1, #20
 800f2c2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800f2c6:	f100 0614 	add.w	r6, r0, #20
 800f2ca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f2ce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f2d2:	eb06 030e 	add.w	r3, r6, lr
 800f2d6:	3501      	adds	r5, #1
 800f2d8:	eb07 090e 	add.w	r9, r7, lr
 800f2dc:	9301      	str	r3, [sp, #4]
 800f2de:	fbb0 f5f5 	udiv	r5, r0, r5
 800f2e2:	b395      	cbz	r5, 800f34a <quorem+0x9e>
 800f2e4:	f04f 0a00 	mov.w	sl, #0
 800f2e8:	4638      	mov	r0, r7
 800f2ea:	46b4      	mov	ip, r6
 800f2ec:	46d3      	mov	fp, sl
 800f2ee:	f850 2b04 	ldr.w	r2, [r0], #4
 800f2f2:	b293      	uxth	r3, r2
 800f2f4:	fb05 a303 	mla	r3, r5, r3, sl
 800f2f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f2fc:	b29b      	uxth	r3, r3
 800f2fe:	ebab 0303 	sub.w	r3, fp, r3
 800f302:	0c12      	lsrs	r2, r2, #16
 800f304:	f8bc b000 	ldrh.w	fp, [ip]
 800f308:	fb05 a202 	mla	r2, r5, r2, sl
 800f30c:	fa13 f38b 	uxtah	r3, r3, fp
 800f310:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f314:	fa1f fb82 	uxth.w	fp, r2
 800f318:	f8dc 2000 	ldr.w	r2, [ip]
 800f31c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f320:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f324:	b29b      	uxth	r3, r3
 800f326:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f32a:	4581      	cmp	r9, r0
 800f32c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f330:	f84c 3b04 	str.w	r3, [ip], #4
 800f334:	d2db      	bcs.n	800f2ee <quorem+0x42>
 800f336:	f856 300e 	ldr.w	r3, [r6, lr]
 800f33a:	b933      	cbnz	r3, 800f34a <quorem+0x9e>
 800f33c:	9b01      	ldr	r3, [sp, #4]
 800f33e:	3b04      	subs	r3, #4
 800f340:	429e      	cmp	r6, r3
 800f342:	461a      	mov	r2, r3
 800f344:	d330      	bcc.n	800f3a8 <quorem+0xfc>
 800f346:	f8c8 4010 	str.w	r4, [r8, #16]
 800f34a:	4640      	mov	r0, r8
 800f34c:	f001 fef1 	bl	8011132 <__mcmp>
 800f350:	2800      	cmp	r0, #0
 800f352:	db25      	blt.n	800f3a0 <quorem+0xf4>
 800f354:	3501      	adds	r5, #1
 800f356:	4630      	mov	r0, r6
 800f358:	f04f 0e00 	mov.w	lr, #0
 800f35c:	f857 2b04 	ldr.w	r2, [r7], #4
 800f360:	f8d0 c000 	ldr.w	ip, [r0]
 800f364:	b293      	uxth	r3, r2
 800f366:	ebae 0303 	sub.w	r3, lr, r3
 800f36a:	0c12      	lsrs	r2, r2, #16
 800f36c:	fa13 f38c 	uxtah	r3, r3, ip
 800f370:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f374:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f378:	b29b      	uxth	r3, r3
 800f37a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f37e:	45b9      	cmp	r9, r7
 800f380:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800f384:	f840 3b04 	str.w	r3, [r0], #4
 800f388:	d2e8      	bcs.n	800f35c <quorem+0xb0>
 800f38a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f38e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f392:	b92a      	cbnz	r2, 800f3a0 <quorem+0xf4>
 800f394:	3b04      	subs	r3, #4
 800f396:	429e      	cmp	r6, r3
 800f398:	461a      	mov	r2, r3
 800f39a:	d30b      	bcc.n	800f3b4 <quorem+0x108>
 800f39c:	f8c8 4010 	str.w	r4, [r8, #16]
 800f3a0:	4628      	mov	r0, r5
 800f3a2:	b003      	add	sp, #12
 800f3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3a8:	6812      	ldr	r2, [r2, #0]
 800f3aa:	3b04      	subs	r3, #4
 800f3ac:	2a00      	cmp	r2, #0
 800f3ae:	d1ca      	bne.n	800f346 <quorem+0x9a>
 800f3b0:	3c01      	subs	r4, #1
 800f3b2:	e7c5      	b.n	800f340 <quorem+0x94>
 800f3b4:	6812      	ldr	r2, [r2, #0]
 800f3b6:	3b04      	subs	r3, #4
 800f3b8:	2a00      	cmp	r2, #0
 800f3ba:	d1ef      	bne.n	800f39c <quorem+0xf0>
 800f3bc:	3c01      	subs	r4, #1
 800f3be:	e7ea      	b.n	800f396 <quorem+0xea>
 800f3c0:	2000      	movs	r0, #0
 800f3c2:	e7ee      	b.n	800f3a2 <quorem+0xf6>
 800f3c4:	0000      	movs	r0, r0
	...

0800f3c8 <_dtoa_r>:
 800f3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3cc:	ec57 6b10 	vmov	r6, r7, d0
 800f3d0:	b097      	sub	sp, #92	; 0x5c
 800f3d2:	e9cd 6700 	strd	r6, r7, [sp]
 800f3d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f3d8:	9107      	str	r1, [sp, #28]
 800f3da:	4604      	mov	r4, r0
 800f3dc:	920a      	str	r2, [sp, #40]	; 0x28
 800f3de:	930f      	str	r3, [sp, #60]	; 0x3c
 800f3e0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800f3e2:	b93e      	cbnz	r6, 800f3f4 <_dtoa_r+0x2c>
 800f3e4:	2010      	movs	r0, #16
 800f3e6:	f001 fa5f 	bl	80108a8 <malloc>
 800f3ea:	6260      	str	r0, [r4, #36]	; 0x24
 800f3ec:	6046      	str	r6, [r0, #4]
 800f3ee:	6086      	str	r6, [r0, #8]
 800f3f0:	6006      	str	r6, [r0, #0]
 800f3f2:	60c6      	str	r6, [r0, #12]
 800f3f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f3f6:	6819      	ldr	r1, [r3, #0]
 800f3f8:	b151      	cbz	r1, 800f410 <_dtoa_r+0x48>
 800f3fa:	685a      	ldr	r2, [r3, #4]
 800f3fc:	604a      	str	r2, [r1, #4]
 800f3fe:	2301      	movs	r3, #1
 800f400:	4093      	lsls	r3, r2
 800f402:	608b      	str	r3, [r1, #8]
 800f404:	4620      	mov	r0, r4
 800f406:	f001 fcbf 	bl	8010d88 <_Bfree>
 800f40a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f40c:	2200      	movs	r2, #0
 800f40e:	601a      	str	r2, [r3, #0]
 800f410:	9b01      	ldr	r3, [sp, #4]
 800f412:	2b00      	cmp	r3, #0
 800f414:	bfbf      	itttt	lt
 800f416:	2301      	movlt	r3, #1
 800f418:	602b      	strlt	r3, [r5, #0]
 800f41a:	9b01      	ldrlt	r3, [sp, #4]
 800f41c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f420:	bfb2      	itee	lt
 800f422:	9301      	strlt	r3, [sp, #4]
 800f424:	2300      	movge	r3, #0
 800f426:	602b      	strge	r3, [r5, #0]
 800f428:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f42c:	4ba8      	ldr	r3, [pc, #672]	; (800f6d0 <_dtoa_r+0x308>)
 800f42e:	ea33 0308 	bics.w	r3, r3, r8
 800f432:	d11b      	bne.n	800f46c <_dtoa_r+0xa4>
 800f434:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f436:	f242 730f 	movw	r3, #9999	; 0x270f
 800f43a:	6013      	str	r3, [r2, #0]
 800f43c:	9b00      	ldr	r3, [sp, #0]
 800f43e:	b923      	cbnz	r3, 800f44a <_dtoa_r+0x82>
 800f440:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f444:	2800      	cmp	r0, #0
 800f446:	f000 8578 	beq.w	800ff3a <_dtoa_r+0xb72>
 800f44a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f44c:	b953      	cbnz	r3, 800f464 <_dtoa_r+0x9c>
 800f44e:	4ba1      	ldr	r3, [pc, #644]	; (800f6d4 <_dtoa_r+0x30c>)
 800f450:	e021      	b.n	800f496 <_dtoa_r+0xce>
 800f452:	4ba1      	ldr	r3, [pc, #644]	; (800f6d8 <_dtoa_r+0x310>)
 800f454:	9302      	str	r3, [sp, #8]
 800f456:	3308      	adds	r3, #8
 800f458:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f45a:	6013      	str	r3, [r2, #0]
 800f45c:	9802      	ldr	r0, [sp, #8]
 800f45e:	b017      	add	sp, #92	; 0x5c
 800f460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f464:	4b9b      	ldr	r3, [pc, #620]	; (800f6d4 <_dtoa_r+0x30c>)
 800f466:	9302      	str	r3, [sp, #8]
 800f468:	3303      	adds	r3, #3
 800f46a:	e7f5      	b.n	800f458 <_dtoa_r+0x90>
 800f46c:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f470:	2200      	movs	r2, #0
 800f472:	2300      	movs	r3, #0
 800f474:	4630      	mov	r0, r6
 800f476:	4639      	mov	r1, r7
 800f478:	f7f1 fb22 	bl	8000ac0 <__aeabi_dcmpeq>
 800f47c:	4681      	mov	r9, r0
 800f47e:	b160      	cbz	r0, 800f49a <_dtoa_r+0xd2>
 800f480:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f482:	2301      	movs	r3, #1
 800f484:	6013      	str	r3, [r2, #0]
 800f486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f488:	2b00      	cmp	r3, #0
 800f48a:	f000 8553 	beq.w	800ff34 <_dtoa_r+0xb6c>
 800f48e:	4b93      	ldr	r3, [pc, #588]	; (800f6dc <_dtoa_r+0x314>)
 800f490:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f492:	6013      	str	r3, [r2, #0]
 800f494:	3b01      	subs	r3, #1
 800f496:	9302      	str	r3, [sp, #8]
 800f498:	e7e0      	b.n	800f45c <_dtoa_r+0x94>
 800f49a:	aa14      	add	r2, sp, #80	; 0x50
 800f49c:	a915      	add	r1, sp, #84	; 0x54
 800f49e:	ec47 6b10 	vmov	d0, r6, r7
 800f4a2:	4620      	mov	r0, r4
 800f4a4:	f001 febd 	bl	8011222 <__d2b>
 800f4a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f4ac:	4682      	mov	sl, r0
 800f4ae:	2d00      	cmp	r5, #0
 800f4b0:	d07e      	beq.n	800f5b0 <_dtoa_r+0x1e8>
 800f4b2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f4b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800f4ba:	4630      	mov	r0, r6
 800f4bc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800f4c0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f4c4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	4b85      	ldr	r3, [pc, #532]	; (800f6e0 <_dtoa_r+0x318>)
 800f4cc:	f7f0 fedc 	bl	8000288 <__aeabi_dsub>
 800f4d0:	a379      	add	r3, pc, #484	; (adr r3, 800f6b8 <_dtoa_r+0x2f0>)
 800f4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d6:	f7f1 f88b 	bl	80005f0 <__aeabi_dmul>
 800f4da:	a379      	add	r3, pc, #484	; (adr r3, 800f6c0 <_dtoa_r+0x2f8>)
 800f4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e0:	f7f0 fed4 	bl	800028c <__adddf3>
 800f4e4:	4606      	mov	r6, r0
 800f4e6:	4628      	mov	r0, r5
 800f4e8:	460f      	mov	r7, r1
 800f4ea:	f7f1 f81b 	bl	8000524 <__aeabi_i2d>
 800f4ee:	a376      	add	r3, pc, #472	; (adr r3, 800f6c8 <_dtoa_r+0x300>)
 800f4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f4:	f7f1 f87c 	bl	80005f0 <__aeabi_dmul>
 800f4f8:	4602      	mov	r2, r0
 800f4fa:	460b      	mov	r3, r1
 800f4fc:	4630      	mov	r0, r6
 800f4fe:	4639      	mov	r1, r7
 800f500:	f7f0 fec4 	bl	800028c <__adddf3>
 800f504:	4606      	mov	r6, r0
 800f506:	460f      	mov	r7, r1
 800f508:	f7f1 fb22 	bl	8000b50 <__aeabi_d2iz>
 800f50c:	2200      	movs	r2, #0
 800f50e:	4683      	mov	fp, r0
 800f510:	2300      	movs	r3, #0
 800f512:	4630      	mov	r0, r6
 800f514:	4639      	mov	r1, r7
 800f516:	f7f1 fadd 	bl	8000ad4 <__aeabi_dcmplt>
 800f51a:	b158      	cbz	r0, 800f534 <_dtoa_r+0x16c>
 800f51c:	4658      	mov	r0, fp
 800f51e:	f7f1 f801 	bl	8000524 <__aeabi_i2d>
 800f522:	4602      	mov	r2, r0
 800f524:	460b      	mov	r3, r1
 800f526:	4630      	mov	r0, r6
 800f528:	4639      	mov	r1, r7
 800f52a:	f7f1 fac9 	bl	8000ac0 <__aeabi_dcmpeq>
 800f52e:	b908      	cbnz	r0, 800f534 <_dtoa_r+0x16c>
 800f530:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f534:	f1bb 0f16 	cmp.w	fp, #22
 800f538:	d859      	bhi.n	800f5ee <_dtoa_r+0x226>
 800f53a:	496a      	ldr	r1, [pc, #424]	; (800f6e4 <_dtoa_r+0x31c>)
 800f53c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800f540:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f544:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f548:	f7f1 fae2 	bl	8000b10 <__aeabi_dcmpgt>
 800f54c:	2800      	cmp	r0, #0
 800f54e:	d050      	beq.n	800f5f2 <_dtoa_r+0x22a>
 800f550:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f554:	2300      	movs	r3, #0
 800f556:	930e      	str	r3, [sp, #56]	; 0x38
 800f558:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f55a:	1b5d      	subs	r5, r3, r5
 800f55c:	1e6b      	subs	r3, r5, #1
 800f55e:	9306      	str	r3, [sp, #24]
 800f560:	bf45      	ittet	mi
 800f562:	f1c5 0301 	rsbmi	r3, r5, #1
 800f566:	9305      	strmi	r3, [sp, #20]
 800f568:	2300      	movpl	r3, #0
 800f56a:	2300      	movmi	r3, #0
 800f56c:	bf4c      	ite	mi
 800f56e:	9306      	strmi	r3, [sp, #24]
 800f570:	9305      	strpl	r3, [sp, #20]
 800f572:	f1bb 0f00 	cmp.w	fp, #0
 800f576:	db3e      	blt.n	800f5f6 <_dtoa_r+0x22e>
 800f578:	9b06      	ldr	r3, [sp, #24]
 800f57a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f57e:	445b      	add	r3, fp
 800f580:	9306      	str	r3, [sp, #24]
 800f582:	2300      	movs	r3, #0
 800f584:	9308      	str	r3, [sp, #32]
 800f586:	9b07      	ldr	r3, [sp, #28]
 800f588:	2b09      	cmp	r3, #9
 800f58a:	f200 80af 	bhi.w	800f6ec <_dtoa_r+0x324>
 800f58e:	2b05      	cmp	r3, #5
 800f590:	bfc4      	itt	gt
 800f592:	3b04      	subgt	r3, #4
 800f594:	9307      	strgt	r3, [sp, #28]
 800f596:	9b07      	ldr	r3, [sp, #28]
 800f598:	f1a3 0302 	sub.w	r3, r3, #2
 800f59c:	bfcc      	ite	gt
 800f59e:	2600      	movgt	r6, #0
 800f5a0:	2601      	movle	r6, #1
 800f5a2:	2b03      	cmp	r3, #3
 800f5a4:	f200 80ae 	bhi.w	800f704 <_dtoa_r+0x33c>
 800f5a8:	e8df f003 	tbb	[pc, r3]
 800f5ac:	772f8482 	.word	0x772f8482
 800f5b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f5b2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800f5b4:	441d      	add	r5, r3
 800f5b6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f5ba:	2b20      	cmp	r3, #32
 800f5bc:	dd11      	ble.n	800f5e2 <_dtoa_r+0x21a>
 800f5be:	9a00      	ldr	r2, [sp, #0]
 800f5c0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800f5c4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800f5c8:	fa22 f000 	lsr.w	r0, r2, r0
 800f5cc:	fa08 f303 	lsl.w	r3, r8, r3
 800f5d0:	4318      	orrs	r0, r3
 800f5d2:	f7f0 ff97 	bl	8000504 <__aeabi_ui2d>
 800f5d6:	2301      	movs	r3, #1
 800f5d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800f5dc:	3d01      	subs	r5, #1
 800f5de:	9312      	str	r3, [sp, #72]	; 0x48
 800f5e0:	e772      	b.n	800f4c8 <_dtoa_r+0x100>
 800f5e2:	f1c3 0020 	rsb	r0, r3, #32
 800f5e6:	9b00      	ldr	r3, [sp, #0]
 800f5e8:	fa03 f000 	lsl.w	r0, r3, r0
 800f5ec:	e7f1      	b.n	800f5d2 <_dtoa_r+0x20a>
 800f5ee:	2301      	movs	r3, #1
 800f5f0:	e7b1      	b.n	800f556 <_dtoa_r+0x18e>
 800f5f2:	900e      	str	r0, [sp, #56]	; 0x38
 800f5f4:	e7b0      	b.n	800f558 <_dtoa_r+0x190>
 800f5f6:	9b05      	ldr	r3, [sp, #20]
 800f5f8:	eba3 030b 	sub.w	r3, r3, fp
 800f5fc:	9305      	str	r3, [sp, #20]
 800f5fe:	f1cb 0300 	rsb	r3, fp, #0
 800f602:	9308      	str	r3, [sp, #32]
 800f604:	2300      	movs	r3, #0
 800f606:	930b      	str	r3, [sp, #44]	; 0x2c
 800f608:	e7bd      	b.n	800f586 <_dtoa_r+0x1be>
 800f60a:	2301      	movs	r3, #1
 800f60c:	9309      	str	r3, [sp, #36]	; 0x24
 800f60e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f610:	2b00      	cmp	r3, #0
 800f612:	dd7a      	ble.n	800f70a <_dtoa_r+0x342>
 800f614:	9304      	str	r3, [sp, #16]
 800f616:	9303      	str	r3, [sp, #12]
 800f618:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f61a:	2200      	movs	r2, #0
 800f61c:	606a      	str	r2, [r5, #4]
 800f61e:	2104      	movs	r1, #4
 800f620:	f101 0214 	add.w	r2, r1, #20
 800f624:	429a      	cmp	r2, r3
 800f626:	d975      	bls.n	800f714 <_dtoa_r+0x34c>
 800f628:	6869      	ldr	r1, [r5, #4]
 800f62a:	4620      	mov	r0, r4
 800f62c:	f001 fb78 	bl	8010d20 <_Balloc>
 800f630:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f632:	6028      	str	r0, [r5, #0]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	9302      	str	r3, [sp, #8]
 800f638:	9b03      	ldr	r3, [sp, #12]
 800f63a:	2b0e      	cmp	r3, #14
 800f63c:	f200 80e5 	bhi.w	800f80a <_dtoa_r+0x442>
 800f640:	2e00      	cmp	r6, #0
 800f642:	f000 80e2 	beq.w	800f80a <_dtoa_r+0x442>
 800f646:	ed9d 7b00 	vldr	d7, [sp]
 800f64a:	f1bb 0f00 	cmp.w	fp, #0
 800f64e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800f652:	dd74      	ble.n	800f73e <_dtoa_r+0x376>
 800f654:	4a23      	ldr	r2, [pc, #140]	; (800f6e4 <_dtoa_r+0x31c>)
 800f656:	f00b 030f 	and.w	r3, fp, #15
 800f65a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800f65e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f662:	06f0      	lsls	r0, r6, #27
 800f664:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f668:	d559      	bpl.n	800f71e <_dtoa_r+0x356>
 800f66a:	4b1f      	ldr	r3, [pc, #124]	; (800f6e8 <_dtoa_r+0x320>)
 800f66c:	ec51 0b17 	vmov	r0, r1, d7
 800f670:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f674:	f7f1 f8e6 	bl	8000844 <__aeabi_ddiv>
 800f678:	e9cd 0100 	strd	r0, r1, [sp]
 800f67c:	f006 060f 	and.w	r6, r6, #15
 800f680:	2503      	movs	r5, #3
 800f682:	4f19      	ldr	r7, [pc, #100]	; (800f6e8 <_dtoa_r+0x320>)
 800f684:	2e00      	cmp	r6, #0
 800f686:	d14c      	bne.n	800f722 <_dtoa_r+0x35a>
 800f688:	4642      	mov	r2, r8
 800f68a:	464b      	mov	r3, r9
 800f68c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f690:	f7f1 f8d8 	bl	8000844 <__aeabi_ddiv>
 800f694:	e9cd 0100 	strd	r0, r1, [sp]
 800f698:	e06a      	b.n	800f770 <_dtoa_r+0x3a8>
 800f69a:	2301      	movs	r3, #1
 800f69c:	9309      	str	r3, [sp, #36]	; 0x24
 800f69e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6a0:	445b      	add	r3, fp
 800f6a2:	9304      	str	r3, [sp, #16]
 800f6a4:	3301      	adds	r3, #1
 800f6a6:	2b01      	cmp	r3, #1
 800f6a8:	9303      	str	r3, [sp, #12]
 800f6aa:	bfb8      	it	lt
 800f6ac:	2301      	movlt	r3, #1
 800f6ae:	e7b3      	b.n	800f618 <_dtoa_r+0x250>
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	e7ab      	b.n	800f60c <_dtoa_r+0x244>
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	e7f1      	b.n	800f69c <_dtoa_r+0x2d4>
 800f6b8:	636f4361 	.word	0x636f4361
 800f6bc:	3fd287a7 	.word	0x3fd287a7
 800f6c0:	8b60c8b3 	.word	0x8b60c8b3
 800f6c4:	3fc68a28 	.word	0x3fc68a28
 800f6c8:	509f79fb 	.word	0x509f79fb
 800f6cc:	3fd34413 	.word	0x3fd34413
 800f6d0:	7ff00000 	.word	0x7ff00000
 800f6d4:	08049d7f 	.word	0x08049d7f
 800f6d8:	08049d76 	.word	0x08049d76
 800f6dc:	08049d55 	.word	0x08049d55
 800f6e0:	3ff80000 	.word	0x3ff80000
 800f6e4:	08049e10 	.word	0x08049e10
 800f6e8:	08049de8 	.word	0x08049de8
 800f6ec:	2601      	movs	r6, #1
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	9307      	str	r3, [sp, #28]
 800f6f2:	9609      	str	r6, [sp, #36]	; 0x24
 800f6f4:	f04f 33ff 	mov.w	r3, #4294967295
 800f6f8:	9304      	str	r3, [sp, #16]
 800f6fa:	9303      	str	r3, [sp, #12]
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	2312      	movs	r3, #18
 800f700:	920a      	str	r2, [sp, #40]	; 0x28
 800f702:	e789      	b.n	800f618 <_dtoa_r+0x250>
 800f704:	2301      	movs	r3, #1
 800f706:	9309      	str	r3, [sp, #36]	; 0x24
 800f708:	e7f4      	b.n	800f6f4 <_dtoa_r+0x32c>
 800f70a:	2301      	movs	r3, #1
 800f70c:	9304      	str	r3, [sp, #16]
 800f70e:	9303      	str	r3, [sp, #12]
 800f710:	461a      	mov	r2, r3
 800f712:	e7f5      	b.n	800f700 <_dtoa_r+0x338>
 800f714:	686a      	ldr	r2, [r5, #4]
 800f716:	3201      	adds	r2, #1
 800f718:	606a      	str	r2, [r5, #4]
 800f71a:	0049      	lsls	r1, r1, #1
 800f71c:	e780      	b.n	800f620 <_dtoa_r+0x258>
 800f71e:	2502      	movs	r5, #2
 800f720:	e7af      	b.n	800f682 <_dtoa_r+0x2ba>
 800f722:	07f1      	lsls	r1, r6, #31
 800f724:	d508      	bpl.n	800f738 <_dtoa_r+0x370>
 800f726:	4640      	mov	r0, r8
 800f728:	4649      	mov	r1, r9
 800f72a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f72e:	f7f0 ff5f 	bl	80005f0 <__aeabi_dmul>
 800f732:	3501      	adds	r5, #1
 800f734:	4680      	mov	r8, r0
 800f736:	4689      	mov	r9, r1
 800f738:	1076      	asrs	r6, r6, #1
 800f73a:	3708      	adds	r7, #8
 800f73c:	e7a2      	b.n	800f684 <_dtoa_r+0x2bc>
 800f73e:	f000 809d 	beq.w	800f87c <_dtoa_r+0x4b4>
 800f742:	f1cb 0600 	rsb	r6, fp, #0
 800f746:	4b9f      	ldr	r3, [pc, #636]	; (800f9c4 <_dtoa_r+0x5fc>)
 800f748:	4f9f      	ldr	r7, [pc, #636]	; (800f9c8 <_dtoa_r+0x600>)
 800f74a:	f006 020f 	and.w	r2, r6, #15
 800f74e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f756:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f75a:	f7f0 ff49 	bl	80005f0 <__aeabi_dmul>
 800f75e:	e9cd 0100 	strd	r0, r1, [sp]
 800f762:	1136      	asrs	r6, r6, #4
 800f764:	2300      	movs	r3, #0
 800f766:	2502      	movs	r5, #2
 800f768:	2e00      	cmp	r6, #0
 800f76a:	d17c      	bne.n	800f866 <_dtoa_r+0x49e>
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d191      	bne.n	800f694 <_dtoa_r+0x2cc>
 800f770:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f772:	2b00      	cmp	r3, #0
 800f774:	f000 8084 	beq.w	800f880 <_dtoa_r+0x4b8>
 800f778:	e9dd 8900 	ldrd	r8, r9, [sp]
 800f77c:	2200      	movs	r2, #0
 800f77e:	4b93      	ldr	r3, [pc, #588]	; (800f9cc <_dtoa_r+0x604>)
 800f780:	4640      	mov	r0, r8
 800f782:	4649      	mov	r1, r9
 800f784:	f7f1 f9a6 	bl	8000ad4 <__aeabi_dcmplt>
 800f788:	2800      	cmp	r0, #0
 800f78a:	d079      	beq.n	800f880 <_dtoa_r+0x4b8>
 800f78c:	9b03      	ldr	r3, [sp, #12]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d076      	beq.n	800f880 <_dtoa_r+0x4b8>
 800f792:	9b04      	ldr	r3, [sp, #16]
 800f794:	2b00      	cmp	r3, #0
 800f796:	dd34      	ble.n	800f802 <_dtoa_r+0x43a>
 800f798:	2200      	movs	r2, #0
 800f79a:	4b8d      	ldr	r3, [pc, #564]	; (800f9d0 <_dtoa_r+0x608>)
 800f79c:	4640      	mov	r0, r8
 800f79e:	4649      	mov	r1, r9
 800f7a0:	f7f0 ff26 	bl	80005f0 <__aeabi_dmul>
 800f7a4:	e9cd 0100 	strd	r0, r1, [sp]
 800f7a8:	9e04      	ldr	r6, [sp, #16]
 800f7aa:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f7ae:	3501      	adds	r5, #1
 800f7b0:	4628      	mov	r0, r5
 800f7b2:	f7f0 feb7 	bl	8000524 <__aeabi_i2d>
 800f7b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7ba:	f7f0 ff19 	bl	80005f0 <__aeabi_dmul>
 800f7be:	2200      	movs	r2, #0
 800f7c0:	4b84      	ldr	r3, [pc, #528]	; (800f9d4 <_dtoa_r+0x60c>)
 800f7c2:	f7f0 fd63 	bl	800028c <__adddf3>
 800f7c6:	4680      	mov	r8, r0
 800f7c8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800f7cc:	2e00      	cmp	r6, #0
 800f7ce:	d15a      	bne.n	800f886 <_dtoa_r+0x4be>
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	4b81      	ldr	r3, [pc, #516]	; (800f9d8 <_dtoa_r+0x610>)
 800f7d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f7d8:	f7f0 fd56 	bl	8000288 <__aeabi_dsub>
 800f7dc:	4642      	mov	r2, r8
 800f7de:	464b      	mov	r3, r9
 800f7e0:	e9cd 0100 	strd	r0, r1, [sp]
 800f7e4:	f7f1 f994 	bl	8000b10 <__aeabi_dcmpgt>
 800f7e8:	2800      	cmp	r0, #0
 800f7ea:	f040 829b 	bne.w	800fd24 <_dtoa_r+0x95c>
 800f7ee:	4642      	mov	r2, r8
 800f7f0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f7f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f7f8:	f7f1 f96c 	bl	8000ad4 <__aeabi_dcmplt>
 800f7fc:	2800      	cmp	r0, #0
 800f7fe:	f040 828f 	bne.w	800fd20 <_dtoa_r+0x958>
 800f802:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f806:	e9cd 2300 	strd	r2, r3, [sp]
 800f80a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	f2c0 8150 	blt.w	800fab2 <_dtoa_r+0x6ea>
 800f812:	f1bb 0f0e 	cmp.w	fp, #14
 800f816:	f300 814c 	bgt.w	800fab2 <_dtoa_r+0x6ea>
 800f81a:	4b6a      	ldr	r3, [pc, #424]	; (800f9c4 <_dtoa_r+0x5fc>)
 800f81c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f820:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f826:	2b00      	cmp	r3, #0
 800f828:	f280 80da 	bge.w	800f9e0 <_dtoa_r+0x618>
 800f82c:	9b03      	ldr	r3, [sp, #12]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	f300 80d6 	bgt.w	800f9e0 <_dtoa_r+0x618>
 800f834:	f040 8273 	bne.w	800fd1e <_dtoa_r+0x956>
 800f838:	2200      	movs	r2, #0
 800f83a:	4b67      	ldr	r3, [pc, #412]	; (800f9d8 <_dtoa_r+0x610>)
 800f83c:	4640      	mov	r0, r8
 800f83e:	4649      	mov	r1, r9
 800f840:	f7f0 fed6 	bl	80005f0 <__aeabi_dmul>
 800f844:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f848:	f7f1 f958 	bl	8000afc <__aeabi_dcmpge>
 800f84c:	9e03      	ldr	r6, [sp, #12]
 800f84e:	4637      	mov	r7, r6
 800f850:	2800      	cmp	r0, #0
 800f852:	f040 824a 	bne.w	800fcea <_dtoa_r+0x922>
 800f856:	9b02      	ldr	r3, [sp, #8]
 800f858:	9a02      	ldr	r2, [sp, #8]
 800f85a:	1c5d      	adds	r5, r3, #1
 800f85c:	2331      	movs	r3, #49	; 0x31
 800f85e:	7013      	strb	r3, [r2, #0]
 800f860:	f10b 0b01 	add.w	fp, fp, #1
 800f864:	e245      	b.n	800fcf2 <_dtoa_r+0x92a>
 800f866:	07f2      	lsls	r2, r6, #31
 800f868:	d505      	bpl.n	800f876 <_dtoa_r+0x4ae>
 800f86a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f86e:	f7f0 febf 	bl	80005f0 <__aeabi_dmul>
 800f872:	3501      	adds	r5, #1
 800f874:	2301      	movs	r3, #1
 800f876:	1076      	asrs	r6, r6, #1
 800f878:	3708      	adds	r7, #8
 800f87a:	e775      	b.n	800f768 <_dtoa_r+0x3a0>
 800f87c:	2502      	movs	r5, #2
 800f87e:	e777      	b.n	800f770 <_dtoa_r+0x3a8>
 800f880:	465f      	mov	r7, fp
 800f882:	9e03      	ldr	r6, [sp, #12]
 800f884:	e794      	b.n	800f7b0 <_dtoa_r+0x3e8>
 800f886:	9a02      	ldr	r2, [sp, #8]
 800f888:	4b4e      	ldr	r3, [pc, #312]	; (800f9c4 <_dtoa_r+0x5fc>)
 800f88a:	4432      	add	r2, r6
 800f88c:	9213      	str	r2, [sp, #76]	; 0x4c
 800f88e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f890:	1e71      	subs	r1, r6, #1
 800f892:	2a00      	cmp	r2, #0
 800f894:	d048      	beq.n	800f928 <_dtoa_r+0x560>
 800f896:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800f89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f89e:	2000      	movs	r0, #0
 800f8a0:	494e      	ldr	r1, [pc, #312]	; (800f9dc <_dtoa_r+0x614>)
 800f8a2:	f7f0 ffcf 	bl	8000844 <__aeabi_ddiv>
 800f8a6:	4642      	mov	r2, r8
 800f8a8:	464b      	mov	r3, r9
 800f8aa:	f7f0 fced 	bl	8000288 <__aeabi_dsub>
 800f8ae:	9d02      	ldr	r5, [sp, #8]
 800f8b0:	4680      	mov	r8, r0
 800f8b2:	4689      	mov	r9, r1
 800f8b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8b8:	f7f1 f94a 	bl	8000b50 <__aeabi_d2iz>
 800f8bc:	4606      	mov	r6, r0
 800f8be:	f7f0 fe31 	bl	8000524 <__aeabi_i2d>
 800f8c2:	4602      	mov	r2, r0
 800f8c4:	460b      	mov	r3, r1
 800f8c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8ca:	f7f0 fcdd 	bl	8000288 <__aeabi_dsub>
 800f8ce:	3630      	adds	r6, #48	; 0x30
 800f8d0:	f805 6b01 	strb.w	r6, [r5], #1
 800f8d4:	4642      	mov	r2, r8
 800f8d6:	464b      	mov	r3, r9
 800f8d8:	e9cd 0100 	strd	r0, r1, [sp]
 800f8dc:	f7f1 f8fa 	bl	8000ad4 <__aeabi_dcmplt>
 800f8e0:	2800      	cmp	r0, #0
 800f8e2:	d165      	bne.n	800f9b0 <_dtoa_r+0x5e8>
 800f8e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f8e8:	2000      	movs	r0, #0
 800f8ea:	4938      	ldr	r1, [pc, #224]	; (800f9cc <_dtoa_r+0x604>)
 800f8ec:	f7f0 fccc 	bl	8000288 <__aeabi_dsub>
 800f8f0:	4642      	mov	r2, r8
 800f8f2:	464b      	mov	r3, r9
 800f8f4:	f7f1 f8ee 	bl	8000ad4 <__aeabi_dcmplt>
 800f8f8:	2800      	cmp	r0, #0
 800f8fa:	f040 80ba 	bne.w	800fa72 <_dtoa_r+0x6aa>
 800f8fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f900:	429d      	cmp	r5, r3
 800f902:	f43f af7e 	beq.w	800f802 <_dtoa_r+0x43a>
 800f906:	2200      	movs	r2, #0
 800f908:	4b31      	ldr	r3, [pc, #196]	; (800f9d0 <_dtoa_r+0x608>)
 800f90a:	4640      	mov	r0, r8
 800f90c:	4649      	mov	r1, r9
 800f90e:	f7f0 fe6f 	bl	80005f0 <__aeabi_dmul>
 800f912:	2200      	movs	r2, #0
 800f914:	4680      	mov	r8, r0
 800f916:	4689      	mov	r9, r1
 800f918:	4b2d      	ldr	r3, [pc, #180]	; (800f9d0 <_dtoa_r+0x608>)
 800f91a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f91e:	f7f0 fe67 	bl	80005f0 <__aeabi_dmul>
 800f922:	e9cd 0100 	strd	r0, r1, [sp]
 800f926:	e7c5      	b.n	800f8b4 <_dtoa_r+0x4ec>
 800f928:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800f92c:	4642      	mov	r2, r8
 800f92e:	464b      	mov	r3, r9
 800f930:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f934:	f7f0 fe5c 	bl	80005f0 <__aeabi_dmul>
 800f938:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f93c:	9d02      	ldr	r5, [sp, #8]
 800f93e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f942:	f7f1 f905 	bl	8000b50 <__aeabi_d2iz>
 800f946:	4606      	mov	r6, r0
 800f948:	f7f0 fdec 	bl	8000524 <__aeabi_i2d>
 800f94c:	3630      	adds	r6, #48	; 0x30
 800f94e:	4602      	mov	r2, r0
 800f950:	460b      	mov	r3, r1
 800f952:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f956:	f7f0 fc97 	bl	8000288 <__aeabi_dsub>
 800f95a:	f805 6b01 	strb.w	r6, [r5], #1
 800f95e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f960:	42ab      	cmp	r3, r5
 800f962:	4680      	mov	r8, r0
 800f964:	4689      	mov	r9, r1
 800f966:	f04f 0200 	mov.w	r2, #0
 800f96a:	d125      	bne.n	800f9b8 <_dtoa_r+0x5f0>
 800f96c:	4b1b      	ldr	r3, [pc, #108]	; (800f9dc <_dtoa_r+0x614>)
 800f96e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f972:	f7f0 fc8b 	bl	800028c <__adddf3>
 800f976:	4602      	mov	r2, r0
 800f978:	460b      	mov	r3, r1
 800f97a:	4640      	mov	r0, r8
 800f97c:	4649      	mov	r1, r9
 800f97e:	f7f1 f8c7 	bl	8000b10 <__aeabi_dcmpgt>
 800f982:	2800      	cmp	r0, #0
 800f984:	d175      	bne.n	800fa72 <_dtoa_r+0x6aa>
 800f986:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f98a:	2000      	movs	r0, #0
 800f98c:	4913      	ldr	r1, [pc, #76]	; (800f9dc <_dtoa_r+0x614>)
 800f98e:	f7f0 fc7b 	bl	8000288 <__aeabi_dsub>
 800f992:	4602      	mov	r2, r0
 800f994:	460b      	mov	r3, r1
 800f996:	4640      	mov	r0, r8
 800f998:	4649      	mov	r1, r9
 800f99a:	f7f1 f89b 	bl	8000ad4 <__aeabi_dcmplt>
 800f99e:	2800      	cmp	r0, #0
 800f9a0:	f43f af2f 	beq.w	800f802 <_dtoa_r+0x43a>
 800f9a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f9a8:	2b30      	cmp	r3, #48	; 0x30
 800f9aa:	f105 32ff 	add.w	r2, r5, #4294967295
 800f9ae:	d001      	beq.n	800f9b4 <_dtoa_r+0x5ec>
 800f9b0:	46bb      	mov	fp, r7
 800f9b2:	e04d      	b.n	800fa50 <_dtoa_r+0x688>
 800f9b4:	4615      	mov	r5, r2
 800f9b6:	e7f5      	b.n	800f9a4 <_dtoa_r+0x5dc>
 800f9b8:	4b05      	ldr	r3, [pc, #20]	; (800f9d0 <_dtoa_r+0x608>)
 800f9ba:	f7f0 fe19 	bl	80005f0 <__aeabi_dmul>
 800f9be:	e9cd 0100 	strd	r0, r1, [sp]
 800f9c2:	e7bc      	b.n	800f93e <_dtoa_r+0x576>
 800f9c4:	08049e10 	.word	0x08049e10
 800f9c8:	08049de8 	.word	0x08049de8
 800f9cc:	3ff00000 	.word	0x3ff00000
 800f9d0:	40240000 	.word	0x40240000
 800f9d4:	401c0000 	.word	0x401c0000
 800f9d8:	40140000 	.word	0x40140000
 800f9dc:	3fe00000 	.word	0x3fe00000
 800f9e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f9e4:	9d02      	ldr	r5, [sp, #8]
 800f9e6:	4642      	mov	r2, r8
 800f9e8:	464b      	mov	r3, r9
 800f9ea:	4630      	mov	r0, r6
 800f9ec:	4639      	mov	r1, r7
 800f9ee:	f7f0 ff29 	bl	8000844 <__aeabi_ddiv>
 800f9f2:	f7f1 f8ad 	bl	8000b50 <__aeabi_d2iz>
 800f9f6:	9000      	str	r0, [sp, #0]
 800f9f8:	f7f0 fd94 	bl	8000524 <__aeabi_i2d>
 800f9fc:	4642      	mov	r2, r8
 800f9fe:	464b      	mov	r3, r9
 800fa00:	f7f0 fdf6 	bl	80005f0 <__aeabi_dmul>
 800fa04:	4602      	mov	r2, r0
 800fa06:	460b      	mov	r3, r1
 800fa08:	4630      	mov	r0, r6
 800fa0a:	4639      	mov	r1, r7
 800fa0c:	f7f0 fc3c 	bl	8000288 <__aeabi_dsub>
 800fa10:	9e00      	ldr	r6, [sp, #0]
 800fa12:	9f03      	ldr	r7, [sp, #12]
 800fa14:	3630      	adds	r6, #48	; 0x30
 800fa16:	f805 6b01 	strb.w	r6, [r5], #1
 800fa1a:	9e02      	ldr	r6, [sp, #8]
 800fa1c:	1bae      	subs	r6, r5, r6
 800fa1e:	42b7      	cmp	r7, r6
 800fa20:	4602      	mov	r2, r0
 800fa22:	460b      	mov	r3, r1
 800fa24:	d138      	bne.n	800fa98 <_dtoa_r+0x6d0>
 800fa26:	f7f0 fc31 	bl	800028c <__adddf3>
 800fa2a:	4606      	mov	r6, r0
 800fa2c:	460f      	mov	r7, r1
 800fa2e:	4602      	mov	r2, r0
 800fa30:	460b      	mov	r3, r1
 800fa32:	4640      	mov	r0, r8
 800fa34:	4649      	mov	r1, r9
 800fa36:	f7f1 f84d 	bl	8000ad4 <__aeabi_dcmplt>
 800fa3a:	b9c8      	cbnz	r0, 800fa70 <_dtoa_r+0x6a8>
 800fa3c:	4632      	mov	r2, r6
 800fa3e:	463b      	mov	r3, r7
 800fa40:	4640      	mov	r0, r8
 800fa42:	4649      	mov	r1, r9
 800fa44:	f7f1 f83c 	bl	8000ac0 <__aeabi_dcmpeq>
 800fa48:	b110      	cbz	r0, 800fa50 <_dtoa_r+0x688>
 800fa4a:	9b00      	ldr	r3, [sp, #0]
 800fa4c:	07db      	lsls	r3, r3, #31
 800fa4e:	d40f      	bmi.n	800fa70 <_dtoa_r+0x6a8>
 800fa50:	4651      	mov	r1, sl
 800fa52:	4620      	mov	r0, r4
 800fa54:	f001 f998 	bl	8010d88 <_Bfree>
 800fa58:	2300      	movs	r3, #0
 800fa5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fa5c:	702b      	strb	r3, [r5, #0]
 800fa5e:	f10b 0301 	add.w	r3, fp, #1
 800fa62:	6013      	str	r3, [r2, #0]
 800fa64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	f43f acf8 	beq.w	800f45c <_dtoa_r+0x94>
 800fa6c:	601d      	str	r5, [r3, #0]
 800fa6e:	e4f5      	b.n	800f45c <_dtoa_r+0x94>
 800fa70:	465f      	mov	r7, fp
 800fa72:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fa76:	2a39      	cmp	r2, #57	; 0x39
 800fa78:	f105 33ff 	add.w	r3, r5, #4294967295
 800fa7c:	d106      	bne.n	800fa8c <_dtoa_r+0x6c4>
 800fa7e:	9a02      	ldr	r2, [sp, #8]
 800fa80:	429a      	cmp	r2, r3
 800fa82:	d107      	bne.n	800fa94 <_dtoa_r+0x6cc>
 800fa84:	2330      	movs	r3, #48	; 0x30
 800fa86:	7013      	strb	r3, [r2, #0]
 800fa88:	3701      	adds	r7, #1
 800fa8a:	4613      	mov	r3, r2
 800fa8c:	781a      	ldrb	r2, [r3, #0]
 800fa8e:	3201      	adds	r2, #1
 800fa90:	701a      	strb	r2, [r3, #0]
 800fa92:	e78d      	b.n	800f9b0 <_dtoa_r+0x5e8>
 800fa94:	461d      	mov	r5, r3
 800fa96:	e7ec      	b.n	800fa72 <_dtoa_r+0x6aa>
 800fa98:	2200      	movs	r2, #0
 800fa9a:	4ba4      	ldr	r3, [pc, #656]	; (800fd2c <_dtoa_r+0x964>)
 800fa9c:	f7f0 fda8 	bl	80005f0 <__aeabi_dmul>
 800faa0:	2200      	movs	r2, #0
 800faa2:	2300      	movs	r3, #0
 800faa4:	4606      	mov	r6, r0
 800faa6:	460f      	mov	r7, r1
 800faa8:	f7f1 f80a 	bl	8000ac0 <__aeabi_dcmpeq>
 800faac:	2800      	cmp	r0, #0
 800faae:	d09a      	beq.n	800f9e6 <_dtoa_r+0x61e>
 800fab0:	e7ce      	b.n	800fa50 <_dtoa_r+0x688>
 800fab2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fab4:	2a00      	cmp	r2, #0
 800fab6:	f000 80cd 	beq.w	800fc54 <_dtoa_r+0x88c>
 800faba:	9a07      	ldr	r2, [sp, #28]
 800fabc:	2a01      	cmp	r2, #1
 800fabe:	f300 80af 	bgt.w	800fc20 <_dtoa_r+0x858>
 800fac2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fac4:	2a00      	cmp	r2, #0
 800fac6:	f000 80a7 	beq.w	800fc18 <_dtoa_r+0x850>
 800faca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800face:	9e08      	ldr	r6, [sp, #32]
 800fad0:	9d05      	ldr	r5, [sp, #20]
 800fad2:	9a05      	ldr	r2, [sp, #20]
 800fad4:	441a      	add	r2, r3
 800fad6:	9205      	str	r2, [sp, #20]
 800fad8:	9a06      	ldr	r2, [sp, #24]
 800fada:	2101      	movs	r1, #1
 800fadc:	441a      	add	r2, r3
 800fade:	4620      	mov	r0, r4
 800fae0:	9206      	str	r2, [sp, #24]
 800fae2:	f001 f9f1 	bl	8010ec8 <__i2b>
 800fae6:	4607      	mov	r7, r0
 800fae8:	2d00      	cmp	r5, #0
 800faea:	dd0c      	ble.n	800fb06 <_dtoa_r+0x73e>
 800faec:	9b06      	ldr	r3, [sp, #24]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	dd09      	ble.n	800fb06 <_dtoa_r+0x73e>
 800faf2:	42ab      	cmp	r3, r5
 800faf4:	9a05      	ldr	r2, [sp, #20]
 800faf6:	bfa8      	it	ge
 800faf8:	462b      	movge	r3, r5
 800fafa:	1ad2      	subs	r2, r2, r3
 800fafc:	9205      	str	r2, [sp, #20]
 800fafe:	9a06      	ldr	r2, [sp, #24]
 800fb00:	1aed      	subs	r5, r5, r3
 800fb02:	1ad3      	subs	r3, r2, r3
 800fb04:	9306      	str	r3, [sp, #24]
 800fb06:	9b08      	ldr	r3, [sp, #32]
 800fb08:	b1f3      	cbz	r3, 800fb48 <_dtoa_r+0x780>
 800fb0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	f000 80a5 	beq.w	800fc5c <_dtoa_r+0x894>
 800fb12:	2e00      	cmp	r6, #0
 800fb14:	dd10      	ble.n	800fb38 <_dtoa_r+0x770>
 800fb16:	4639      	mov	r1, r7
 800fb18:	4632      	mov	r2, r6
 800fb1a:	4620      	mov	r0, r4
 800fb1c:	f001 fa6a 	bl	8010ff4 <__pow5mult>
 800fb20:	4652      	mov	r2, sl
 800fb22:	4601      	mov	r1, r0
 800fb24:	4607      	mov	r7, r0
 800fb26:	4620      	mov	r0, r4
 800fb28:	f001 f9d7 	bl	8010eda <__multiply>
 800fb2c:	4651      	mov	r1, sl
 800fb2e:	4680      	mov	r8, r0
 800fb30:	4620      	mov	r0, r4
 800fb32:	f001 f929 	bl	8010d88 <_Bfree>
 800fb36:	46c2      	mov	sl, r8
 800fb38:	9b08      	ldr	r3, [sp, #32]
 800fb3a:	1b9a      	subs	r2, r3, r6
 800fb3c:	d004      	beq.n	800fb48 <_dtoa_r+0x780>
 800fb3e:	4651      	mov	r1, sl
 800fb40:	4620      	mov	r0, r4
 800fb42:	f001 fa57 	bl	8010ff4 <__pow5mult>
 800fb46:	4682      	mov	sl, r0
 800fb48:	2101      	movs	r1, #1
 800fb4a:	4620      	mov	r0, r4
 800fb4c:	f001 f9bc 	bl	8010ec8 <__i2b>
 800fb50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	4606      	mov	r6, r0
 800fb56:	f340 8083 	ble.w	800fc60 <_dtoa_r+0x898>
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	4601      	mov	r1, r0
 800fb5e:	4620      	mov	r0, r4
 800fb60:	f001 fa48 	bl	8010ff4 <__pow5mult>
 800fb64:	9b07      	ldr	r3, [sp, #28]
 800fb66:	2b01      	cmp	r3, #1
 800fb68:	4606      	mov	r6, r0
 800fb6a:	dd7c      	ble.n	800fc66 <_dtoa_r+0x89e>
 800fb6c:	f04f 0800 	mov.w	r8, #0
 800fb70:	6933      	ldr	r3, [r6, #16]
 800fb72:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fb76:	6918      	ldr	r0, [r3, #16]
 800fb78:	f001 f958 	bl	8010e2c <__hi0bits>
 800fb7c:	f1c0 0020 	rsb	r0, r0, #32
 800fb80:	9b06      	ldr	r3, [sp, #24]
 800fb82:	4418      	add	r0, r3
 800fb84:	f010 001f 	ands.w	r0, r0, #31
 800fb88:	f000 8096 	beq.w	800fcb8 <_dtoa_r+0x8f0>
 800fb8c:	f1c0 0320 	rsb	r3, r0, #32
 800fb90:	2b04      	cmp	r3, #4
 800fb92:	f340 8087 	ble.w	800fca4 <_dtoa_r+0x8dc>
 800fb96:	9b05      	ldr	r3, [sp, #20]
 800fb98:	f1c0 001c 	rsb	r0, r0, #28
 800fb9c:	4403      	add	r3, r0
 800fb9e:	9305      	str	r3, [sp, #20]
 800fba0:	9b06      	ldr	r3, [sp, #24]
 800fba2:	4405      	add	r5, r0
 800fba4:	4403      	add	r3, r0
 800fba6:	9306      	str	r3, [sp, #24]
 800fba8:	9b05      	ldr	r3, [sp, #20]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	dd05      	ble.n	800fbba <_dtoa_r+0x7f2>
 800fbae:	4651      	mov	r1, sl
 800fbb0:	461a      	mov	r2, r3
 800fbb2:	4620      	mov	r0, r4
 800fbb4:	f001 fa6c 	bl	8011090 <__lshift>
 800fbb8:	4682      	mov	sl, r0
 800fbba:	9b06      	ldr	r3, [sp, #24]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	dd05      	ble.n	800fbcc <_dtoa_r+0x804>
 800fbc0:	4631      	mov	r1, r6
 800fbc2:	461a      	mov	r2, r3
 800fbc4:	4620      	mov	r0, r4
 800fbc6:	f001 fa63 	bl	8011090 <__lshift>
 800fbca:	4606      	mov	r6, r0
 800fbcc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d074      	beq.n	800fcbc <_dtoa_r+0x8f4>
 800fbd2:	4631      	mov	r1, r6
 800fbd4:	4650      	mov	r0, sl
 800fbd6:	f001 faac 	bl	8011132 <__mcmp>
 800fbda:	2800      	cmp	r0, #0
 800fbdc:	da6e      	bge.n	800fcbc <_dtoa_r+0x8f4>
 800fbde:	2300      	movs	r3, #0
 800fbe0:	4651      	mov	r1, sl
 800fbe2:	220a      	movs	r2, #10
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	f001 f8e6 	bl	8010db6 <__multadd>
 800fbea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fbf0:	4682      	mov	sl, r0
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	f000 81a8 	beq.w	800ff48 <_dtoa_r+0xb80>
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	4639      	mov	r1, r7
 800fbfc:	220a      	movs	r2, #10
 800fbfe:	4620      	mov	r0, r4
 800fc00:	f001 f8d9 	bl	8010db6 <__multadd>
 800fc04:	9b04      	ldr	r3, [sp, #16]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	4607      	mov	r7, r0
 800fc0a:	f300 80c8 	bgt.w	800fd9e <_dtoa_r+0x9d6>
 800fc0e:	9b07      	ldr	r3, [sp, #28]
 800fc10:	2b02      	cmp	r3, #2
 800fc12:	f340 80c4 	ble.w	800fd9e <_dtoa_r+0x9d6>
 800fc16:	e059      	b.n	800fccc <_dtoa_r+0x904>
 800fc18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fc1a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fc1e:	e756      	b.n	800face <_dtoa_r+0x706>
 800fc20:	9b03      	ldr	r3, [sp, #12]
 800fc22:	1e5e      	subs	r6, r3, #1
 800fc24:	9b08      	ldr	r3, [sp, #32]
 800fc26:	42b3      	cmp	r3, r6
 800fc28:	bfbf      	itttt	lt
 800fc2a:	9b08      	ldrlt	r3, [sp, #32]
 800fc2c:	9608      	strlt	r6, [sp, #32]
 800fc2e:	1af2      	sublt	r2, r6, r3
 800fc30:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800fc32:	bfb6      	itet	lt
 800fc34:	189b      	addlt	r3, r3, r2
 800fc36:	1b9e      	subge	r6, r3, r6
 800fc38:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800fc3a:	9b03      	ldr	r3, [sp, #12]
 800fc3c:	bfb8      	it	lt
 800fc3e:	2600      	movlt	r6, #0
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	bfb9      	ittee	lt
 800fc44:	9b05      	ldrlt	r3, [sp, #20]
 800fc46:	9a03      	ldrlt	r2, [sp, #12]
 800fc48:	9d05      	ldrge	r5, [sp, #20]
 800fc4a:	9b03      	ldrge	r3, [sp, #12]
 800fc4c:	bfbc      	itt	lt
 800fc4e:	1a9d      	sublt	r5, r3, r2
 800fc50:	2300      	movlt	r3, #0
 800fc52:	e73e      	b.n	800fad2 <_dtoa_r+0x70a>
 800fc54:	9e08      	ldr	r6, [sp, #32]
 800fc56:	9d05      	ldr	r5, [sp, #20]
 800fc58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fc5a:	e745      	b.n	800fae8 <_dtoa_r+0x720>
 800fc5c:	9a08      	ldr	r2, [sp, #32]
 800fc5e:	e76e      	b.n	800fb3e <_dtoa_r+0x776>
 800fc60:	9b07      	ldr	r3, [sp, #28]
 800fc62:	2b01      	cmp	r3, #1
 800fc64:	dc19      	bgt.n	800fc9a <_dtoa_r+0x8d2>
 800fc66:	9b00      	ldr	r3, [sp, #0]
 800fc68:	b9bb      	cbnz	r3, 800fc9a <_dtoa_r+0x8d2>
 800fc6a:	9b01      	ldr	r3, [sp, #4]
 800fc6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fc70:	b99b      	cbnz	r3, 800fc9a <_dtoa_r+0x8d2>
 800fc72:	9b01      	ldr	r3, [sp, #4]
 800fc74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fc78:	0d1b      	lsrs	r3, r3, #20
 800fc7a:	051b      	lsls	r3, r3, #20
 800fc7c:	b183      	cbz	r3, 800fca0 <_dtoa_r+0x8d8>
 800fc7e:	9b05      	ldr	r3, [sp, #20]
 800fc80:	3301      	adds	r3, #1
 800fc82:	9305      	str	r3, [sp, #20]
 800fc84:	9b06      	ldr	r3, [sp, #24]
 800fc86:	3301      	adds	r3, #1
 800fc88:	9306      	str	r3, [sp, #24]
 800fc8a:	f04f 0801 	mov.w	r8, #1
 800fc8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	f47f af6d 	bne.w	800fb70 <_dtoa_r+0x7a8>
 800fc96:	2001      	movs	r0, #1
 800fc98:	e772      	b.n	800fb80 <_dtoa_r+0x7b8>
 800fc9a:	f04f 0800 	mov.w	r8, #0
 800fc9e:	e7f6      	b.n	800fc8e <_dtoa_r+0x8c6>
 800fca0:	4698      	mov	r8, r3
 800fca2:	e7f4      	b.n	800fc8e <_dtoa_r+0x8c6>
 800fca4:	d080      	beq.n	800fba8 <_dtoa_r+0x7e0>
 800fca6:	9a05      	ldr	r2, [sp, #20]
 800fca8:	331c      	adds	r3, #28
 800fcaa:	441a      	add	r2, r3
 800fcac:	9205      	str	r2, [sp, #20]
 800fcae:	9a06      	ldr	r2, [sp, #24]
 800fcb0:	441a      	add	r2, r3
 800fcb2:	441d      	add	r5, r3
 800fcb4:	4613      	mov	r3, r2
 800fcb6:	e776      	b.n	800fba6 <_dtoa_r+0x7de>
 800fcb8:	4603      	mov	r3, r0
 800fcba:	e7f4      	b.n	800fca6 <_dtoa_r+0x8de>
 800fcbc:	9b03      	ldr	r3, [sp, #12]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	dc36      	bgt.n	800fd30 <_dtoa_r+0x968>
 800fcc2:	9b07      	ldr	r3, [sp, #28]
 800fcc4:	2b02      	cmp	r3, #2
 800fcc6:	dd33      	ble.n	800fd30 <_dtoa_r+0x968>
 800fcc8:	9b03      	ldr	r3, [sp, #12]
 800fcca:	9304      	str	r3, [sp, #16]
 800fccc:	9b04      	ldr	r3, [sp, #16]
 800fcce:	b963      	cbnz	r3, 800fcea <_dtoa_r+0x922>
 800fcd0:	4631      	mov	r1, r6
 800fcd2:	2205      	movs	r2, #5
 800fcd4:	4620      	mov	r0, r4
 800fcd6:	f001 f86e 	bl	8010db6 <__multadd>
 800fcda:	4601      	mov	r1, r0
 800fcdc:	4606      	mov	r6, r0
 800fcde:	4650      	mov	r0, sl
 800fce0:	f001 fa27 	bl	8011132 <__mcmp>
 800fce4:	2800      	cmp	r0, #0
 800fce6:	f73f adb6 	bgt.w	800f856 <_dtoa_r+0x48e>
 800fcea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fcec:	9d02      	ldr	r5, [sp, #8]
 800fcee:	ea6f 0b03 	mvn.w	fp, r3
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	9303      	str	r3, [sp, #12]
 800fcf6:	4631      	mov	r1, r6
 800fcf8:	4620      	mov	r0, r4
 800fcfa:	f001 f845 	bl	8010d88 <_Bfree>
 800fcfe:	2f00      	cmp	r7, #0
 800fd00:	f43f aea6 	beq.w	800fa50 <_dtoa_r+0x688>
 800fd04:	9b03      	ldr	r3, [sp, #12]
 800fd06:	b12b      	cbz	r3, 800fd14 <_dtoa_r+0x94c>
 800fd08:	42bb      	cmp	r3, r7
 800fd0a:	d003      	beq.n	800fd14 <_dtoa_r+0x94c>
 800fd0c:	4619      	mov	r1, r3
 800fd0e:	4620      	mov	r0, r4
 800fd10:	f001 f83a 	bl	8010d88 <_Bfree>
 800fd14:	4639      	mov	r1, r7
 800fd16:	4620      	mov	r0, r4
 800fd18:	f001 f836 	bl	8010d88 <_Bfree>
 800fd1c:	e698      	b.n	800fa50 <_dtoa_r+0x688>
 800fd1e:	2600      	movs	r6, #0
 800fd20:	4637      	mov	r7, r6
 800fd22:	e7e2      	b.n	800fcea <_dtoa_r+0x922>
 800fd24:	46bb      	mov	fp, r7
 800fd26:	4637      	mov	r7, r6
 800fd28:	e595      	b.n	800f856 <_dtoa_r+0x48e>
 800fd2a:	bf00      	nop
 800fd2c:	40240000 	.word	0x40240000
 800fd30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd32:	bb93      	cbnz	r3, 800fd9a <_dtoa_r+0x9d2>
 800fd34:	9b03      	ldr	r3, [sp, #12]
 800fd36:	9304      	str	r3, [sp, #16]
 800fd38:	9d02      	ldr	r5, [sp, #8]
 800fd3a:	4631      	mov	r1, r6
 800fd3c:	4650      	mov	r0, sl
 800fd3e:	f7ff fab5 	bl	800f2ac <quorem>
 800fd42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fd46:	f805 9b01 	strb.w	r9, [r5], #1
 800fd4a:	9b02      	ldr	r3, [sp, #8]
 800fd4c:	9a04      	ldr	r2, [sp, #16]
 800fd4e:	1aeb      	subs	r3, r5, r3
 800fd50:	429a      	cmp	r2, r3
 800fd52:	f300 80dc 	bgt.w	800ff0e <_dtoa_r+0xb46>
 800fd56:	9b02      	ldr	r3, [sp, #8]
 800fd58:	2a01      	cmp	r2, #1
 800fd5a:	bfac      	ite	ge
 800fd5c:	189b      	addge	r3, r3, r2
 800fd5e:	3301      	addlt	r3, #1
 800fd60:	4698      	mov	r8, r3
 800fd62:	2300      	movs	r3, #0
 800fd64:	9303      	str	r3, [sp, #12]
 800fd66:	4651      	mov	r1, sl
 800fd68:	2201      	movs	r2, #1
 800fd6a:	4620      	mov	r0, r4
 800fd6c:	f001 f990 	bl	8011090 <__lshift>
 800fd70:	4631      	mov	r1, r6
 800fd72:	4682      	mov	sl, r0
 800fd74:	f001 f9dd 	bl	8011132 <__mcmp>
 800fd78:	2800      	cmp	r0, #0
 800fd7a:	f300 808d 	bgt.w	800fe98 <_dtoa_r+0xad0>
 800fd7e:	d103      	bne.n	800fd88 <_dtoa_r+0x9c0>
 800fd80:	f019 0f01 	tst.w	r9, #1
 800fd84:	f040 8088 	bne.w	800fe98 <_dtoa_r+0xad0>
 800fd88:	4645      	mov	r5, r8
 800fd8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fd8e:	2b30      	cmp	r3, #48	; 0x30
 800fd90:	f105 32ff 	add.w	r2, r5, #4294967295
 800fd94:	d1af      	bne.n	800fcf6 <_dtoa_r+0x92e>
 800fd96:	4615      	mov	r5, r2
 800fd98:	e7f7      	b.n	800fd8a <_dtoa_r+0x9c2>
 800fd9a:	9b03      	ldr	r3, [sp, #12]
 800fd9c:	9304      	str	r3, [sp, #16]
 800fd9e:	2d00      	cmp	r5, #0
 800fda0:	dd05      	ble.n	800fdae <_dtoa_r+0x9e6>
 800fda2:	4639      	mov	r1, r7
 800fda4:	462a      	mov	r2, r5
 800fda6:	4620      	mov	r0, r4
 800fda8:	f001 f972 	bl	8011090 <__lshift>
 800fdac:	4607      	mov	r7, r0
 800fdae:	f1b8 0f00 	cmp.w	r8, #0
 800fdb2:	d04c      	beq.n	800fe4e <_dtoa_r+0xa86>
 800fdb4:	6879      	ldr	r1, [r7, #4]
 800fdb6:	4620      	mov	r0, r4
 800fdb8:	f000 ffb2 	bl	8010d20 <_Balloc>
 800fdbc:	693a      	ldr	r2, [r7, #16]
 800fdbe:	3202      	adds	r2, #2
 800fdc0:	4605      	mov	r5, r0
 800fdc2:	0092      	lsls	r2, r2, #2
 800fdc4:	f107 010c 	add.w	r1, r7, #12
 800fdc8:	300c      	adds	r0, #12
 800fdca:	f7fd fc5c 	bl	800d686 <memcpy>
 800fdce:	2201      	movs	r2, #1
 800fdd0:	4629      	mov	r1, r5
 800fdd2:	4620      	mov	r0, r4
 800fdd4:	f001 f95c 	bl	8011090 <__lshift>
 800fdd8:	9b00      	ldr	r3, [sp, #0]
 800fdda:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800fdde:	9703      	str	r7, [sp, #12]
 800fde0:	f003 0301 	and.w	r3, r3, #1
 800fde4:	4607      	mov	r7, r0
 800fde6:	9305      	str	r3, [sp, #20]
 800fde8:	4631      	mov	r1, r6
 800fdea:	4650      	mov	r0, sl
 800fdec:	f7ff fa5e 	bl	800f2ac <quorem>
 800fdf0:	9903      	ldr	r1, [sp, #12]
 800fdf2:	4605      	mov	r5, r0
 800fdf4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fdf8:	4650      	mov	r0, sl
 800fdfa:	f001 f99a 	bl	8011132 <__mcmp>
 800fdfe:	463a      	mov	r2, r7
 800fe00:	9000      	str	r0, [sp, #0]
 800fe02:	4631      	mov	r1, r6
 800fe04:	4620      	mov	r0, r4
 800fe06:	f001 f9ae 	bl	8011166 <__mdiff>
 800fe0a:	68c3      	ldr	r3, [r0, #12]
 800fe0c:	4602      	mov	r2, r0
 800fe0e:	bb03      	cbnz	r3, 800fe52 <_dtoa_r+0xa8a>
 800fe10:	4601      	mov	r1, r0
 800fe12:	9006      	str	r0, [sp, #24]
 800fe14:	4650      	mov	r0, sl
 800fe16:	f001 f98c 	bl	8011132 <__mcmp>
 800fe1a:	9a06      	ldr	r2, [sp, #24]
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	4611      	mov	r1, r2
 800fe20:	4620      	mov	r0, r4
 800fe22:	9306      	str	r3, [sp, #24]
 800fe24:	f000 ffb0 	bl	8010d88 <_Bfree>
 800fe28:	9b06      	ldr	r3, [sp, #24]
 800fe2a:	b9a3      	cbnz	r3, 800fe56 <_dtoa_r+0xa8e>
 800fe2c:	9a07      	ldr	r2, [sp, #28]
 800fe2e:	b992      	cbnz	r2, 800fe56 <_dtoa_r+0xa8e>
 800fe30:	9a05      	ldr	r2, [sp, #20]
 800fe32:	b982      	cbnz	r2, 800fe56 <_dtoa_r+0xa8e>
 800fe34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fe38:	d029      	beq.n	800fe8e <_dtoa_r+0xac6>
 800fe3a:	9b00      	ldr	r3, [sp, #0]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	dd01      	ble.n	800fe44 <_dtoa_r+0xa7c>
 800fe40:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800fe44:	f108 0501 	add.w	r5, r8, #1
 800fe48:	f888 9000 	strb.w	r9, [r8]
 800fe4c:	e753      	b.n	800fcf6 <_dtoa_r+0x92e>
 800fe4e:	4638      	mov	r0, r7
 800fe50:	e7c2      	b.n	800fdd8 <_dtoa_r+0xa10>
 800fe52:	2301      	movs	r3, #1
 800fe54:	e7e3      	b.n	800fe1e <_dtoa_r+0xa56>
 800fe56:	9a00      	ldr	r2, [sp, #0]
 800fe58:	2a00      	cmp	r2, #0
 800fe5a:	db04      	blt.n	800fe66 <_dtoa_r+0xa9e>
 800fe5c:	d125      	bne.n	800feaa <_dtoa_r+0xae2>
 800fe5e:	9a07      	ldr	r2, [sp, #28]
 800fe60:	bb1a      	cbnz	r2, 800feaa <_dtoa_r+0xae2>
 800fe62:	9a05      	ldr	r2, [sp, #20]
 800fe64:	bb0a      	cbnz	r2, 800feaa <_dtoa_r+0xae2>
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	ddec      	ble.n	800fe44 <_dtoa_r+0xa7c>
 800fe6a:	4651      	mov	r1, sl
 800fe6c:	2201      	movs	r2, #1
 800fe6e:	4620      	mov	r0, r4
 800fe70:	f001 f90e 	bl	8011090 <__lshift>
 800fe74:	4631      	mov	r1, r6
 800fe76:	4682      	mov	sl, r0
 800fe78:	f001 f95b 	bl	8011132 <__mcmp>
 800fe7c:	2800      	cmp	r0, #0
 800fe7e:	dc03      	bgt.n	800fe88 <_dtoa_r+0xac0>
 800fe80:	d1e0      	bne.n	800fe44 <_dtoa_r+0xa7c>
 800fe82:	f019 0f01 	tst.w	r9, #1
 800fe86:	d0dd      	beq.n	800fe44 <_dtoa_r+0xa7c>
 800fe88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fe8c:	d1d8      	bne.n	800fe40 <_dtoa_r+0xa78>
 800fe8e:	2339      	movs	r3, #57	; 0x39
 800fe90:	f888 3000 	strb.w	r3, [r8]
 800fe94:	f108 0801 	add.w	r8, r8, #1
 800fe98:	4645      	mov	r5, r8
 800fe9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fe9e:	2b39      	cmp	r3, #57	; 0x39
 800fea0:	f105 32ff 	add.w	r2, r5, #4294967295
 800fea4:	d03b      	beq.n	800ff1e <_dtoa_r+0xb56>
 800fea6:	3301      	adds	r3, #1
 800fea8:	e040      	b.n	800ff2c <_dtoa_r+0xb64>
 800feaa:	2b00      	cmp	r3, #0
 800feac:	f108 0501 	add.w	r5, r8, #1
 800feb0:	dd05      	ble.n	800febe <_dtoa_r+0xaf6>
 800feb2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800feb6:	d0ea      	beq.n	800fe8e <_dtoa_r+0xac6>
 800feb8:	f109 0901 	add.w	r9, r9, #1
 800febc:	e7c4      	b.n	800fe48 <_dtoa_r+0xa80>
 800febe:	9b02      	ldr	r3, [sp, #8]
 800fec0:	9a04      	ldr	r2, [sp, #16]
 800fec2:	f805 9c01 	strb.w	r9, [r5, #-1]
 800fec6:	1aeb      	subs	r3, r5, r3
 800fec8:	4293      	cmp	r3, r2
 800feca:	46a8      	mov	r8, r5
 800fecc:	f43f af4b 	beq.w	800fd66 <_dtoa_r+0x99e>
 800fed0:	4651      	mov	r1, sl
 800fed2:	2300      	movs	r3, #0
 800fed4:	220a      	movs	r2, #10
 800fed6:	4620      	mov	r0, r4
 800fed8:	f000 ff6d 	bl	8010db6 <__multadd>
 800fedc:	9b03      	ldr	r3, [sp, #12]
 800fede:	9903      	ldr	r1, [sp, #12]
 800fee0:	42bb      	cmp	r3, r7
 800fee2:	4682      	mov	sl, r0
 800fee4:	f04f 0300 	mov.w	r3, #0
 800fee8:	f04f 020a 	mov.w	r2, #10
 800feec:	4620      	mov	r0, r4
 800feee:	d104      	bne.n	800fefa <_dtoa_r+0xb32>
 800fef0:	f000 ff61 	bl	8010db6 <__multadd>
 800fef4:	9003      	str	r0, [sp, #12]
 800fef6:	4607      	mov	r7, r0
 800fef8:	e776      	b.n	800fde8 <_dtoa_r+0xa20>
 800fefa:	f000 ff5c 	bl	8010db6 <__multadd>
 800fefe:	2300      	movs	r3, #0
 800ff00:	9003      	str	r0, [sp, #12]
 800ff02:	220a      	movs	r2, #10
 800ff04:	4639      	mov	r1, r7
 800ff06:	4620      	mov	r0, r4
 800ff08:	f000 ff55 	bl	8010db6 <__multadd>
 800ff0c:	e7f3      	b.n	800fef6 <_dtoa_r+0xb2e>
 800ff0e:	4651      	mov	r1, sl
 800ff10:	2300      	movs	r3, #0
 800ff12:	220a      	movs	r2, #10
 800ff14:	4620      	mov	r0, r4
 800ff16:	f000 ff4e 	bl	8010db6 <__multadd>
 800ff1a:	4682      	mov	sl, r0
 800ff1c:	e70d      	b.n	800fd3a <_dtoa_r+0x972>
 800ff1e:	9b02      	ldr	r3, [sp, #8]
 800ff20:	4293      	cmp	r3, r2
 800ff22:	d105      	bne.n	800ff30 <_dtoa_r+0xb68>
 800ff24:	9a02      	ldr	r2, [sp, #8]
 800ff26:	f10b 0b01 	add.w	fp, fp, #1
 800ff2a:	2331      	movs	r3, #49	; 0x31
 800ff2c:	7013      	strb	r3, [r2, #0]
 800ff2e:	e6e2      	b.n	800fcf6 <_dtoa_r+0x92e>
 800ff30:	4615      	mov	r5, r2
 800ff32:	e7b2      	b.n	800fe9a <_dtoa_r+0xad2>
 800ff34:	4b09      	ldr	r3, [pc, #36]	; (800ff5c <_dtoa_r+0xb94>)
 800ff36:	f7ff baae 	b.w	800f496 <_dtoa_r+0xce>
 800ff3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	f47f aa88 	bne.w	800f452 <_dtoa_r+0x8a>
 800ff42:	4b07      	ldr	r3, [pc, #28]	; (800ff60 <_dtoa_r+0xb98>)
 800ff44:	f7ff baa7 	b.w	800f496 <_dtoa_r+0xce>
 800ff48:	9b04      	ldr	r3, [sp, #16]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	f73f aef4 	bgt.w	800fd38 <_dtoa_r+0x970>
 800ff50:	9b07      	ldr	r3, [sp, #28]
 800ff52:	2b02      	cmp	r3, #2
 800ff54:	f77f aef0 	ble.w	800fd38 <_dtoa_r+0x970>
 800ff58:	e6b8      	b.n	800fccc <_dtoa_r+0x904>
 800ff5a:	bf00      	nop
 800ff5c:	08049d54 	.word	0x08049d54
 800ff60:	08049d76 	.word	0x08049d76

0800ff64 <__sflush_r>:
 800ff64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff68:	b293      	uxth	r3, r2
 800ff6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff6e:	4605      	mov	r5, r0
 800ff70:	0718      	lsls	r0, r3, #28
 800ff72:	460c      	mov	r4, r1
 800ff74:	d461      	bmi.n	801003a <__sflush_r+0xd6>
 800ff76:	684b      	ldr	r3, [r1, #4]
 800ff78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	818a      	strh	r2, [r1, #12]
 800ff80:	dc05      	bgt.n	800ff8e <__sflush_r+0x2a>
 800ff82:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	dc02      	bgt.n	800ff8e <__sflush_r+0x2a>
 800ff88:	2000      	movs	r0, #0
 800ff8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ff90:	2e00      	cmp	r6, #0
 800ff92:	d0f9      	beq.n	800ff88 <__sflush_r+0x24>
 800ff94:	2300      	movs	r3, #0
 800ff96:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ff9a:	682f      	ldr	r7, [r5, #0]
 800ff9c:	602b      	str	r3, [r5, #0]
 800ff9e:	d037      	beq.n	8010010 <__sflush_r+0xac>
 800ffa0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ffa2:	89a3      	ldrh	r3, [r4, #12]
 800ffa4:	075a      	lsls	r2, r3, #29
 800ffa6:	d505      	bpl.n	800ffb4 <__sflush_r+0x50>
 800ffa8:	6863      	ldr	r3, [r4, #4]
 800ffaa:	1ac0      	subs	r0, r0, r3
 800ffac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ffae:	b10b      	cbz	r3, 800ffb4 <__sflush_r+0x50>
 800ffb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ffb2:	1ac0      	subs	r0, r0, r3
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	4602      	mov	r2, r0
 800ffb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ffba:	6a21      	ldr	r1, [r4, #32]
 800ffbc:	4628      	mov	r0, r5
 800ffbe:	47b0      	blx	r6
 800ffc0:	1c43      	adds	r3, r0, #1
 800ffc2:	89a3      	ldrh	r3, [r4, #12]
 800ffc4:	d106      	bne.n	800ffd4 <__sflush_r+0x70>
 800ffc6:	6829      	ldr	r1, [r5, #0]
 800ffc8:	291d      	cmp	r1, #29
 800ffca:	d84f      	bhi.n	801006c <__sflush_r+0x108>
 800ffcc:	4a2d      	ldr	r2, [pc, #180]	; (8010084 <__sflush_r+0x120>)
 800ffce:	40ca      	lsrs	r2, r1
 800ffd0:	07d6      	lsls	r6, r2, #31
 800ffd2:	d54b      	bpl.n	801006c <__sflush_r+0x108>
 800ffd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ffd8:	b21b      	sxth	r3, r3
 800ffda:	2200      	movs	r2, #0
 800ffdc:	6062      	str	r2, [r4, #4]
 800ffde:	04d9      	lsls	r1, r3, #19
 800ffe0:	6922      	ldr	r2, [r4, #16]
 800ffe2:	81a3      	strh	r3, [r4, #12]
 800ffe4:	6022      	str	r2, [r4, #0]
 800ffe6:	d504      	bpl.n	800fff2 <__sflush_r+0x8e>
 800ffe8:	1c42      	adds	r2, r0, #1
 800ffea:	d101      	bne.n	800fff0 <__sflush_r+0x8c>
 800ffec:	682b      	ldr	r3, [r5, #0]
 800ffee:	b903      	cbnz	r3, 800fff2 <__sflush_r+0x8e>
 800fff0:	6560      	str	r0, [r4, #84]	; 0x54
 800fff2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fff4:	602f      	str	r7, [r5, #0]
 800fff6:	2900      	cmp	r1, #0
 800fff8:	d0c6      	beq.n	800ff88 <__sflush_r+0x24>
 800fffa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fffe:	4299      	cmp	r1, r3
 8010000:	d002      	beq.n	8010008 <__sflush_r+0xa4>
 8010002:	4628      	mov	r0, r5
 8010004:	f000 f9aa 	bl	801035c <_free_r>
 8010008:	2000      	movs	r0, #0
 801000a:	6360      	str	r0, [r4, #52]	; 0x34
 801000c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010010:	6a21      	ldr	r1, [r4, #32]
 8010012:	2301      	movs	r3, #1
 8010014:	4628      	mov	r0, r5
 8010016:	47b0      	blx	r6
 8010018:	1c41      	adds	r1, r0, #1
 801001a:	d1c2      	bne.n	800ffa2 <__sflush_r+0x3e>
 801001c:	682b      	ldr	r3, [r5, #0]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d0bf      	beq.n	800ffa2 <__sflush_r+0x3e>
 8010022:	2b1d      	cmp	r3, #29
 8010024:	d001      	beq.n	801002a <__sflush_r+0xc6>
 8010026:	2b16      	cmp	r3, #22
 8010028:	d101      	bne.n	801002e <__sflush_r+0xca>
 801002a:	602f      	str	r7, [r5, #0]
 801002c:	e7ac      	b.n	800ff88 <__sflush_r+0x24>
 801002e:	89a3      	ldrh	r3, [r4, #12]
 8010030:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010034:	81a3      	strh	r3, [r4, #12]
 8010036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801003a:	690f      	ldr	r7, [r1, #16]
 801003c:	2f00      	cmp	r7, #0
 801003e:	d0a3      	beq.n	800ff88 <__sflush_r+0x24>
 8010040:	079b      	lsls	r3, r3, #30
 8010042:	680e      	ldr	r6, [r1, #0]
 8010044:	bf08      	it	eq
 8010046:	694b      	ldreq	r3, [r1, #20]
 8010048:	600f      	str	r7, [r1, #0]
 801004a:	bf18      	it	ne
 801004c:	2300      	movne	r3, #0
 801004e:	eba6 0807 	sub.w	r8, r6, r7
 8010052:	608b      	str	r3, [r1, #8]
 8010054:	f1b8 0f00 	cmp.w	r8, #0
 8010058:	dd96      	ble.n	800ff88 <__sflush_r+0x24>
 801005a:	4643      	mov	r3, r8
 801005c:	463a      	mov	r2, r7
 801005e:	6a21      	ldr	r1, [r4, #32]
 8010060:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010062:	4628      	mov	r0, r5
 8010064:	47b0      	blx	r6
 8010066:	2800      	cmp	r0, #0
 8010068:	dc07      	bgt.n	801007a <__sflush_r+0x116>
 801006a:	89a3      	ldrh	r3, [r4, #12]
 801006c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010070:	81a3      	strh	r3, [r4, #12]
 8010072:	f04f 30ff 	mov.w	r0, #4294967295
 8010076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801007a:	4407      	add	r7, r0
 801007c:	eba8 0800 	sub.w	r8, r8, r0
 8010080:	e7e8      	b.n	8010054 <__sflush_r+0xf0>
 8010082:	bf00      	nop
 8010084:	20400001 	.word	0x20400001

08010088 <_fflush_r>:
 8010088:	b538      	push	{r3, r4, r5, lr}
 801008a:	690b      	ldr	r3, [r1, #16]
 801008c:	4605      	mov	r5, r0
 801008e:	460c      	mov	r4, r1
 8010090:	b913      	cbnz	r3, 8010098 <_fflush_r+0x10>
 8010092:	2500      	movs	r5, #0
 8010094:	4628      	mov	r0, r5
 8010096:	bd38      	pop	{r3, r4, r5, pc}
 8010098:	b118      	cbz	r0, 80100a2 <_fflush_r+0x1a>
 801009a:	6983      	ldr	r3, [r0, #24]
 801009c:	b90b      	cbnz	r3, 80100a2 <_fflush_r+0x1a>
 801009e:	f000 f887 	bl	80101b0 <__sinit>
 80100a2:	4b14      	ldr	r3, [pc, #80]	; (80100f4 <_fflush_r+0x6c>)
 80100a4:	429c      	cmp	r4, r3
 80100a6:	d11b      	bne.n	80100e0 <_fflush_r+0x58>
 80100a8:	686c      	ldr	r4, [r5, #4]
 80100aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d0ef      	beq.n	8010092 <_fflush_r+0xa>
 80100b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80100b4:	07d0      	lsls	r0, r2, #31
 80100b6:	d404      	bmi.n	80100c2 <_fflush_r+0x3a>
 80100b8:	0599      	lsls	r1, r3, #22
 80100ba:	d402      	bmi.n	80100c2 <_fflush_r+0x3a>
 80100bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80100be:	f000 fb85 	bl	80107cc <__retarget_lock_acquire_recursive>
 80100c2:	4628      	mov	r0, r5
 80100c4:	4621      	mov	r1, r4
 80100c6:	f7ff ff4d 	bl	800ff64 <__sflush_r>
 80100ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80100cc:	07da      	lsls	r2, r3, #31
 80100ce:	4605      	mov	r5, r0
 80100d0:	d4e0      	bmi.n	8010094 <_fflush_r+0xc>
 80100d2:	89a3      	ldrh	r3, [r4, #12]
 80100d4:	059b      	lsls	r3, r3, #22
 80100d6:	d4dd      	bmi.n	8010094 <_fflush_r+0xc>
 80100d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80100da:	f000 fb78 	bl	80107ce <__retarget_lock_release_recursive>
 80100de:	e7d9      	b.n	8010094 <_fflush_r+0xc>
 80100e0:	4b05      	ldr	r3, [pc, #20]	; (80100f8 <_fflush_r+0x70>)
 80100e2:	429c      	cmp	r4, r3
 80100e4:	d101      	bne.n	80100ea <_fflush_r+0x62>
 80100e6:	68ac      	ldr	r4, [r5, #8]
 80100e8:	e7df      	b.n	80100aa <_fflush_r+0x22>
 80100ea:	4b04      	ldr	r3, [pc, #16]	; (80100fc <_fflush_r+0x74>)
 80100ec:	429c      	cmp	r4, r3
 80100ee:	bf08      	it	eq
 80100f0:	68ec      	ldreq	r4, [r5, #12]
 80100f2:	e7da      	b.n	80100aa <_fflush_r+0x22>
 80100f4:	08049da4 	.word	0x08049da4
 80100f8:	08049dc4 	.word	0x08049dc4
 80100fc:	08049d84 	.word	0x08049d84

08010100 <_cleanup_r>:
 8010100:	4901      	ldr	r1, [pc, #4]	; (8010108 <_cleanup_r+0x8>)
 8010102:	f000 bb35 	b.w	8010770 <_fwalk_reent>
 8010106:	bf00      	nop
 8010108:	08011771 	.word	0x08011771

0801010c <std.isra.0>:
 801010c:	2300      	movs	r3, #0
 801010e:	b510      	push	{r4, lr}
 8010110:	4604      	mov	r4, r0
 8010112:	6003      	str	r3, [r0, #0]
 8010114:	6043      	str	r3, [r0, #4]
 8010116:	6083      	str	r3, [r0, #8]
 8010118:	8181      	strh	r1, [r0, #12]
 801011a:	6643      	str	r3, [r0, #100]	; 0x64
 801011c:	81c2      	strh	r2, [r0, #14]
 801011e:	6103      	str	r3, [r0, #16]
 8010120:	6143      	str	r3, [r0, #20]
 8010122:	6183      	str	r3, [r0, #24]
 8010124:	4619      	mov	r1, r3
 8010126:	2208      	movs	r2, #8
 8010128:	305c      	adds	r0, #92	; 0x5c
 801012a:	f7fd fab7 	bl	800d69c <memset>
 801012e:	4b05      	ldr	r3, [pc, #20]	; (8010144 <std.isra.0+0x38>)
 8010130:	6263      	str	r3, [r4, #36]	; 0x24
 8010132:	4b05      	ldr	r3, [pc, #20]	; (8010148 <std.isra.0+0x3c>)
 8010134:	62a3      	str	r3, [r4, #40]	; 0x28
 8010136:	4b05      	ldr	r3, [pc, #20]	; (801014c <std.isra.0+0x40>)
 8010138:	62e3      	str	r3, [r4, #44]	; 0x2c
 801013a:	4b05      	ldr	r3, [pc, #20]	; (8010150 <std.isra.0+0x44>)
 801013c:	6224      	str	r4, [r4, #32]
 801013e:	6323      	str	r3, [r4, #48]	; 0x30
 8010140:	bd10      	pop	{r4, pc}
 8010142:	bf00      	nop
 8010144:	080115e1 	.word	0x080115e1
 8010148:	08011603 	.word	0x08011603
 801014c:	0801163b 	.word	0x0801163b
 8010150:	0801165f 	.word	0x0801165f

08010154 <__sfmoreglue>:
 8010154:	b570      	push	{r4, r5, r6, lr}
 8010156:	1e4a      	subs	r2, r1, #1
 8010158:	2568      	movs	r5, #104	; 0x68
 801015a:	4355      	muls	r5, r2
 801015c:	460e      	mov	r6, r1
 801015e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010162:	f000 fba9 	bl	80108b8 <_malloc_r>
 8010166:	4604      	mov	r4, r0
 8010168:	b140      	cbz	r0, 801017c <__sfmoreglue+0x28>
 801016a:	2100      	movs	r1, #0
 801016c:	e880 0042 	stmia.w	r0, {r1, r6}
 8010170:	300c      	adds	r0, #12
 8010172:	60a0      	str	r0, [r4, #8]
 8010174:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010178:	f7fd fa90 	bl	800d69c <memset>
 801017c:	4620      	mov	r0, r4
 801017e:	bd70      	pop	{r4, r5, r6, pc}

08010180 <__sfp_lock_acquire>:
 8010180:	4801      	ldr	r0, [pc, #4]	; (8010188 <__sfp_lock_acquire+0x8>)
 8010182:	f000 bb23 	b.w	80107cc <__retarget_lock_acquire_recursive>
 8010186:	bf00      	nop
 8010188:	2000592e 	.word	0x2000592e

0801018c <__sfp_lock_release>:
 801018c:	4801      	ldr	r0, [pc, #4]	; (8010194 <__sfp_lock_release+0x8>)
 801018e:	f000 bb1e 	b.w	80107ce <__retarget_lock_release_recursive>
 8010192:	bf00      	nop
 8010194:	2000592e 	.word	0x2000592e

08010198 <__sinit_lock_acquire>:
 8010198:	4801      	ldr	r0, [pc, #4]	; (80101a0 <__sinit_lock_acquire+0x8>)
 801019a:	f000 bb17 	b.w	80107cc <__retarget_lock_acquire_recursive>
 801019e:	bf00      	nop
 80101a0:	20005929 	.word	0x20005929

080101a4 <__sinit_lock_release>:
 80101a4:	4801      	ldr	r0, [pc, #4]	; (80101ac <__sinit_lock_release+0x8>)
 80101a6:	f000 bb12 	b.w	80107ce <__retarget_lock_release_recursive>
 80101aa:	bf00      	nop
 80101ac:	20005929 	.word	0x20005929

080101b0 <__sinit>:
 80101b0:	b510      	push	{r4, lr}
 80101b2:	4604      	mov	r4, r0
 80101b4:	f7ff fff0 	bl	8010198 <__sinit_lock_acquire>
 80101b8:	69a3      	ldr	r3, [r4, #24]
 80101ba:	b11b      	cbz	r3, 80101c4 <__sinit+0x14>
 80101bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101c0:	f7ff bff0 	b.w	80101a4 <__sinit_lock_release>
 80101c4:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 80101c8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 80101cc:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80101d0:	4b12      	ldr	r3, [pc, #72]	; (801021c <__sinit+0x6c>)
 80101d2:	4a13      	ldr	r2, [pc, #76]	; (8010220 <__sinit+0x70>)
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	62a2      	str	r2, [r4, #40]	; 0x28
 80101d8:	429c      	cmp	r4, r3
 80101da:	bf04      	itt	eq
 80101dc:	2301      	moveq	r3, #1
 80101de:	61a3      	streq	r3, [r4, #24]
 80101e0:	4620      	mov	r0, r4
 80101e2:	f000 f81f 	bl	8010224 <__sfp>
 80101e6:	6060      	str	r0, [r4, #4]
 80101e8:	4620      	mov	r0, r4
 80101ea:	f000 f81b 	bl	8010224 <__sfp>
 80101ee:	60a0      	str	r0, [r4, #8]
 80101f0:	4620      	mov	r0, r4
 80101f2:	f000 f817 	bl	8010224 <__sfp>
 80101f6:	2200      	movs	r2, #0
 80101f8:	60e0      	str	r0, [r4, #12]
 80101fa:	2104      	movs	r1, #4
 80101fc:	6860      	ldr	r0, [r4, #4]
 80101fe:	f7ff ff85 	bl	801010c <std.isra.0>
 8010202:	2201      	movs	r2, #1
 8010204:	2109      	movs	r1, #9
 8010206:	68a0      	ldr	r0, [r4, #8]
 8010208:	f7ff ff80 	bl	801010c <std.isra.0>
 801020c:	2202      	movs	r2, #2
 801020e:	2112      	movs	r1, #18
 8010210:	68e0      	ldr	r0, [r4, #12]
 8010212:	f7ff ff7b 	bl	801010c <std.isra.0>
 8010216:	2301      	movs	r3, #1
 8010218:	61a3      	str	r3, [r4, #24]
 801021a:	e7cf      	b.n	80101bc <__sinit+0xc>
 801021c:	08049cfc 	.word	0x08049cfc
 8010220:	08010101 	.word	0x08010101

08010224 <__sfp>:
 8010224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010226:	4607      	mov	r7, r0
 8010228:	f7ff ffaa 	bl	8010180 <__sfp_lock_acquire>
 801022c:	4b1f      	ldr	r3, [pc, #124]	; (80102ac <__sfp+0x88>)
 801022e:	681e      	ldr	r6, [r3, #0]
 8010230:	69b3      	ldr	r3, [r6, #24]
 8010232:	b913      	cbnz	r3, 801023a <__sfp+0x16>
 8010234:	4630      	mov	r0, r6
 8010236:	f7ff ffbb 	bl	80101b0 <__sinit>
 801023a:	36d8      	adds	r6, #216	; 0xd8
 801023c:	68b4      	ldr	r4, [r6, #8]
 801023e:	6873      	ldr	r3, [r6, #4]
 8010240:	3b01      	subs	r3, #1
 8010242:	d503      	bpl.n	801024c <__sfp+0x28>
 8010244:	6833      	ldr	r3, [r6, #0]
 8010246:	b133      	cbz	r3, 8010256 <__sfp+0x32>
 8010248:	6836      	ldr	r6, [r6, #0]
 801024a:	e7f7      	b.n	801023c <__sfp+0x18>
 801024c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010250:	b17d      	cbz	r5, 8010272 <__sfp+0x4e>
 8010252:	3468      	adds	r4, #104	; 0x68
 8010254:	e7f4      	b.n	8010240 <__sfp+0x1c>
 8010256:	2104      	movs	r1, #4
 8010258:	4638      	mov	r0, r7
 801025a:	f7ff ff7b 	bl	8010154 <__sfmoreglue>
 801025e:	4604      	mov	r4, r0
 8010260:	6030      	str	r0, [r6, #0]
 8010262:	2800      	cmp	r0, #0
 8010264:	d1f0      	bne.n	8010248 <__sfp+0x24>
 8010266:	f7ff ff91 	bl	801018c <__sfp_lock_release>
 801026a:	230c      	movs	r3, #12
 801026c:	603b      	str	r3, [r7, #0]
 801026e:	4620      	mov	r0, r4
 8010270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010272:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010276:	81e3      	strh	r3, [r4, #14]
 8010278:	2301      	movs	r3, #1
 801027a:	81a3      	strh	r3, [r4, #12]
 801027c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010280:	6665      	str	r5, [r4, #100]	; 0x64
 8010282:	f000 faa1 	bl	80107c8 <__retarget_lock_init_recursive>
 8010286:	f7ff ff81 	bl	801018c <__sfp_lock_release>
 801028a:	6025      	str	r5, [r4, #0]
 801028c:	60a5      	str	r5, [r4, #8]
 801028e:	6065      	str	r5, [r4, #4]
 8010290:	6125      	str	r5, [r4, #16]
 8010292:	6165      	str	r5, [r4, #20]
 8010294:	61a5      	str	r5, [r4, #24]
 8010296:	2208      	movs	r2, #8
 8010298:	4629      	mov	r1, r5
 801029a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801029e:	f7fd f9fd 	bl	800d69c <memset>
 80102a2:	6365      	str	r5, [r4, #52]	; 0x34
 80102a4:	63a5      	str	r5, [r4, #56]	; 0x38
 80102a6:	64a5      	str	r5, [r4, #72]	; 0x48
 80102a8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80102aa:	e7e0      	b.n	801026e <__sfp+0x4a>
 80102ac:	08049cfc 	.word	0x08049cfc

080102b0 <_malloc_trim_r>:
 80102b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102b4:	4f25      	ldr	r7, [pc, #148]	; (801034c <_malloc_trim_r+0x9c>)
 80102b6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8010358 <_malloc_trim_r+0xa8>
 80102ba:	4689      	mov	r9, r1
 80102bc:	4606      	mov	r6, r0
 80102be:	f000 fd23 	bl	8010d08 <__malloc_lock>
 80102c2:	68bb      	ldr	r3, [r7, #8]
 80102c4:	685d      	ldr	r5, [r3, #4]
 80102c6:	f1a8 0411 	sub.w	r4, r8, #17
 80102ca:	f025 0503 	bic.w	r5, r5, #3
 80102ce:	eba4 0409 	sub.w	r4, r4, r9
 80102d2:	442c      	add	r4, r5
 80102d4:	fbb4 f4f8 	udiv	r4, r4, r8
 80102d8:	3c01      	subs	r4, #1
 80102da:	fb08 f404 	mul.w	r4, r8, r4
 80102de:	4544      	cmp	r4, r8
 80102e0:	da05      	bge.n	80102ee <_malloc_trim_r+0x3e>
 80102e2:	4630      	mov	r0, r6
 80102e4:	f000 fd16 	bl	8010d14 <__malloc_unlock>
 80102e8:	2000      	movs	r0, #0
 80102ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102ee:	2100      	movs	r1, #0
 80102f0:	4630      	mov	r0, r6
 80102f2:	f001 f965 	bl	80115c0 <_sbrk_r>
 80102f6:	68bb      	ldr	r3, [r7, #8]
 80102f8:	442b      	add	r3, r5
 80102fa:	4298      	cmp	r0, r3
 80102fc:	d1f1      	bne.n	80102e2 <_malloc_trim_r+0x32>
 80102fe:	4261      	negs	r1, r4
 8010300:	4630      	mov	r0, r6
 8010302:	f001 f95d 	bl	80115c0 <_sbrk_r>
 8010306:	3001      	adds	r0, #1
 8010308:	d110      	bne.n	801032c <_malloc_trim_r+0x7c>
 801030a:	2100      	movs	r1, #0
 801030c:	4630      	mov	r0, r6
 801030e:	f001 f957 	bl	80115c0 <_sbrk_r>
 8010312:	68ba      	ldr	r2, [r7, #8]
 8010314:	1a83      	subs	r3, r0, r2
 8010316:	2b0f      	cmp	r3, #15
 8010318:	dde3      	ble.n	80102e2 <_malloc_trim_r+0x32>
 801031a:	490d      	ldr	r1, [pc, #52]	; (8010350 <_malloc_trim_r+0xa0>)
 801031c:	6809      	ldr	r1, [r1, #0]
 801031e:	1a40      	subs	r0, r0, r1
 8010320:	490c      	ldr	r1, [pc, #48]	; (8010354 <_malloc_trim_r+0xa4>)
 8010322:	f043 0301 	orr.w	r3, r3, #1
 8010326:	6008      	str	r0, [r1, #0]
 8010328:	6053      	str	r3, [r2, #4]
 801032a:	e7da      	b.n	80102e2 <_malloc_trim_r+0x32>
 801032c:	68bb      	ldr	r3, [r7, #8]
 801032e:	4a09      	ldr	r2, [pc, #36]	; (8010354 <_malloc_trim_r+0xa4>)
 8010330:	1b2d      	subs	r5, r5, r4
 8010332:	f045 0501 	orr.w	r5, r5, #1
 8010336:	605d      	str	r5, [r3, #4]
 8010338:	6813      	ldr	r3, [r2, #0]
 801033a:	4630      	mov	r0, r6
 801033c:	1b1c      	subs	r4, r3, r4
 801033e:	6014      	str	r4, [r2, #0]
 8010340:	f000 fce8 	bl	8010d14 <__malloc_unlock>
 8010344:	2001      	movs	r0, #1
 8010346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801034a:	bf00      	nop
 801034c:	20000178 	.word	0x20000178
 8010350:	20000580 	.word	0x20000580
 8010354:	2000504c 	.word	0x2000504c
 8010358:	00001000 	.word	0x00001000

0801035c <_free_r>:
 801035c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010360:	4604      	mov	r4, r0
 8010362:	4688      	mov	r8, r1
 8010364:	2900      	cmp	r1, #0
 8010366:	f000 80ab 	beq.w	80104c0 <_free_r+0x164>
 801036a:	f000 fccd 	bl	8010d08 <__malloc_lock>
 801036e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8010372:	4d54      	ldr	r5, [pc, #336]	; (80104c4 <_free_r+0x168>)
 8010374:	f022 0001 	bic.w	r0, r2, #1
 8010378:	f1a8 0308 	sub.w	r3, r8, #8
 801037c:	181f      	adds	r7, r3, r0
 801037e:	68a9      	ldr	r1, [r5, #8]
 8010380:	687e      	ldr	r6, [r7, #4]
 8010382:	428f      	cmp	r7, r1
 8010384:	f026 0603 	bic.w	r6, r6, #3
 8010388:	f002 0201 	and.w	r2, r2, #1
 801038c:	d11b      	bne.n	80103c6 <_free_r+0x6a>
 801038e:	4430      	add	r0, r6
 8010390:	b93a      	cbnz	r2, 80103a2 <_free_r+0x46>
 8010392:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8010396:	1a9b      	subs	r3, r3, r2
 8010398:	4410      	add	r0, r2
 801039a:	6899      	ldr	r1, [r3, #8]
 801039c:	68da      	ldr	r2, [r3, #12]
 801039e:	60ca      	str	r2, [r1, #12]
 80103a0:	6091      	str	r1, [r2, #8]
 80103a2:	f040 0201 	orr.w	r2, r0, #1
 80103a6:	605a      	str	r2, [r3, #4]
 80103a8:	60ab      	str	r3, [r5, #8]
 80103aa:	4b47      	ldr	r3, [pc, #284]	; (80104c8 <_free_r+0x16c>)
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	4298      	cmp	r0, r3
 80103b0:	d304      	bcc.n	80103bc <_free_r+0x60>
 80103b2:	4b46      	ldr	r3, [pc, #280]	; (80104cc <_free_r+0x170>)
 80103b4:	4620      	mov	r0, r4
 80103b6:	6819      	ldr	r1, [r3, #0]
 80103b8:	f7ff ff7a 	bl	80102b0 <_malloc_trim_r>
 80103bc:	4620      	mov	r0, r4
 80103be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80103c2:	f000 bca7 	b.w	8010d14 <__malloc_unlock>
 80103c6:	607e      	str	r6, [r7, #4]
 80103c8:	2a00      	cmp	r2, #0
 80103ca:	d139      	bne.n	8010440 <_free_r+0xe4>
 80103cc:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80103d0:	1a5b      	subs	r3, r3, r1
 80103d2:	4408      	add	r0, r1
 80103d4:	6899      	ldr	r1, [r3, #8]
 80103d6:	f105 0e08 	add.w	lr, r5, #8
 80103da:	4571      	cmp	r1, lr
 80103dc:	d032      	beq.n	8010444 <_free_r+0xe8>
 80103de:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80103e2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80103e6:	f8ce 1008 	str.w	r1, [lr, #8]
 80103ea:	19b9      	adds	r1, r7, r6
 80103ec:	6849      	ldr	r1, [r1, #4]
 80103ee:	07c9      	lsls	r1, r1, #31
 80103f0:	d40a      	bmi.n	8010408 <_free_r+0xac>
 80103f2:	4430      	add	r0, r6
 80103f4:	68b9      	ldr	r1, [r7, #8]
 80103f6:	bb3a      	cbnz	r2, 8010448 <_free_r+0xec>
 80103f8:	4e35      	ldr	r6, [pc, #212]	; (80104d0 <_free_r+0x174>)
 80103fa:	42b1      	cmp	r1, r6
 80103fc:	d124      	bne.n	8010448 <_free_r+0xec>
 80103fe:	616b      	str	r3, [r5, #20]
 8010400:	612b      	str	r3, [r5, #16]
 8010402:	2201      	movs	r2, #1
 8010404:	60d9      	str	r1, [r3, #12]
 8010406:	6099      	str	r1, [r3, #8]
 8010408:	f040 0101 	orr.w	r1, r0, #1
 801040c:	6059      	str	r1, [r3, #4]
 801040e:	5018      	str	r0, [r3, r0]
 8010410:	2a00      	cmp	r2, #0
 8010412:	d1d3      	bne.n	80103bc <_free_r+0x60>
 8010414:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8010418:	d21a      	bcs.n	8010450 <_free_r+0xf4>
 801041a:	08c0      	lsrs	r0, r0, #3
 801041c:	1081      	asrs	r1, r0, #2
 801041e:	2201      	movs	r2, #1
 8010420:	408a      	lsls	r2, r1
 8010422:	6869      	ldr	r1, [r5, #4]
 8010424:	3001      	adds	r0, #1
 8010426:	430a      	orrs	r2, r1
 8010428:	606a      	str	r2, [r5, #4]
 801042a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801042e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8010432:	6099      	str	r1, [r3, #8]
 8010434:	3a08      	subs	r2, #8
 8010436:	60da      	str	r2, [r3, #12]
 8010438:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 801043c:	60cb      	str	r3, [r1, #12]
 801043e:	e7bd      	b.n	80103bc <_free_r+0x60>
 8010440:	2200      	movs	r2, #0
 8010442:	e7d2      	b.n	80103ea <_free_r+0x8e>
 8010444:	2201      	movs	r2, #1
 8010446:	e7d0      	b.n	80103ea <_free_r+0x8e>
 8010448:	68fe      	ldr	r6, [r7, #12]
 801044a:	60ce      	str	r6, [r1, #12]
 801044c:	60b1      	str	r1, [r6, #8]
 801044e:	e7db      	b.n	8010408 <_free_r+0xac>
 8010450:	0a42      	lsrs	r2, r0, #9
 8010452:	2a04      	cmp	r2, #4
 8010454:	d813      	bhi.n	801047e <_free_r+0x122>
 8010456:	0982      	lsrs	r2, r0, #6
 8010458:	3238      	adds	r2, #56	; 0x38
 801045a:	1c51      	adds	r1, r2, #1
 801045c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8010460:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8010464:	428e      	cmp	r6, r1
 8010466:	d124      	bne.n	80104b2 <_free_r+0x156>
 8010468:	2001      	movs	r0, #1
 801046a:	1092      	asrs	r2, r2, #2
 801046c:	fa00 f202 	lsl.w	r2, r0, r2
 8010470:	6868      	ldr	r0, [r5, #4]
 8010472:	4302      	orrs	r2, r0
 8010474:	606a      	str	r2, [r5, #4]
 8010476:	60de      	str	r6, [r3, #12]
 8010478:	6099      	str	r1, [r3, #8]
 801047a:	60b3      	str	r3, [r6, #8]
 801047c:	e7de      	b.n	801043c <_free_r+0xe0>
 801047e:	2a14      	cmp	r2, #20
 8010480:	d801      	bhi.n	8010486 <_free_r+0x12a>
 8010482:	325b      	adds	r2, #91	; 0x5b
 8010484:	e7e9      	b.n	801045a <_free_r+0xfe>
 8010486:	2a54      	cmp	r2, #84	; 0x54
 8010488:	d802      	bhi.n	8010490 <_free_r+0x134>
 801048a:	0b02      	lsrs	r2, r0, #12
 801048c:	326e      	adds	r2, #110	; 0x6e
 801048e:	e7e4      	b.n	801045a <_free_r+0xfe>
 8010490:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8010494:	d802      	bhi.n	801049c <_free_r+0x140>
 8010496:	0bc2      	lsrs	r2, r0, #15
 8010498:	3277      	adds	r2, #119	; 0x77
 801049a:	e7de      	b.n	801045a <_free_r+0xfe>
 801049c:	f240 5154 	movw	r1, #1364	; 0x554
 80104a0:	428a      	cmp	r2, r1
 80104a2:	bf9a      	itte	ls
 80104a4:	0c82      	lsrls	r2, r0, #18
 80104a6:	327c      	addls	r2, #124	; 0x7c
 80104a8:	227e      	movhi	r2, #126	; 0x7e
 80104aa:	e7d6      	b.n	801045a <_free_r+0xfe>
 80104ac:	6889      	ldr	r1, [r1, #8]
 80104ae:	428e      	cmp	r6, r1
 80104b0:	d004      	beq.n	80104bc <_free_r+0x160>
 80104b2:	684a      	ldr	r2, [r1, #4]
 80104b4:	f022 0203 	bic.w	r2, r2, #3
 80104b8:	4290      	cmp	r0, r2
 80104ba:	d3f7      	bcc.n	80104ac <_free_r+0x150>
 80104bc:	68ce      	ldr	r6, [r1, #12]
 80104be:	e7da      	b.n	8010476 <_free_r+0x11a>
 80104c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104c4:	20000178 	.word	0x20000178
 80104c8:	20000584 	.word	0x20000584
 80104cc:	2000507c 	.word	0x2000507c
 80104d0:	20000180 	.word	0x20000180

080104d4 <__sfvwrite_r>:
 80104d4:	6893      	ldr	r3, [r2, #8]
 80104d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104da:	4607      	mov	r7, r0
 80104dc:	460c      	mov	r4, r1
 80104de:	4690      	mov	r8, r2
 80104e0:	b91b      	cbnz	r3, 80104ea <__sfvwrite_r+0x16>
 80104e2:	2000      	movs	r0, #0
 80104e4:	b003      	add	sp, #12
 80104e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104ea:	898b      	ldrh	r3, [r1, #12]
 80104ec:	0718      	lsls	r0, r3, #28
 80104ee:	d526      	bpl.n	801053e <__sfvwrite_r+0x6a>
 80104f0:	690b      	ldr	r3, [r1, #16]
 80104f2:	b323      	cbz	r3, 801053e <__sfvwrite_r+0x6a>
 80104f4:	89a3      	ldrh	r3, [r4, #12]
 80104f6:	f8d8 6000 	ldr.w	r6, [r8]
 80104fa:	f013 0902 	ands.w	r9, r3, #2
 80104fe:	d02d      	beq.n	801055c <__sfvwrite_r+0x88>
 8010500:	f04f 0a00 	mov.w	sl, #0
 8010504:	f8df b264 	ldr.w	fp, [pc, #612]	; 801076c <__sfvwrite_r+0x298>
 8010508:	46d1      	mov	r9, sl
 801050a:	f1b9 0f00 	cmp.w	r9, #0
 801050e:	d01f      	beq.n	8010550 <__sfvwrite_r+0x7c>
 8010510:	45d9      	cmp	r9, fp
 8010512:	464b      	mov	r3, r9
 8010514:	4652      	mov	r2, sl
 8010516:	bf28      	it	cs
 8010518:	465b      	movcs	r3, fp
 801051a:	6a21      	ldr	r1, [r4, #32]
 801051c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 801051e:	4638      	mov	r0, r7
 8010520:	47a8      	blx	r5
 8010522:	2800      	cmp	r0, #0
 8010524:	f340 8089 	ble.w	801063a <__sfvwrite_r+0x166>
 8010528:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801052c:	4482      	add	sl, r0
 801052e:	eba9 0900 	sub.w	r9, r9, r0
 8010532:	1a18      	subs	r0, r3, r0
 8010534:	f8c8 0008 	str.w	r0, [r8, #8]
 8010538:	2800      	cmp	r0, #0
 801053a:	d1e6      	bne.n	801050a <__sfvwrite_r+0x36>
 801053c:	e7d1      	b.n	80104e2 <__sfvwrite_r+0xe>
 801053e:	4621      	mov	r1, r4
 8010540:	4638      	mov	r0, r7
 8010542:	f7fe fe45 	bl	800f1d0 <__swsetup_r>
 8010546:	2800      	cmp	r0, #0
 8010548:	d0d4      	beq.n	80104f4 <__sfvwrite_r+0x20>
 801054a:	f04f 30ff 	mov.w	r0, #4294967295
 801054e:	e7c9      	b.n	80104e4 <__sfvwrite_r+0x10>
 8010550:	f8d6 a000 	ldr.w	sl, [r6]
 8010554:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8010558:	3608      	adds	r6, #8
 801055a:	e7d6      	b.n	801050a <__sfvwrite_r+0x36>
 801055c:	f013 0301 	ands.w	r3, r3, #1
 8010560:	d043      	beq.n	80105ea <__sfvwrite_r+0x116>
 8010562:	4648      	mov	r0, r9
 8010564:	46ca      	mov	sl, r9
 8010566:	46cb      	mov	fp, r9
 8010568:	f1bb 0f00 	cmp.w	fp, #0
 801056c:	f000 80d9 	beq.w	8010722 <__sfvwrite_r+0x24e>
 8010570:	b950      	cbnz	r0, 8010588 <__sfvwrite_r+0xb4>
 8010572:	465a      	mov	r2, fp
 8010574:	210a      	movs	r1, #10
 8010576:	4650      	mov	r0, sl
 8010578:	f7ef fe32 	bl	80001e0 <memchr>
 801057c:	2800      	cmp	r0, #0
 801057e:	f000 80d5 	beq.w	801072c <__sfvwrite_r+0x258>
 8010582:	3001      	adds	r0, #1
 8010584:	eba0 090a 	sub.w	r9, r0, sl
 8010588:	6820      	ldr	r0, [r4, #0]
 801058a:	6921      	ldr	r1, [r4, #16]
 801058c:	6962      	ldr	r2, [r4, #20]
 801058e:	45d9      	cmp	r9, fp
 8010590:	464b      	mov	r3, r9
 8010592:	bf28      	it	cs
 8010594:	465b      	movcs	r3, fp
 8010596:	4288      	cmp	r0, r1
 8010598:	f240 80cb 	bls.w	8010732 <__sfvwrite_r+0x25e>
 801059c:	68a5      	ldr	r5, [r4, #8]
 801059e:	4415      	add	r5, r2
 80105a0:	42ab      	cmp	r3, r5
 80105a2:	f340 80c6 	ble.w	8010732 <__sfvwrite_r+0x25e>
 80105a6:	4651      	mov	r1, sl
 80105a8:	462a      	mov	r2, r5
 80105aa:	f000 fb93 	bl	8010cd4 <memmove>
 80105ae:	6823      	ldr	r3, [r4, #0]
 80105b0:	442b      	add	r3, r5
 80105b2:	6023      	str	r3, [r4, #0]
 80105b4:	4621      	mov	r1, r4
 80105b6:	4638      	mov	r0, r7
 80105b8:	f7ff fd66 	bl	8010088 <_fflush_r>
 80105bc:	2800      	cmp	r0, #0
 80105be:	d13c      	bne.n	801063a <__sfvwrite_r+0x166>
 80105c0:	ebb9 0905 	subs.w	r9, r9, r5
 80105c4:	f040 80cf 	bne.w	8010766 <__sfvwrite_r+0x292>
 80105c8:	4621      	mov	r1, r4
 80105ca:	4638      	mov	r0, r7
 80105cc:	f7ff fd5c 	bl	8010088 <_fflush_r>
 80105d0:	2800      	cmp	r0, #0
 80105d2:	d132      	bne.n	801063a <__sfvwrite_r+0x166>
 80105d4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80105d8:	44aa      	add	sl, r5
 80105da:	ebab 0b05 	sub.w	fp, fp, r5
 80105de:	1b5d      	subs	r5, r3, r5
 80105e0:	f8c8 5008 	str.w	r5, [r8, #8]
 80105e4:	2d00      	cmp	r5, #0
 80105e6:	d1bf      	bne.n	8010568 <__sfvwrite_r+0x94>
 80105e8:	e77b      	b.n	80104e2 <__sfvwrite_r+0xe>
 80105ea:	4699      	mov	r9, r3
 80105ec:	469a      	mov	sl, r3
 80105ee:	f1ba 0f00 	cmp.w	sl, #0
 80105f2:	d027      	beq.n	8010644 <__sfvwrite_r+0x170>
 80105f4:	89a2      	ldrh	r2, [r4, #12]
 80105f6:	68a5      	ldr	r5, [r4, #8]
 80105f8:	0591      	lsls	r1, r2, #22
 80105fa:	d565      	bpl.n	80106c8 <__sfvwrite_r+0x1f4>
 80105fc:	45aa      	cmp	sl, r5
 80105fe:	d33b      	bcc.n	8010678 <__sfvwrite_r+0x1a4>
 8010600:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010604:	d036      	beq.n	8010674 <__sfvwrite_r+0x1a0>
 8010606:	6921      	ldr	r1, [r4, #16]
 8010608:	6823      	ldr	r3, [r4, #0]
 801060a:	1a5b      	subs	r3, r3, r1
 801060c:	9301      	str	r3, [sp, #4]
 801060e:	6963      	ldr	r3, [r4, #20]
 8010610:	2002      	movs	r0, #2
 8010612:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010616:	fb93 fbf0 	sdiv	fp, r3, r0
 801061a:	9b01      	ldr	r3, [sp, #4]
 801061c:	1c58      	adds	r0, r3, #1
 801061e:	4450      	add	r0, sl
 8010620:	4583      	cmp	fp, r0
 8010622:	bf38      	it	cc
 8010624:	4683      	movcc	fp, r0
 8010626:	0553      	lsls	r3, r2, #21
 8010628:	d53e      	bpl.n	80106a8 <__sfvwrite_r+0x1d4>
 801062a:	4659      	mov	r1, fp
 801062c:	4638      	mov	r0, r7
 801062e:	f000 f943 	bl	80108b8 <_malloc_r>
 8010632:	4605      	mov	r5, r0
 8010634:	b950      	cbnz	r0, 801064c <__sfvwrite_r+0x178>
 8010636:	230c      	movs	r3, #12
 8010638:	603b      	str	r3, [r7, #0]
 801063a:	89a3      	ldrh	r3, [r4, #12]
 801063c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010640:	81a3      	strh	r3, [r4, #12]
 8010642:	e782      	b.n	801054a <__sfvwrite_r+0x76>
 8010644:	e896 0600 	ldmia.w	r6, {r9, sl}
 8010648:	3608      	adds	r6, #8
 801064a:	e7d0      	b.n	80105ee <__sfvwrite_r+0x11a>
 801064c:	9a01      	ldr	r2, [sp, #4]
 801064e:	6921      	ldr	r1, [r4, #16]
 8010650:	f7fd f819 	bl	800d686 <memcpy>
 8010654:	89a2      	ldrh	r2, [r4, #12]
 8010656:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801065a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801065e:	81a2      	strh	r2, [r4, #12]
 8010660:	9b01      	ldr	r3, [sp, #4]
 8010662:	6125      	str	r5, [r4, #16]
 8010664:	441d      	add	r5, r3
 8010666:	ebab 0303 	sub.w	r3, fp, r3
 801066a:	6025      	str	r5, [r4, #0]
 801066c:	f8c4 b014 	str.w	fp, [r4, #20]
 8010670:	4655      	mov	r5, sl
 8010672:	60a3      	str	r3, [r4, #8]
 8010674:	45aa      	cmp	sl, r5
 8010676:	d200      	bcs.n	801067a <__sfvwrite_r+0x1a6>
 8010678:	4655      	mov	r5, sl
 801067a:	462a      	mov	r2, r5
 801067c:	4649      	mov	r1, r9
 801067e:	6820      	ldr	r0, [r4, #0]
 8010680:	f000 fb28 	bl	8010cd4 <memmove>
 8010684:	68a3      	ldr	r3, [r4, #8]
 8010686:	1b5b      	subs	r3, r3, r5
 8010688:	60a3      	str	r3, [r4, #8]
 801068a:	6823      	ldr	r3, [r4, #0]
 801068c:	441d      	add	r5, r3
 801068e:	6025      	str	r5, [r4, #0]
 8010690:	4655      	mov	r5, sl
 8010692:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010696:	44a9      	add	r9, r5
 8010698:	ebaa 0a05 	sub.w	sl, sl, r5
 801069c:	1b5d      	subs	r5, r3, r5
 801069e:	f8c8 5008 	str.w	r5, [r8, #8]
 80106a2:	2d00      	cmp	r5, #0
 80106a4:	d1a3      	bne.n	80105ee <__sfvwrite_r+0x11a>
 80106a6:	e71c      	b.n	80104e2 <__sfvwrite_r+0xe>
 80106a8:	465a      	mov	r2, fp
 80106aa:	4638      	mov	r0, r7
 80106ac:	f000 fe08 	bl	80112c0 <_realloc_r>
 80106b0:	4605      	mov	r5, r0
 80106b2:	2800      	cmp	r0, #0
 80106b4:	d1d4      	bne.n	8010660 <__sfvwrite_r+0x18c>
 80106b6:	6921      	ldr	r1, [r4, #16]
 80106b8:	4638      	mov	r0, r7
 80106ba:	f7ff fe4f 	bl	801035c <_free_r>
 80106be:	89a3      	ldrh	r3, [r4, #12]
 80106c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80106c4:	81a3      	strh	r3, [r4, #12]
 80106c6:	e7b6      	b.n	8010636 <__sfvwrite_r+0x162>
 80106c8:	6820      	ldr	r0, [r4, #0]
 80106ca:	6923      	ldr	r3, [r4, #16]
 80106cc:	4298      	cmp	r0, r3
 80106ce:	d802      	bhi.n	80106d6 <__sfvwrite_r+0x202>
 80106d0:	6962      	ldr	r2, [r4, #20]
 80106d2:	4592      	cmp	sl, r2
 80106d4:	d215      	bcs.n	8010702 <__sfvwrite_r+0x22e>
 80106d6:	4555      	cmp	r5, sl
 80106d8:	bf28      	it	cs
 80106da:	4655      	movcs	r5, sl
 80106dc:	462a      	mov	r2, r5
 80106de:	4649      	mov	r1, r9
 80106e0:	f000 faf8 	bl	8010cd4 <memmove>
 80106e4:	68a3      	ldr	r3, [r4, #8]
 80106e6:	6822      	ldr	r2, [r4, #0]
 80106e8:	1b5b      	subs	r3, r3, r5
 80106ea:	442a      	add	r2, r5
 80106ec:	60a3      	str	r3, [r4, #8]
 80106ee:	6022      	str	r2, [r4, #0]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d1ce      	bne.n	8010692 <__sfvwrite_r+0x1be>
 80106f4:	4621      	mov	r1, r4
 80106f6:	4638      	mov	r0, r7
 80106f8:	f7ff fcc6 	bl	8010088 <_fflush_r>
 80106fc:	2800      	cmp	r0, #0
 80106fe:	d0c8      	beq.n	8010692 <__sfvwrite_r+0x1be>
 8010700:	e79b      	b.n	801063a <__sfvwrite_r+0x166>
 8010702:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8010706:	4553      	cmp	r3, sl
 8010708:	bf28      	it	cs
 801070a:	4653      	movcs	r3, sl
 801070c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 801070e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010712:	6a21      	ldr	r1, [r4, #32]
 8010714:	4353      	muls	r3, r2
 8010716:	4638      	mov	r0, r7
 8010718:	464a      	mov	r2, r9
 801071a:	47a8      	blx	r5
 801071c:	1e05      	subs	r5, r0, #0
 801071e:	dcb8      	bgt.n	8010692 <__sfvwrite_r+0x1be>
 8010720:	e78b      	b.n	801063a <__sfvwrite_r+0x166>
 8010722:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8010726:	2000      	movs	r0, #0
 8010728:	3608      	adds	r6, #8
 801072a:	e71d      	b.n	8010568 <__sfvwrite_r+0x94>
 801072c:	f10b 0901 	add.w	r9, fp, #1
 8010730:	e72a      	b.n	8010588 <__sfvwrite_r+0xb4>
 8010732:	4293      	cmp	r3, r2
 8010734:	db09      	blt.n	801074a <__sfvwrite_r+0x276>
 8010736:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8010738:	6a21      	ldr	r1, [r4, #32]
 801073a:	4613      	mov	r3, r2
 801073c:	4638      	mov	r0, r7
 801073e:	4652      	mov	r2, sl
 8010740:	47a8      	blx	r5
 8010742:	1e05      	subs	r5, r0, #0
 8010744:	f73f af3c 	bgt.w	80105c0 <__sfvwrite_r+0xec>
 8010748:	e777      	b.n	801063a <__sfvwrite_r+0x166>
 801074a:	461a      	mov	r2, r3
 801074c:	4651      	mov	r1, sl
 801074e:	9301      	str	r3, [sp, #4]
 8010750:	f000 fac0 	bl	8010cd4 <memmove>
 8010754:	9b01      	ldr	r3, [sp, #4]
 8010756:	68a2      	ldr	r2, [r4, #8]
 8010758:	1ad2      	subs	r2, r2, r3
 801075a:	60a2      	str	r2, [r4, #8]
 801075c:	6822      	ldr	r2, [r4, #0]
 801075e:	441a      	add	r2, r3
 8010760:	6022      	str	r2, [r4, #0]
 8010762:	461d      	mov	r5, r3
 8010764:	e72c      	b.n	80105c0 <__sfvwrite_r+0xec>
 8010766:	2001      	movs	r0, #1
 8010768:	e734      	b.n	80105d4 <__sfvwrite_r+0x100>
 801076a:	bf00      	nop
 801076c:	7ffffc00 	.word	0x7ffffc00

08010770 <_fwalk_reent>:
 8010770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010774:	4680      	mov	r8, r0
 8010776:	4689      	mov	r9, r1
 8010778:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 801077c:	2600      	movs	r6, #0
 801077e:	b914      	cbnz	r4, 8010786 <_fwalk_reent+0x16>
 8010780:	4630      	mov	r0, r6
 8010782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010786:	68a5      	ldr	r5, [r4, #8]
 8010788:	6867      	ldr	r7, [r4, #4]
 801078a:	3f01      	subs	r7, #1
 801078c:	d501      	bpl.n	8010792 <_fwalk_reent+0x22>
 801078e:	6824      	ldr	r4, [r4, #0]
 8010790:	e7f5      	b.n	801077e <_fwalk_reent+0xe>
 8010792:	89ab      	ldrh	r3, [r5, #12]
 8010794:	2b01      	cmp	r3, #1
 8010796:	d907      	bls.n	80107a8 <_fwalk_reent+0x38>
 8010798:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801079c:	3301      	adds	r3, #1
 801079e:	d003      	beq.n	80107a8 <_fwalk_reent+0x38>
 80107a0:	4629      	mov	r1, r5
 80107a2:	4640      	mov	r0, r8
 80107a4:	47c8      	blx	r9
 80107a6:	4306      	orrs	r6, r0
 80107a8:	3568      	adds	r5, #104	; 0x68
 80107aa:	e7ee      	b.n	801078a <_fwalk_reent+0x1a>

080107ac <_localeconv_r>:
 80107ac:	4b04      	ldr	r3, [pc, #16]	; (80107c0 <_localeconv_r+0x14>)
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	6a18      	ldr	r0, [r3, #32]
 80107b2:	4b04      	ldr	r3, [pc, #16]	; (80107c4 <_localeconv_r+0x18>)
 80107b4:	2800      	cmp	r0, #0
 80107b6:	bf08      	it	eq
 80107b8:	4618      	moveq	r0, r3
 80107ba:	30f0      	adds	r0, #240	; 0xf0
 80107bc:	4770      	bx	lr
 80107be:	bf00      	nop
 80107c0:	20000084 	.word	0x20000084
 80107c4:	20000588 	.word	0x20000588

080107c8 <__retarget_lock_init_recursive>:
 80107c8:	4770      	bx	lr

080107ca <__retarget_lock_close_recursive>:
 80107ca:	4770      	bx	lr

080107cc <__retarget_lock_acquire_recursive>:
 80107cc:	4770      	bx	lr

080107ce <__retarget_lock_release_recursive>:
 80107ce:	4770      	bx	lr

080107d0 <__swhatbuf_r>:
 80107d0:	b570      	push	{r4, r5, r6, lr}
 80107d2:	460e      	mov	r6, r1
 80107d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107d8:	2900      	cmp	r1, #0
 80107da:	b090      	sub	sp, #64	; 0x40
 80107dc:	4614      	mov	r4, r2
 80107de:	461d      	mov	r5, r3
 80107e0:	da09      	bge.n	80107f6 <__swhatbuf_r+0x26>
 80107e2:	89b3      	ldrh	r3, [r6, #12]
 80107e4:	2200      	movs	r2, #0
 80107e6:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80107ea:	602a      	str	r2, [r5, #0]
 80107ec:	d116      	bne.n	801081c <__swhatbuf_r+0x4c>
 80107ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107f2:	6023      	str	r3, [r4, #0]
 80107f4:	e015      	b.n	8010822 <__swhatbuf_r+0x52>
 80107f6:	aa01      	add	r2, sp, #4
 80107f8:	f001 f890 	bl	801191c <_fstat_r>
 80107fc:	2800      	cmp	r0, #0
 80107fe:	dbf0      	blt.n	80107e2 <__swhatbuf_r+0x12>
 8010800:	9a02      	ldr	r2, [sp, #8]
 8010802:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010806:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801080a:	425a      	negs	r2, r3
 801080c:	415a      	adcs	r2, r3
 801080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010812:	602a      	str	r2, [r5, #0]
 8010814:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8010818:	6023      	str	r3, [r4, #0]
 801081a:	e002      	b.n	8010822 <__swhatbuf_r+0x52>
 801081c:	2340      	movs	r3, #64	; 0x40
 801081e:	6023      	str	r3, [r4, #0]
 8010820:	4610      	mov	r0, r2
 8010822:	b010      	add	sp, #64	; 0x40
 8010824:	bd70      	pop	{r4, r5, r6, pc}
	...

08010828 <__smakebuf_r>:
 8010828:	898b      	ldrh	r3, [r1, #12]
 801082a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801082c:	079d      	lsls	r5, r3, #30
 801082e:	4606      	mov	r6, r0
 8010830:	460c      	mov	r4, r1
 8010832:	d507      	bpl.n	8010844 <__smakebuf_r+0x1c>
 8010834:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010838:	6023      	str	r3, [r4, #0]
 801083a:	6123      	str	r3, [r4, #16]
 801083c:	2301      	movs	r3, #1
 801083e:	6163      	str	r3, [r4, #20]
 8010840:	b002      	add	sp, #8
 8010842:	bd70      	pop	{r4, r5, r6, pc}
 8010844:	ab01      	add	r3, sp, #4
 8010846:	466a      	mov	r2, sp
 8010848:	f7ff ffc2 	bl	80107d0 <__swhatbuf_r>
 801084c:	9900      	ldr	r1, [sp, #0]
 801084e:	4605      	mov	r5, r0
 8010850:	4630      	mov	r0, r6
 8010852:	f000 f831 	bl	80108b8 <_malloc_r>
 8010856:	b948      	cbnz	r0, 801086c <__smakebuf_r+0x44>
 8010858:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801085c:	059a      	lsls	r2, r3, #22
 801085e:	d4ef      	bmi.n	8010840 <__smakebuf_r+0x18>
 8010860:	f023 0303 	bic.w	r3, r3, #3
 8010864:	f043 0302 	orr.w	r3, r3, #2
 8010868:	81a3      	strh	r3, [r4, #12]
 801086a:	e7e3      	b.n	8010834 <__smakebuf_r+0xc>
 801086c:	4b0d      	ldr	r3, [pc, #52]	; (80108a4 <__smakebuf_r+0x7c>)
 801086e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010870:	89a3      	ldrh	r3, [r4, #12]
 8010872:	6020      	str	r0, [r4, #0]
 8010874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010878:	81a3      	strh	r3, [r4, #12]
 801087a:	9b00      	ldr	r3, [sp, #0]
 801087c:	6163      	str	r3, [r4, #20]
 801087e:	9b01      	ldr	r3, [sp, #4]
 8010880:	6120      	str	r0, [r4, #16]
 8010882:	b15b      	cbz	r3, 801089c <__smakebuf_r+0x74>
 8010884:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010888:	4630      	mov	r0, r6
 801088a:	f001 f859 	bl	8011940 <_isatty_r>
 801088e:	b128      	cbz	r0, 801089c <__smakebuf_r+0x74>
 8010890:	89a3      	ldrh	r3, [r4, #12]
 8010892:	f023 0303 	bic.w	r3, r3, #3
 8010896:	f043 0301 	orr.w	r3, r3, #1
 801089a:	81a3      	strh	r3, [r4, #12]
 801089c:	89a3      	ldrh	r3, [r4, #12]
 801089e:	431d      	orrs	r5, r3
 80108a0:	81a5      	strh	r5, [r4, #12]
 80108a2:	e7cd      	b.n	8010840 <__smakebuf_r+0x18>
 80108a4:	08010101 	.word	0x08010101

080108a8 <malloc>:
 80108a8:	4b02      	ldr	r3, [pc, #8]	; (80108b4 <malloc+0xc>)
 80108aa:	4601      	mov	r1, r0
 80108ac:	6818      	ldr	r0, [r3, #0]
 80108ae:	f000 b803 	b.w	80108b8 <_malloc_r>
 80108b2:	bf00      	nop
 80108b4:	20000084 	.word	0x20000084

080108b8 <_malloc_r>:
 80108b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108bc:	f101 040b 	add.w	r4, r1, #11
 80108c0:	2c16      	cmp	r4, #22
 80108c2:	4681      	mov	r9, r0
 80108c4:	d907      	bls.n	80108d6 <_malloc_r+0x1e>
 80108c6:	f034 0407 	bics.w	r4, r4, #7
 80108ca:	d505      	bpl.n	80108d8 <_malloc_r+0x20>
 80108cc:	230c      	movs	r3, #12
 80108ce:	f8c9 3000 	str.w	r3, [r9]
 80108d2:	2600      	movs	r6, #0
 80108d4:	e131      	b.n	8010b3a <_malloc_r+0x282>
 80108d6:	2410      	movs	r4, #16
 80108d8:	428c      	cmp	r4, r1
 80108da:	d3f7      	bcc.n	80108cc <_malloc_r+0x14>
 80108dc:	4648      	mov	r0, r9
 80108de:	f000 fa13 	bl	8010d08 <__malloc_lock>
 80108e2:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80108e6:	4d9c      	ldr	r5, [pc, #624]	; (8010b58 <_malloc_r+0x2a0>)
 80108e8:	d236      	bcs.n	8010958 <_malloc_r+0xa0>
 80108ea:	f104 0208 	add.w	r2, r4, #8
 80108ee:	442a      	add	r2, r5
 80108f0:	f1a2 0108 	sub.w	r1, r2, #8
 80108f4:	6856      	ldr	r6, [r2, #4]
 80108f6:	428e      	cmp	r6, r1
 80108f8:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80108fc:	d102      	bne.n	8010904 <_malloc_r+0x4c>
 80108fe:	68d6      	ldr	r6, [r2, #12]
 8010900:	42b2      	cmp	r2, r6
 8010902:	d010      	beq.n	8010926 <_malloc_r+0x6e>
 8010904:	6873      	ldr	r3, [r6, #4]
 8010906:	68f2      	ldr	r2, [r6, #12]
 8010908:	68b1      	ldr	r1, [r6, #8]
 801090a:	f023 0303 	bic.w	r3, r3, #3
 801090e:	60ca      	str	r2, [r1, #12]
 8010910:	4433      	add	r3, r6
 8010912:	6091      	str	r1, [r2, #8]
 8010914:	685a      	ldr	r2, [r3, #4]
 8010916:	f042 0201 	orr.w	r2, r2, #1
 801091a:	605a      	str	r2, [r3, #4]
 801091c:	4648      	mov	r0, r9
 801091e:	f000 f9f9 	bl	8010d14 <__malloc_unlock>
 8010922:	3608      	adds	r6, #8
 8010924:	e109      	b.n	8010b3a <_malloc_r+0x282>
 8010926:	3302      	adds	r3, #2
 8010928:	4a8c      	ldr	r2, [pc, #560]	; (8010b5c <_malloc_r+0x2a4>)
 801092a:	692e      	ldr	r6, [r5, #16]
 801092c:	4296      	cmp	r6, r2
 801092e:	4611      	mov	r1, r2
 8010930:	d06d      	beq.n	8010a0e <_malloc_r+0x156>
 8010932:	6870      	ldr	r0, [r6, #4]
 8010934:	f020 0003 	bic.w	r0, r0, #3
 8010938:	1b07      	subs	r7, r0, r4
 801093a:	2f0f      	cmp	r7, #15
 801093c:	dd47      	ble.n	80109ce <_malloc_r+0x116>
 801093e:	1933      	adds	r3, r6, r4
 8010940:	f044 0401 	orr.w	r4, r4, #1
 8010944:	6074      	str	r4, [r6, #4]
 8010946:	616b      	str	r3, [r5, #20]
 8010948:	612b      	str	r3, [r5, #16]
 801094a:	60da      	str	r2, [r3, #12]
 801094c:	609a      	str	r2, [r3, #8]
 801094e:	f047 0201 	orr.w	r2, r7, #1
 8010952:	605a      	str	r2, [r3, #4]
 8010954:	5037      	str	r7, [r6, r0]
 8010956:	e7e1      	b.n	801091c <_malloc_r+0x64>
 8010958:	0a63      	lsrs	r3, r4, #9
 801095a:	d02a      	beq.n	80109b2 <_malloc_r+0xfa>
 801095c:	2b04      	cmp	r3, #4
 801095e:	d812      	bhi.n	8010986 <_malloc_r+0xce>
 8010960:	09a3      	lsrs	r3, r4, #6
 8010962:	3338      	adds	r3, #56	; 0x38
 8010964:	1c5a      	adds	r2, r3, #1
 8010966:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 801096a:	f1a2 0008 	sub.w	r0, r2, #8
 801096e:	6856      	ldr	r6, [r2, #4]
 8010970:	4286      	cmp	r6, r0
 8010972:	d006      	beq.n	8010982 <_malloc_r+0xca>
 8010974:	6872      	ldr	r2, [r6, #4]
 8010976:	f022 0203 	bic.w	r2, r2, #3
 801097a:	1b11      	subs	r1, r2, r4
 801097c:	290f      	cmp	r1, #15
 801097e:	dd1c      	ble.n	80109ba <_malloc_r+0x102>
 8010980:	3b01      	subs	r3, #1
 8010982:	3301      	adds	r3, #1
 8010984:	e7d0      	b.n	8010928 <_malloc_r+0x70>
 8010986:	2b14      	cmp	r3, #20
 8010988:	d801      	bhi.n	801098e <_malloc_r+0xd6>
 801098a:	335b      	adds	r3, #91	; 0x5b
 801098c:	e7ea      	b.n	8010964 <_malloc_r+0xac>
 801098e:	2b54      	cmp	r3, #84	; 0x54
 8010990:	d802      	bhi.n	8010998 <_malloc_r+0xe0>
 8010992:	0b23      	lsrs	r3, r4, #12
 8010994:	336e      	adds	r3, #110	; 0x6e
 8010996:	e7e5      	b.n	8010964 <_malloc_r+0xac>
 8010998:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 801099c:	d802      	bhi.n	80109a4 <_malloc_r+0xec>
 801099e:	0be3      	lsrs	r3, r4, #15
 80109a0:	3377      	adds	r3, #119	; 0x77
 80109a2:	e7df      	b.n	8010964 <_malloc_r+0xac>
 80109a4:	f240 5254 	movw	r2, #1364	; 0x554
 80109a8:	4293      	cmp	r3, r2
 80109aa:	d804      	bhi.n	80109b6 <_malloc_r+0xfe>
 80109ac:	0ca3      	lsrs	r3, r4, #18
 80109ae:	337c      	adds	r3, #124	; 0x7c
 80109b0:	e7d8      	b.n	8010964 <_malloc_r+0xac>
 80109b2:	233f      	movs	r3, #63	; 0x3f
 80109b4:	e7d6      	b.n	8010964 <_malloc_r+0xac>
 80109b6:	237e      	movs	r3, #126	; 0x7e
 80109b8:	e7d4      	b.n	8010964 <_malloc_r+0xac>
 80109ba:	2900      	cmp	r1, #0
 80109bc:	68f1      	ldr	r1, [r6, #12]
 80109be:	db04      	blt.n	80109ca <_malloc_r+0x112>
 80109c0:	68b3      	ldr	r3, [r6, #8]
 80109c2:	60d9      	str	r1, [r3, #12]
 80109c4:	608b      	str	r3, [r1, #8]
 80109c6:	18b3      	adds	r3, r6, r2
 80109c8:	e7a4      	b.n	8010914 <_malloc_r+0x5c>
 80109ca:	460e      	mov	r6, r1
 80109cc:	e7d0      	b.n	8010970 <_malloc_r+0xb8>
 80109ce:	2f00      	cmp	r7, #0
 80109d0:	616a      	str	r2, [r5, #20]
 80109d2:	612a      	str	r2, [r5, #16]
 80109d4:	db05      	blt.n	80109e2 <_malloc_r+0x12a>
 80109d6:	4430      	add	r0, r6
 80109d8:	6843      	ldr	r3, [r0, #4]
 80109da:	f043 0301 	orr.w	r3, r3, #1
 80109de:	6043      	str	r3, [r0, #4]
 80109e0:	e79c      	b.n	801091c <_malloc_r+0x64>
 80109e2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80109e6:	d244      	bcs.n	8010a72 <_malloc_r+0x1ba>
 80109e8:	08c0      	lsrs	r0, r0, #3
 80109ea:	1087      	asrs	r7, r0, #2
 80109ec:	2201      	movs	r2, #1
 80109ee:	fa02 f707 	lsl.w	r7, r2, r7
 80109f2:	686a      	ldr	r2, [r5, #4]
 80109f4:	3001      	adds	r0, #1
 80109f6:	433a      	orrs	r2, r7
 80109f8:	606a      	str	r2, [r5, #4]
 80109fa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80109fe:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8010a02:	60b7      	str	r7, [r6, #8]
 8010a04:	3a08      	subs	r2, #8
 8010a06:	60f2      	str	r2, [r6, #12]
 8010a08:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8010a0c:	60fe      	str	r6, [r7, #12]
 8010a0e:	2001      	movs	r0, #1
 8010a10:	109a      	asrs	r2, r3, #2
 8010a12:	fa00 f202 	lsl.w	r2, r0, r2
 8010a16:	6868      	ldr	r0, [r5, #4]
 8010a18:	4282      	cmp	r2, r0
 8010a1a:	f200 80a1 	bhi.w	8010b60 <_malloc_r+0x2a8>
 8010a1e:	4202      	tst	r2, r0
 8010a20:	d106      	bne.n	8010a30 <_malloc_r+0x178>
 8010a22:	f023 0303 	bic.w	r3, r3, #3
 8010a26:	0052      	lsls	r2, r2, #1
 8010a28:	4202      	tst	r2, r0
 8010a2a:	f103 0304 	add.w	r3, r3, #4
 8010a2e:	d0fa      	beq.n	8010a26 <_malloc_r+0x16e>
 8010a30:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8010a34:	46e0      	mov	r8, ip
 8010a36:	469e      	mov	lr, r3
 8010a38:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8010a3c:	4546      	cmp	r6, r8
 8010a3e:	d153      	bne.n	8010ae8 <_malloc_r+0x230>
 8010a40:	f10e 0e01 	add.w	lr, lr, #1
 8010a44:	f01e 0f03 	tst.w	lr, #3
 8010a48:	f108 0808 	add.w	r8, r8, #8
 8010a4c:	d1f4      	bne.n	8010a38 <_malloc_r+0x180>
 8010a4e:	0798      	lsls	r0, r3, #30
 8010a50:	d179      	bne.n	8010b46 <_malloc_r+0x28e>
 8010a52:	686b      	ldr	r3, [r5, #4]
 8010a54:	ea23 0302 	bic.w	r3, r3, r2
 8010a58:	606b      	str	r3, [r5, #4]
 8010a5a:	6868      	ldr	r0, [r5, #4]
 8010a5c:	0052      	lsls	r2, r2, #1
 8010a5e:	4282      	cmp	r2, r0
 8010a60:	d87e      	bhi.n	8010b60 <_malloc_r+0x2a8>
 8010a62:	2a00      	cmp	r2, #0
 8010a64:	d07c      	beq.n	8010b60 <_malloc_r+0x2a8>
 8010a66:	4673      	mov	r3, lr
 8010a68:	4202      	tst	r2, r0
 8010a6a:	d1e1      	bne.n	8010a30 <_malloc_r+0x178>
 8010a6c:	3304      	adds	r3, #4
 8010a6e:	0052      	lsls	r2, r2, #1
 8010a70:	e7fa      	b.n	8010a68 <_malloc_r+0x1b0>
 8010a72:	0a42      	lsrs	r2, r0, #9
 8010a74:	2a04      	cmp	r2, #4
 8010a76:	d815      	bhi.n	8010aa4 <_malloc_r+0x1ec>
 8010a78:	0982      	lsrs	r2, r0, #6
 8010a7a:	3238      	adds	r2, #56	; 0x38
 8010a7c:	1c57      	adds	r7, r2, #1
 8010a7e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8010a82:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8010a86:	45be      	cmp	lr, r7
 8010a88:	d126      	bne.n	8010ad8 <_malloc_r+0x220>
 8010a8a:	2001      	movs	r0, #1
 8010a8c:	1092      	asrs	r2, r2, #2
 8010a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8010a92:	6868      	ldr	r0, [r5, #4]
 8010a94:	4310      	orrs	r0, r2
 8010a96:	6068      	str	r0, [r5, #4]
 8010a98:	f8c6 e00c 	str.w	lr, [r6, #12]
 8010a9c:	60b7      	str	r7, [r6, #8]
 8010a9e:	f8ce 6008 	str.w	r6, [lr, #8]
 8010aa2:	e7b3      	b.n	8010a0c <_malloc_r+0x154>
 8010aa4:	2a14      	cmp	r2, #20
 8010aa6:	d801      	bhi.n	8010aac <_malloc_r+0x1f4>
 8010aa8:	325b      	adds	r2, #91	; 0x5b
 8010aaa:	e7e7      	b.n	8010a7c <_malloc_r+0x1c4>
 8010aac:	2a54      	cmp	r2, #84	; 0x54
 8010aae:	d802      	bhi.n	8010ab6 <_malloc_r+0x1fe>
 8010ab0:	0b02      	lsrs	r2, r0, #12
 8010ab2:	326e      	adds	r2, #110	; 0x6e
 8010ab4:	e7e2      	b.n	8010a7c <_malloc_r+0x1c4>
 8010ab6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8010aba:	d802      	bhi.n	8010ac2 <_malloc_r+0x20a>
 8010abc:	0bc2      	lsrs	r2, r0, #15
 8010abe:	3277      	adds	r2, #119	; 0x77
 8010ac0:	e7dc      	b.n	8010a7c <_malloc_r+0x1c4>
 8010ac2:	f240 5754 	movw	r7, #1364	; 0x554
 8010ac6:	42ba      	cmp	r2, r7
 8010ac8:	bf9a      	itte	ls
 8010aca:	0c82      	lsrls	r2, r0, #18
 8010acc:	327c      	addls	r2, #124	; 0x7c
 8010ace:	227e      	movhi	r2, #126	; 0x7e
 8010ad0:	e7d4      	b.n	8010a7c <_malloc_r+0x1c4>
 8010ad2:	68bf      	ldr	r7, [r7, #8]
 8010ad4:	45be      	cmp	lr, r7
 8010ad6:	d004      	beq.n	8010ae2 <_malloc_r+0x22a>
 8010ad8:	687a      	ldr	r2, [r7, #4]
 8010ada:	f022 0203 	bic.w	r2, r2, #3
 8010ade:	4290      	cmp	r0, r2
 8010ae0:	d3f7      	bcc.n	8010ad2 <_malloc_r+0x21a>
 8010ae2:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8010ae6:	e7d7      	b.n	8010a98 <_malloc_r+0x1e0>
 8010ae8:	6870      	ldr	r0, [r6, #4]
 8010aea:	68f7      	ldr	r7, [r6, #12]
 8010aec:	f020 0003 	bic.w	r0, r0, #3
 8010af0:	eba0 0a04 	sub.w	sl, r0, r4
 8010af4:	f1ba 0f0f 	cmp.w	sl, #15
 8010af8:	dd10      	ble.n	8010b1c <_malloc_r+0x264>
 8010afa:	68b2      	ldr	r2, [r6, #8]
 8010afc:	1933      	adds	r3, r6, r4
 8010afe:	f044 0401 	orr.w	r4, r4, #1
 8010b02:	6074      	str	r4, [r6, #4]
 8010b04:	60d7      	str	r7, [r2, #12]
 8010b06:	60ba      	str	r2, [r7, #8]
 8010b08:	f04a 0201 	orr.w	r2, sl, #1
 8010b0c:	616b      	str	r3, [r5, #20]
 8010b0e:	612b      	str	r3, [r5, #16]
 8010b10:	60d9      	str	r1, [r3, #12]
 8010b12:	6099      	str	r1, [r3, #8]
 8010b14:	605a      	str	r2, [r3, #4]
 8010b16:	f846 a000 	str.w	sl, [r6, r0]
 8010b1a:	e6ff      	b.n	801091c <_malloc_r+0x64>
 8010b1c:	f1ba 0f00 	cmp.w	sl, #0
 8010b20:	db0f      	blt.n	8010b42 <_malloc_r+0x28a>
 8010b22:	4430      	add	r0, r6
 8010b24:	6843      	ldr	r3, [r0, #4]
 8010b26:	f043 0301 	orr.w	r3, r3, #1
 8010b2a:	6043      	str	r3, [r0, #4]
 8010b2c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8010b30:	4648      	mov	r0, r9
 8010b32:	60df      	str	r7, [r3, #12]
 8010b34:	60bb      	str	r3, [r7, #8]
 8010b36:	f000 f8ed 	bl	8010d14 <__malloc_unlock>
 8010b3a:	4630      	mov	r0, r6
 8010b3c:	b003      	add	sp, #12
 8010b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b42:	463e      	mov	r6, r7
 8010b44:	e77a      	b.n	8010a3c <_malloc_r+0x184>
 8010b46:	f85c 0908 	ldr.w	r0, [ip], #-8
 8010b4a:	4584      	cmp	ip, r0
 8010b4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8010b50:	f43f af7d 	beq.w	8010a4e <_malloc_r+0x196>
 8010b54:	e781      	b.n	8010a5a <_malloc_r+0x1a2>
 8010b56:	bf00      	nop
 8010b58:	20000178 	.word	0x20000178
 8010b5c:	20000180 	.word	0x20000180
 8010b60:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8010b64:	f8db 6004 	ldr.w	r6, [fp, #4]
 8010b68:	f026 0603 	bic.w	r6, r6, #3
 8010b6c:	42b4      	cmp	r4, r6
 8010b6e:	d803      	bhi.n	8010b78 <_malloc_r+0x2c0>
 8010b70:	1b33      	subs	r3, r6, r4
 8010b72:	2b0f      	cmp	r3, #15
 8010b74:	f300 8096 	bgt.w	8010ca4 <_malloc_r+0x3ec>
 8010b78:	4a4f      	ldr	r2, [pc, #316]	; (8010cb8 <_malloc_r+0x400>)
 8010b7a:	6817      	ldr	r7, [r2, #0]
 8010b7c:	4a4f      	ldr	r2, [pc, #316]	; (8010cbc <_malloc_r+0x404>)
 8010b7e:	6811      	ldr	r1, [r2, #0]
 8010b80:	3710      	adds	r7, #16
 8010b82:	3101      	adds	r1, #1
 8010b84:	eb0b 0306 	add.w	r3, fp, r6
 8010b88:	4427      	add	r7, r4
 8010b8a:	d005      	beq.n	8010b98 <_malloc_r+0x2e0>
 8010b8c:	494c      	ldr	r1, [pc, #304]	; (8010cc0 <_malloc_r+0x408>)
 8010b8e:	3901      	subs	r1, #1
 8010b90:	440f      	add	r7, r1
 8010b92:	3101      	adds	r1, #1
 8010b94:	4249      	negs	r1, r1
 8010b96:	400f      	ands	r7, r1
 8010b98:	4639      	mov	r1, r7
 8010b9a:	4648      	mov	r0, r9
 8010b9c:	9201      	str	r2, [sp, #4]
 8010b9e:	9300      	str	r3, [sp, #0]
 8010ba0:	f000 fd0e 	bl	80115c0 <_sbrk_r>
 8010ba4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010ba8:	4680      	mov	r8, r0
 8010baa:	d056      	beq.n	8010c5a <_malloc_r+0x3a2>
 8010bac:	9b00      	ldr	r3, [sp, #0]
 8010bae:	9a01      	ldr	r2, [sp, #4]
 8010bb0:	4283      	cmp	r3, r0
 8010bb2:	d901      	bls.n	8010bb8 <_malloc_r+0x300>
 8010bb4:	45ab      	cmp	fp, r5
 8010bb6:	d150      	bne.n	8010c5a <_malloc_r+0x3a2>
 8010bb8:	4842      	ldr	r0, [pc, #264]	; (8010cc4 <_malloc_r+0x40c>)
 8010bba:	6801      	ldr	r1, [r0, #0]
 8010bbc:	4543      	cmp	r3, r8
 8010bbe:	eb07 0e01 	add.w	lr, r7, r1
 8010bc2:	f8c0 e000 	str.w	lr, [r0]
 8010bc6:	4940      	ldr	r1, [pc, #256]	; (8010cc8 <_malloc_r+0x410>)
 8010bc8:	4682      	mov	sl, r0
 8010bca:	d113      	bne.n	8010bf4 <_malloc_r+0x33c>
 8010bcc:	420b      	tst	r3, r1
 8010bce:	d111      	bne.n	8010bf4 <_malloc_r+0x33c>
 8010bd0:	68ab      	ldr	r3, [r5, #8]
 8010bd2:	443e      	add	r6, r7
 8010bd4:	f046 0601 	orr.w	r6, r6, #1
 8010bd8:	605e      	str	r6, [r3, #4]
 8010bda:	4a3c      	ldr	r2, [pc, #240]	; (8010ccc <_malloc_r+0x414>)
 8010bdc:	f8da 3000 	ldr.w	r3, [sl]
 8010be0:	6811      	ldr	r1, [r2, #0]
 8010be2:	428b      	cmp	r3, r1
 8010be4:	bf88      	it	hi
 8010be6:	6013      	strhi	r3, [r2, #0]
 8010be8:	4a39      	ldr	r2, [pc, #228]	; (8010cd0 <_malloc_r+0x418>)
 8010bea:	6811      	ldr	r1, [r2, #0]
 8010bec:	428b      	cmp	r3, r1
 8010bee:	bf88      	it	hi
 8010bf0:	6013      	strhi	r3, [r2, #0]
 8010bf2:	e032      	b.n	8010c5a <_malloc_r+0x3a2>
 8010bf4:	6810      	ldr	r0, [r2, #0]
 8010bf6:	3001      	adds	r0, #1
 8010bf8:	bf1b      	ittet	ne
 8010bfa:	eba8 0303 	subne.w	r3, r8, r3
 8010bfe:	4473      	addne	r3, lr
 8010c00:	f8c2 8000 	streq.w	r8, [r2]
 8010c04:	f8ca 3000 	strne.w	r3, [sl]
 8010c08:	f018 0007 	ands.w	r0, r8, #7
 8010c0c:	bf1c      	itt	ne
 8010c0e:	f1c0 0008 	rsbne	r0, r0, #8
 8010c12:	4480      	addne	r8, r0
 8010c14:	4b2a      	ldr	r3, [pc, #168]	; (8010cc0 <_malloc_r+0x408>)
 8010c16:	4447      	add	r7, r8
 8010c18:	4418      	add	r0, r3
 8010c1a:	400f      	ands	r7, r1
 8010c1c:	1bc7      	subs	r7, r0, r7
 8010c1e:	4639      	mov	r1, r7
 8010c20:	4648      	mov	r0, r9
 8010c22:	f000 fccd 	bl	80115c0 <_sbrk_r>
 8010c26:	1c43      	adds	r3, r0, #1
 8010c28:	bf08      	it	eq
 8010c2a:	4640      	moveq	r0, r8
 8010c2c:	f8da 3000 	ldr.w	r3, [sl]
 8010c30:	f8c5 8008 	str.w	r8, [r5, #8]
 8010c34:	bf08      	it	eq
 8010c36:	2700      	moveq	r7, #0
 8010c38:	eba0 0008 	sub.w	r0, r0, r8
 8010c3c:	443b      	add	r3, r7
 8010c3e:	4407      	add	r7, r0
 8010c40:	f047 0701 	orr.w	r7, r7, #1
 8010c44:	45ab      	cmp	fp, r5
 8010c46:	f8ca 3000 	str.w	r3, [sl]
 8010c4a:	f8c8 7004 	str.w	r7, [r8, #4]
 8010c4e:	d0c4      	beq.n	8010bda <_malloc_r+0x322>
 8010c50:	2e0f      	cmp	r6, #15
 8010c52:	d810      	bhi.n	8010c76 <_malloc_r+0x3be>
 8010c54:	2301      	movs	r3, #1
 8010c56:	f8c8 3004 	str.w	r3, [r8, #4]
 8010c5a:	68ab      	ldr	r3, [r5, #8]
 8010c5c:	685a      	ldr	r2, [r3, #4]
 8010c5e:	f022 0203 	bic.w	r2, r2, #3
 8010c62:	4294      	cmp	r4, r2
 8010c64:	eba2 0304 	sub.w	r3, r2, r4
 8010c68:	d801      	bhi.n	8010c6e <_malloc_r+0x3b6>
 8010c6a:	2b0f      	cmp	r3, #15
 8010c6c:	dc1a      	bgt.n	8010ca4 <_malloc_r+0x3ec>
 8010c6e:	4648      	mov	r0, r9
 8010c70:	f000 f850 	bl	8010d14 <__malloc_unlock>
 8010c74:	e62d      	b.n	80108d2 <_malloc_r+0x1a>
 8010c76:	f8db 3004 	ldr.w	r3, [fp, #4]
 8010c7a:	3e0c      	subs	r6, #12
 8010c7c:	f026 0607 	bic.w	r6, r6, #7
 8010c80:	f003 0301 	and.w	r3, r3, #1
 8010c84:	4333      	orrs	r3, r6
 8010c86:	f8cb 3004 	str.w	r3, [fp, #4]
 8010c8a:	eb0b 0306 	add.w	r3, fp, r6
 8010c8e:	2205      	movs	r2, #5
 8010c90:	2e0f      	cmp	r6, #15
 8010c92:	605a      	str	r2, [r3, #4]
 8010c94:	609a      	str	r2, [r3, #8]
 8010c96:	d9a0      	bls.n	8010bda <_malloc_r+0x322>
 8010c98:	f10b 0108 	add.w	r1, fp, #8
 8010c9c:	4648      	mov	r0, r9
 8010c9e:	f7ff fb5d 	bl	801035c <_free_r>
 8010ca2:	e79a      	b.n	8010bda <_malloc_r+0x322>
 8010ca4:	68ae      	ldr	r6, [r5, #8]
 8010ca6:	f044 0201 	orr.w	r2, r4, #1
 8010caa:	4434      	add	r4, r6
 8010cac:	f043 0301 	orr.w	r3, r3, #1
 8010cb0:	6072      	str	r2, [r6, #4]
 8010cb2:	60ac      	str	r4, [r5, #8]
 8010cb4:	6063      	str	r3, [r4, #4]
 8010cb6:	e631      	b.n	801091c <_malloc_r+0x64>
 8010cb8:	2000507c 	.word	0x2000507c
 8010cbc:	20000580 	.word	0x20000580
 8010cc0:	00001000 	.word	0x00001000
 8010cc4:	2000504c 	.word	0x2000504c
 8010cc8:	00000fff 	.word	0x00000fff
 8010ccc:	20005074 	.word	0x20005074
 8010cd0:	20005078 	.word	0x20005078

08010cd4 <memmove>:
 8010cd4:	4288      	cmp	r0, r1
 8010cd6:	b510      	push	{r4, lr}
 8010cd8:	eb01 0302 	add.w	r3, r1, r2
 8010cdc:	d803      	bhi.n	8010ce6 <memmove+0x12>
 8010cde:	1e42      	subs	r2, r0, #1
 8010ce0:	4299      	cmp	r1, r3
 8010ce2:	d10c      	bne.n	8010cfe <memmove+0x2a>
 8010ce4:	bd10      	pop	{r4, pc}
 8010ce6:	4298      	cmp	r0, r3
 8010ce8:	d2f9      	bcs.n	8010cde <memmove+0xa>
 8010cea:	1881      	adds	r1, r0, r2
 8010cec:	1ad2      	subs	r2, r2, r3
 8010cee:	42d3      	cmn	r3, r2
 8010cf0:	d100      	bne.n	8010cf4 <memmove+0x20>
 8010cf2:	bd10      	pop	{r4, pc}
 8010cf4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010cf8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010cfc:	e7f7      	b.n	8010cee <memmove+0x1a>
 8010cfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010d02:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010d06:	e7eb      	b.n	8010ce0 <memmove+0xc>

08010d08 <__malloc_lock>:
 8010d08:	4801      	ldr	r0, [pc, #4]	; (8010d10 <__malloc_lock+0x8>)
 8010d0a:	f7ff bd5f 	b.w	80107cc <__retarget_lock_acquire_recursive>
 8010d0e:	bf00      	nop
 8010d10:	2000592a 	.word	0x2000592a

08010d14 <__malloc_unlock>:
 8010d14:	4801      	ldr	r0, [pc, #4]	; (8010d1c <__malloc_unlock+0x8>)
 8010d16:	f7ff bd5a 	b.w	80107ce <__retarget_lock_release_recursive>
 8010d1a:	bf00      	nop
 8010d1c:	2000592a 	.word	0x2000592a

08010d20 <_Balloc>:
 8010d20:	b570      	push	{r4, r5, r6, lr}
 8010d22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010d24:	4604      	mov	r4, r0
 8010d26:	460e      	mov	r6, r1
 8010d28:	b93d      	cbnz	r5, 8010d3a <_Balloc+0x1a>
 8010d2a:	2010      	movs	r0, #16
 8010d2c:	f7ff fdbc 	bl	80108a8 <malloc>
 8010d30:	6260      	str	r0, [r4, #36]	; 0x24
 8010d32:	6045      	str	r5, [r0, #4]
 8010d34:	6085      	str	r5, [r0, #8]
 8010d36:	6005      	str	r5, [r0, #0]
 8010d38:	60c5      	str	r5, [r0, #12]
 8010d3a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010d3c:	68eb      	ldr	r3, [r5, #12]
 8010d3e:	b183      	cbz	r3, 8010d62 <_Balloc+0x42>
 8010d40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d42:	68db      	ldr	r3, [r3, #12]
 8010d44:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010d48:	b9b8      	cbnz	r0, 8010d7a <_Balloc+0x5a>
 8010d4a:	2101      	movs	r1, #1
 8010d4c:	fa01 f506 	lsl.w	r5, r1, r6
 8010d50:	1d6a      	adds	r2, r5, #5
 8010d52:	0092      	lsls	r2, r2, #2
 8010d54:	4620      	mov	r0, r4
 8010d56:	f000 fccd 	bl	80116f4 <_calloc_r>
 8010d5a:	b160      	cbz	r0, 8010d76 <_Balloc+0x56>
 8010d5c:	6046      	str	r6, [r0, #4]
 8010d5e:	6085      	str	r5, [r0, #8]
 8010d60:	e00e      	b.n	8010d80 <_Balloc+0x60>
 8010d62:	2221      	movs	r2, #33	; 0x21
 8010d64:	2104      	movs	r1, #4
 8010d66:	4620      	mov	r0, r4
 8010d68:	f000 fcc4 	bl	80116f4 <_calloc_r>
 8010d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d6e:	60e8      	str	r0, [r5, #12]
 8010d70:	68db      	ldr	r3, [r3, #12]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d1e4      	bne.n	8010d40 <_Balloc+0x20>
 8010d76:	2000      	movs	r0, #0
 8010d78:	bd70      	pop	{r4, r5, r6, pc}
 8010d7a:	6802      	ldr	r2, [r0, #0]
 8010d7c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010d80:	2300      	movs	r3, #0
 8010d82:	6103      	str	r3, [r0, #16]
 8010d84:	60c3      	str	r3, [r0, #12]
 8010d86:	bd70      	pop	{r4, r5, r6, pc}

08010d88 <_Bfree>:
 8010d88:	b570      	push	{r4, r5, r6, lr}
 8010d8a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010d8c:	4606      	mov	r6, r0
 8010d8e:	460d      	mov	r5, r1
 8010d90:	b93c      	cbnz	r4, 8010da2 <_Bfree+0x1a>
 8010d92:	2010      	movs	r0, #16
 8010d94:	f7ff fd88 	bl	80108a8 <malloc>
 8010d98:	6270      	str	r0, [r6, #36]	; 0x24
 8010d9a:	6044      	str	r4, [r0, #4]
 8010d9c:	6084      	str	r4, [r0, #8]
 8010d9e:	6004      	str	r4, [r0, #0]
 8010da0:	60c4      	str	r4, [r0, #12]
 8010da2:	b13d      	cbz	r5, 8010db4 <_Bfree+0x2c>
 8010da4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010da6:	686a      	ldr	r2, [r5, #4]
 8010da8:	68db      	ldr	r3, [r3, #12]
 8010daa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010dae:	6029      	str	r1, [r5, #0]
 8010db0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010db4:	bd70      	pop	{r4, r5, r6, pc}

08010db6 <__multadd>:
 8010db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010dba:	690d      	ldr	r5, [r1, #16]
 8010dbc:	461f      	mov	r7, r3
 8010dbe:	4606      	mov	r6, r0
 8010dc0:	460c      	mov	r4, r1
 8010dc2:	f101 0e14 	add.w	lr, r1, #20
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	f8de 0000 	ldr.w	r0, [lr]
 8010dcc:	b281      	uxth	r1, r0
 8010dce:	fb02 7101 	mla	r1, r2, r1, r7
 8010dd2:	0c0f      	lsrs	r7, r1, #16
 8010dd4:	0c00      	lsrs	r0, r0, #16
 8010dd6:	fb02 7000 	mla	r0, r2, r0, r7
 8010dda:	b289      	uxth	r1, r1
 8010ddc:	3301      	adds	r3, #1
 8010dde:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010de2:	429d      	cmp	r5, r3
 8010de4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010de8:	f84e 1b04 	str.w	r1, [lr], #4
 8010dec:	dcec      	bgt.n	8010dc8 <__multadd+0x12>
 8010dee:	b1d7      	cbz	r7, 8010e26 <__multadd+0x70>
 8010df0:	68a3      	ldr	r3, [r4, #8]
 8010df2:	429d      	cmp	r5, r3
 8010df4:	db12      	blt.n	8010e1c <__multadd+0x66>
 8010df6:	6861      	ldr	r1, [r4, #4]
 8010df8:	4630      	mov	r0, r6
 8010dfa:	3101      	adds	r1, #1
 8010dfc:	f7ff ff90 	bl	8010d20 <_Balloc>
 8010e00:	6922      	ldr	r2, [r4, #16]
 8010e02:	3202      	adds	r2, #2
 8010e04:	f104 010c 	add.w	r1, r4, #12
 8010e08:	4680      	mov	r8, r0
 8010e0a:	0092      	lsls	r2, r2, #2
 8010e0c:	300c      	adds	r0, #12
 8010e0e:	f7fc fc3a 	bl	800d686 <memcpy>
 8010e12:	4621      	mov	r1, r4
 8010e14:	4630      	mov	r0, r6
 8010e16:	f7ff ffb7 	bl	8010d88 <_Bfree>
 8010e1a:	4644      	mov	r4, r8
 8010e1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010e20:	3501      	adds	r5, #1
 8010e22:	615f      	str	r7, [r3, #20]
 8010e24:	6125      	str	r5, [r4, #16]
 8010e26:	4620      	mov	r0, r4
 8010e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010e2c <__hi0bits>:
 8010e2c:	0c02      	lsrs	r2, r0, #16
 8010e2e:	0412      	lsls	r2, r2, #16
 8010e30:	4603      	mov	r3, r0
 8010e32:	b9b2      	cbnz	r2, 8010e62 <__hi0bits+0x36>
 8010e34:	0403      	lsls	r3, r0, #16
 8010e36:	2010      	movs	r0, #16
 8010e38:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010e3c:	bf04      	itt	eq
 8010e3e:	021b      	lsleq	r3, r3, #8
 8010e40:	3008      	addeq	r0, #8
 8010e42:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010e46:	bf04      	itt	eq
 8010e48:	011b      	lsleq	r3, r3, #4
 8010e4a:	3004      	addeq	r0, #4
 8010e4c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010e50:	bf04      	itt	eq
 8010e52:	009b      	lsleq	r3, r3, #2
 8010e54:	3002      	addeq	r0, #2
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	db06      	blt.n	8010e68 <__hi0bits+0x3c>
 8010e5a:	005b      	lsls	r3, r3, #1
 8010e5c:	d503      	bpl.n	8010e66 <__hi0bits+0x3a>
 8010e5e:	3001      	adds	r0, #1
 8010e60:	4770      	bx	lr
 8010e62:	2000      	movs	r0, #0
 8010e64:	e7e8      	b.n	8010e38 <__hi0bits+0xc>
 8010e66:	2020      	movs	r0, #32
 8010e68:	4770      	bx	lr

08010e6a <__lo0bits>:
 8010e6a:	6803      	ldr	r3, [r0, #0]
 8010e6c:	f013 0207 	ands.w	r2, r3, #7
 8010e70:	4601      	mov	r1, r0
 8010e72:	d00b      	beq.n	8010e8c <__lo0bits+0x22>
 8010e74:	07da      	lsls	r2, r3, #31
 8010e76:	d423      	bmi.n	8010ec0 <__lo0bits+0x56>
 8010e78:	0798      	lsls	r0, r3, #30
 8010e7a:	bf49      	itett	mi
 8010e7c:	085b      	lsrmi	r3, r3, #1
 8010e7e:	089b      	lsrpl	r3, r3, #2
 8010e80:	2001      	movmi	r0, #1
 8010e82:	600b      	strmi	r3, [r1, #0]
 8010e84:	bf5c      	itt	pl
 8010e86:	600b      	strpl	r3, [r1, #0]
 8010e88:	2002      	movpl	r0, #2
 8010e8a:	4770      	bx	lr
 8010e8c:	b298      	uxth	r0, r3
 8010e8e:	b9a8      	cbnz	r0, 8010ebc <__lo0bits+0x52>
 8010e90:	0c1b      	lsrs	r3, r3, #16
 8010e92:	2010      	movs	r0, #16
 8010e94:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010e98:	bf04      	itt	eq
 8010e9a:	0a1b      	lsreq	r3, r3, #8
 8010e9c:	3008      	addeq	r0, #8
 8010e9e:	071a      	lsls	r2, r3, #28
 8010ea0:	bf04      	itt	eq
 8010ea2:	091b      	lsreq	r3, r3, #4
 8010ea4:	3004      	addeq	r0, #4
 8010ea6:	079a      	lsls	r2, r3, #30
 8010ea8:	bf04      	itt	eq
 8010eaa:	089b      	lsreq	r3, r3, #2
 8010eac:	3002      	addeq	r0, #2
 8010eae:	07da      	lsls	r2, r3, #31
 8010eb0:	d402      	bmi.n	8010eb8 <__lo0bits+0x4e>
 8010eb2:	085b      	lsrs	r3, r3, #1
 8010eb4:	d006      	beq.n	8010ec4 <__lo0bits+0x5a>
 8010eb6:	3001      	adds	r0, #1
 8010eb8:	600b      	str	r3, [r1, #0]
 8010eba:	4770      	bx	lr
 8010ebc:	4610      	mov	r0, r2
 8010ebe:	e7e9      	b.n	8010e94 <__lo0bits+0x2a>
 8010ec0:	2000      	movs	r0, #0
 8010ec2:	4770      	bx	lr
 8010ec4:	2020      	movs	r0, #32
 8010ec6:	4770      	bx	lr

08010ec8 <__i2b>:
 8010ec8:	b510      	push	{r4, lr}
 8010eca:	460c      	mov	r4, r1
 8010ecc:	2101      	movs	r1, #1
 8010ece:	f7ff ff27 	bl	8010d20 <_Balloc>
 8010ed2:	2201      	movs	r2, #1
 8010ed4:	6144      	str	r4, [r0, #20]
 8010ed6:	6102      	str	r2, [r0, #16]
 8010ed8:	bd10      	pop	{r4, pc}

08010eda <__multiply>:
 8010eda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ede:	4614      	mov	r4, r2
 8010ee0:	690a      	ldr	r2, [r1, #16]
 8010ee2:	6923      	ldr	r3, [r4, #16]
 8010ee4:	429a      	cmp	r2, r3
 8010ee6:	bfb8      	it	lt
 8010ee8:	460b      	movlt	r3, r1
 8010eea:	4689      	mov	r9, r1
 8010eec:	bfbc      	itt	lt
 8010eee:	46a1      	movlt	r9, r4
 8010ef0:	461c      	movlt	r4, r3
 8010ef2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010ef6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010efa:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8010efe:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010f02:	eb07 060a 	add.w	r6, r7, sl
 8010f06:	429e      	cmp	r6, r3
 8010f08:	bfc8      	it	gt
 8010f0a:	3101      	addgt	r1, #1
 8010f0c:	f7ff ff08 	bl	8010d20 <_Balloc>
 8010f10:	f100 0514 	add.w	r5, r0, #20
 8010f14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010f18:	462b      	mov	r3, r5
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	4543      	cmp	r3, r8
 8010f1e:	d316      	bcc.n	8010f4e <__multiply+0x74>
 8010f20:	f104 0214 	add.w	r2, r4, #20
 8010f24:	f109 0114 	add.w	r1, r9, #20
 8010f28:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8010f2c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8010f30:	9301      	str	r3, [sp, #4]
 8010f32:	9c01      	ldr	r4, [sp, #4]
 8010f34:	4294      	cmp	r4, r2
 8010f36:	4613      	mov	r3, r2
 8010f38:	d80c      	bhi.n	8010f54 <__multiply+0x7a>
 8010f3a:	2e00      	cmp	r6, #0
 8010f3c:	dd03      	ble.n	8010f46 <__multiply+0x6c>
 8010f3e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d054      	beq.n	8010ff0 <__multiply+0x116>
 8010f46:	6106      	str	r6, [r0, #16]
 8010f48:	b003      	add	sp, #12
 8010f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f4e:	f843 2b04 	str.w	r2, [r3], #4
 8010f52:	e7e3      	b.n	8010f1c <__multiply+0x42>
 8010f54:	f8b3 a000 	ldrh.w	sl, [r3]
 8010f58:	3204      	adds	r2, #4
 8010f5a:	f1ba 0f00 	cmp.w	sl, #0
 8010f5e:	d020      	beq.n	8010fa2 <__multiply+0xc8>
 8010f60:	46ae      	mov	lr, r5
 8010f62:	4689      	mov	r9, r1
 8010f64:	f04f 0c00 	mov.w	ip, #0
 8010f68:	f859 4b04 	ldr.w	r4, [r9], #4
 8010f6c:	f8be b000 	ldrh.w	fp, [lr]
 8010f70:	b2a3      	uxth	r3, r4
 8010f72:	fb0a b303 	mla	r3, sl, r3, fp
 8010f76:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8010f7a:	f8de 4000 	ldr.w	r4, [lr]
 8010f7e:	4463      	add	r3, ip
 8010f80:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8010f84:	fb0a c40b 	mla	r4, sl, fp, ip
 8010f88:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8010f8c:	b29b      	uxth	r3, r3
 8010f8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010f92:	454f      	cmp	r7, r9
 8010f94:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8010f98:	f84e 3b04 	str.w	r3, [lr], #4
 8010f9c:	d8e4      	bhi.n	8010f68 <__multiply+0x8e>
 8010f9e:	f8ce c000 	str.w	ip, [lr]
 8010fa2:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8010fa6:	f1b9 0f00 	cmp.w	r9, #0
 8010faa:	d01f      	beq.n	8010fec <__multiply+0x112>
 8010fac:	682b      	ldr	r3, [r5, #0]
 8010fae:	46ae      	mov	lr, r5
 8010fb0:	468c      	mov	ip, r1
 8010fb2:	f04f 0a00 	mov.w	sl, #0
 8010fb6:	f8bc 4000 	ldrh.w	r4, [ip]
 8010fba:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010fbe:	fb09 b404 	mla	r4, r9, r4, fp
 8010fc2:	44a2      	add	sl, r4
 8010fc4:	b29b      	uxth	r3, r3
 8010fc6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8010fca:	f84e 3b04 	str.w	r3, [lr], #4
 8010fce:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010fd2:	f8be 4000 	ldrh.w	r4, [lr]
 8010fd6:	0c1b      	lsrs	r3, r3, #16
 8010fd8:	fb09 4303 	mla	r3, r9, r3, r4
 8010fdc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8010fe0:	4567      	cmp	r7, ip
 8010fe2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010fe6:	d8e6      	bhi.n	8010fb6 <__multiply+0xdc>
 8010fe8:	f8ce 3000 	str.w	r3, [lr]
 8010fec:	3504      	adds	r5, #4
 8010fee:	e7a0      	b.n	8010f32 <__multiply+0x58>
 8010ff0:	3e01      	subs	r6, #1
 8010ff2:	e7a2      	b.n	8010f3a <__multiply+0x60>

08010ff4 <__pow5mult>:
 8010ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ff8:	4615      	mov	r5, r2
 8010ffa:	f012 0203 	ands.w	r2, r2, #3
 8010ffe:	4606      	mov	r6, r0
 8011000:	460f      	mov	r7, r1
 8011002:	d007      	beq.n	8011014 <__pow5mult+0x20>
 8011004:	3a01      	subs	r2, #1
 8011006:	4c21      	ldr	r4, [pc, #132]	; (801108c <__pow5mult+0x98>)
 8011008:	2300      	movs	r3, #0
 801100a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801100e:	f7ff fed2 	bl	8010db6 <__multadd>
 8011012:	4607      	mov	r7, r0
 8011014:	10ad      	asrs	r5, r5, #2
 8011016:	d035      	beq.n	8011084 <__pow5mult+0x90>
 8011018:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801101a:	b93c      	cbnz	r4, 801102c <__pow5mult+0x38>
 801101c:	2010      	movs	r0, #16
 801101e:	f7ff fc43 	bl	80108a8 <malloc>
 8011022:	6270      	str	r0, [r6, #36]	; 0x24
 8011024:	6044      	str	r4, [r0, #4]
 8011026:	6084      	str	r4, [r0, #8]
 8011028:	6004      	str	r4, [r0, #0]
 801102a:	60c4      	str	r4, [r0, #12]
 801102c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011030:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011034:	b94c      	cbnz	r4, 801104a <__pow5mult+0x56>
 8011036:	f240 2171 	movw	r1, #625	; 0x271
 801103a:	4630      	mov	r0, r6
 801103c:	f7ff ff44 	bl	8010ec8 <__i2b>
 8011040:	2300      	movs	r3, #0
 8011042:	f8c8 0008 	str.w	r0, [r8, #8]
 8011046:	4604      	mov	r4, r0
 8011048:	6003      	str	r3, [r0, #0]
 801104a:	f04f 0800 	mov.w	r8, #0
 801104e:	07eb      	lsls	r3, r5, #31
 8011050:	d50a      	bpl.n	8011068 <__pow5mult+0x74>
 8011052:	4639      	mov	r1, r7
 8011054:	4622      	mov	r2, r4
 8011056:	4630      	mov	r0, r6
 8011058:	f7ff ff3f 	bl	8010eda <__multiply>
 801105c:	4639      	mov	r1, r7
 801105e:	4681      	mov	r9, r0
 8011060:	4630      	mov	r0, r6
 8011062:	f7ff fe91 	bl	8010d88 <_Bfree>
 8011066:	464f      	mov	r7, r9
 8011068:	106d      	asrs	r5, r5, #1
 801106a:	d00b      	beq.n	8011084 <__pow5mult+0x90>
 801106c:	6820      	ldr	r0, [r4, #0]
 801106e:	b938      	cbnz	r0, 8011080 <__pow5mult+0x8c>
 8011070:	4622      	mov	r2, r4
 8011072:	4621      	mov	r1, r4
 8011074:	4630      	mov	r0, r6
 8011076:	f7ff ff30 	bl	8010eda <__multiply>
 801107a:	6020      	str	r0, [r4, #0]
 801107c:	f8c0 8000 	str.w	r8, [r0]
 8011080:	4604      	mov	r4, r0
 8011082:	e7e4      	b.n	801104e <__pow5mult+0x5a>
 8011084:	4638      	mov	r0, r7
 8011086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801108a:	bf00      	nop
 801108c:	08049ed8 	.word	0x08049ed8

08011090 <__lshift>:
 8011090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011094:	460c      	mov	r4, r1
 8011096:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801109a:	6923      	ldr	r3, [r4, #16]
 801109c:	6849      	ldr	r1, [r1, #4]
 801109e:	eb0a 0903 	add.w	r9, sl, r3
 80110a2:	68a3      	ldr	r3, [r4, #8]
 80110a4:	4607      	mov	r7, r0
 80110a6:	4616      	mov	r6, r2
 80110a8:	f109 0501 	add.w	r5, r9, #1
 80110ac:	42ab      	cmp	r3, r5
 80110ae:	db31      	blt.n	8011114 <__lshift+0x84>
 80110b0:	4638      	mov	r0, r7
 80110b2:	f7ff fe35 	bl	8010d20 <_Balloc>
 80110b6:	2200      	movs	r2, #0
 80110b8:	4680      	mov	r8, r0
 80110ba:	f100 0314 	add.w	r3, r0, #20
 80110be:	4611      	mov	r1, r2
 80110c0:	4552      	cmp	r2, sl
 80110c2:	db2a      	blt.n	801111a <__lshift+0x8a>
 80110c4:	6920      	ldr	r0, [r4, #16]
 80110c6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80110ca:	f104 0114 	add.w	r1, r4, #20
 80110ce:	f016 021f 	ands.w	r2, r6, #31
 80110d2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80110d6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80110da:	d022      	beq.n	8011122 <__lshift+0x92>
 80110dc:	f1c2 0c20 	rsb	ip, r2, #32
 80110e0:	2000      	movs	r0, #0
 80110e2:	680e      	ldr	r6, [r1, #0]
 80110e4:	4096      	lsls	r6, r2
 80110e6:	4330      	orrs	r0, r6
 80110e8:	f843 0b04 	str.w	r0, [r3], #4
 80110ec:	f851 0b04 	ldr.w	r0, [r1], #4
 80110f0:	458e      	cmp	lr, r1
 80110f2:	fa20 f00c 	lsr.w	r0, r0, ip
 80110f6:	d8f4      	bhi.n	80110e2 <__lshift+0x52>
 80110f8:	6018      	str	r0, [r3, #0]
 80110fa:	b108      	cbz	r0, 8011100 <__lshift+0x70>
 80110fc:	f109 0502 	add.w	r5, r9, #2
 8011100:	3d01      	subs	r5, #1
 8011102:	4638      	mov	r0, r7
 8011104:	f8c8 5010 	str.w	r5, [r8, #16]
 8011108:	4621      	mov	r1, r4
 801110a:	f7ff fe3d 	bl	8010d88 <_Bfree>
 801110e:	4640      	mov	r0, r8
 8011110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011114:	3101      	adds	r1, #1
 8011116:	005b      	lsls	r3, r3, #1
 8011118:	e7c8      	b.n	80110ac <__lshift+0x1c>
 801111a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801111e:	3201      	adds	r2, #1
 8011120:	e7ce      	b.n	80110c0 <__lshift+0x30>
 8011122:	3b04      	subs	r3, #4
 8011124:	f851 2b04 	ldr.w	r2, [r1], #4
 8011128:	f843 2f04 	str.w	r2, [r3, #4]!
 801112c:	458e      	cmp	lr, r1
 801112e:	d8f9      	bhi.n	8011124 <__lshift+0x94>
 8011130:	e7e6      	b.n	8011100 <__lshift+0x70>

08011132 <__mcmp>:
 8011132:	6903      	ldr	r3, [r0, #16]
 8011134:	690a      	ldr	r2, [r1, #16]
 8011136:	1a9b      	subs	r3, r3, r2
 8011138:	b530      	push	{r4, r5, lr}
 801113a:	d10c      	bne.n	8011156 <__mcmp+0x24>
 801113c:	0092      	lsls	r2, r2, #2
 801113e:	3014      	adds	r0, #20
 8011140:	3114      	adds	r1, #20
 8011142:	1884      	adds	r4, r0, r2
 8011144:	4411      	add	r1, r2
 8011146:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801114a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801114e:	4295      	cmp	r5, r2
 8011150:	d003      	beq.n	801115a <__mcmp+0x28>
 8011152:	d305      	bcc.n	8011160 <__mcmp+0x2e>
 8011154:	2301      	movs	r3, #1
 8011156:	4618      	mov	r0, r3
 8011158:	bd30      	pop	{r4, r5, pc}
 801115a:	42a0      	cmp	r0, r4
 801115c:	d3f3      	bcc.n	8011146 <__mcmp+0x14>
 801115e:	e7fa      	b.n	8011156 <__mcmp+0x24>
 8011160:	f04f 33ff 	mov.w	r3, #4294967295
 8011164:	e7f7      	b.n	8011156 <__mcmp+0x24>

08011166 <__mdiff>:
 8011166:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801116a:	460d      	mov	r5, r1
 801116c:	4607      	mov	r7, r0
 801116e:	4611      	mov	r1, r2
 8011170:	4628      	mov	r0, r5
 8011172:	4614      	mov	r4, r2
 8011174:	f7ff ffdd 	bl	8011132 <__mcmp>
 8011178:	1e06      	subs	r6, r0, #0
 801117a:	d108      	bne.n	801118e <__mdiff+0x28>
 801117c:	4631      	mov	r1, r6
 801117e:	4638      	mov	r0, r7
 8011180:	f7ff fdce 	bl	8010d20 <_Balloc>
 8011184:	2301      	movs	r3, #1
 8011186:	6103      	str	r3, [r0, #16]
 8011188:	6146      	str	r6, [r0, #20]
 801118a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801118e:	bfa4      	itt	ge
 8011190:	4623      	movge	r3, r4
 8011192:	462c      	movge	r4, r5
 8011194:	4638      	mov	r0, r7
 8011196:	6861      	ldr	r1, [r4, #4]
 8011198:	bfa6      	itte	ge
 801119a:	461d      	movge	r5, r3
 801119c:	2600      	movge	r6, #0
 801119e:	2601      	movlt	r6, #1
 80111a0:	f7ff fdbe 	bl	8010d20 <_Balloc>
 80111a4:	692b      	ldr	r3, [r5, #16]
 80111a6:	60c6      	str	r6, [r0, #12]
 80111a8:	6926      	ldr	r6, [r4, #16]
 80111aa:	f105 0914 	add.w	r9, r5, #20
 80111ae:	f104 0214 	add.w	r2, r4, #20
 80111b2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80111b6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80111ba:	f100 0514 	add.w	r5, r0, #20
 80111be:	f04f 0c00 	mov.w	ip, #0
 80111c2:	f852 ab04 	ldr.w	sl, [r2], #4
 80111c6:	f859 4b04 	ldr.w	r4, [r9], #4
 80111ca:	fa1c f18a 	uxtah	r1, ip, sl
 80111ce:	b2a3      	uxth	r3, r4
 80111d0:	1ac9      	subs	r1, r1, r3
 80111d2:	0c23      	lsrs	r3, r4, #16
 80111d4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80111d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80111dc:	b289      	uxth	r1, r1
 80111de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80111e2:	45c8      	cmp	r8, r9
 80111e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80111e8:	4696      	mov	lr, r2
 80111ea:	f845 3b04 	str.w	r3, [r5], #4
 80111ee:	d8e8      	bhi.n	80111c2 <__mdiff+0x5c>
 80111f0:	45be      	cmp	lr, r7
 80111f2:	d305      	bcc.n	8011200 <__mdiff+0x9a>
 80111f4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80111f8:	b18b      	cbz	r3, 801121e <__mdiff+0xb8>
 80111fa:	6106      	str	r6, [r0, #16]
 80111fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011200:	f85e 1b04 	ldr.w	r1, [lr], #4
 8011204:	fa1c f381 	uxtah	r3, ip, r1
 8011208:	141a      	asrs	r2, r3, #16
 801120a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801120e:	b29b      	uxth	r3, r3
 8011210:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011214:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011218:	f845 3b04 	str.w	r3, [r5], #4
 801121c:	e7e8      	b.n	80111f0 <__mdiff+0x8a>
 801121e:	3e01      	subs	r6, #1
 8011220:	e7e8      	b.n	80111f4 <__mdiff+0x8e>

08011222 <__d2b>:
 8011222:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011226:	460e      	mov	r6, r1
 8011228:	2101      	movs	r1, #1
 801122a:	ec59 8b10 	vmov	r8, r9, d0
 801122e:	4615      	mov	r5, r2
 8011230:	f7ff fd76 	bl	8010d20 <_Balloc>
 8011234:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8011238:	4607      	mov	r7, r0
 801123a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801123e:	bb34      	cbnz	r4, 801128e <__d2b+0x6c>
 8011240:	9301      	str	r3, [sp, #4]
 8011242:	f1b8 0f00 	cmp.w	r8, #0
 8011246:	d027      	beq.n	8011298 <__d2b+0x76>
 8011248:	a802      	add	r0, sp, #8
 801124a:	f840 8d08 	str.w	r8, [r0, #-8]!
 801124e:	f7ff fe0c 	bl	8010e6a <__lo0bits>
 8011252:	9900      	ldr	r1, [sp, #0]
 8011254:	b1f0      	cbz	r0, 8011294 <__d2b+0x72>
 8011256:	9a01      	ldr	r2, [sp, #4]
 8011258:	f1c0 0320 	rsb	r3, r0, #32
 801125c:	fa02 f303 	lsl.w	r3, r2, r3
 8011260:	430b      	orrs	r3, r1
 8011262:	40c2      	lsrs	r2, r0
 8011264:	617b      	str	r3, [r7, #20]
 8011266:	9201      	str	r2, [sp, #4]
 8011268:	9b01      	ldr	r3, [sp, #4]
 801126a:	61bb      	str	r3, [r7, #24]
 801126c:	2b00      	cmp	r3, #0
 801126e:	bf14      	ite	ne
 8011270:	2102      	movne	r1, #2
 8011272:	2101      	moveq	r1, #1
 8011274:	6139      	str	r1, [r7, #16]
 8011276:	b1c4      	cbz	r4, 80112aa <__d2b+0x88>
 8011278:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801127c:	4404      	add	r4, r0
 801127e:	6034      	str	r4, [r6, #0]
 8011280:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011284:	6028      	str	r0, [r5, #0]
 8011286:	4638      	mov	r0, r7
 8011288:	b003      	add	sp, #12
 801128a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801128e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011292:	e7d5      	b.n	8011240 <__d2b+0x1e>
 8011294:	6179      	str	r1, [r7, #20]
 8011296:	e7e7      	b.n	8011268 <__d2b+0x46>
 8011298:	a801      	add	r0, sp, #4
 801129a:	f7ff fde6 	bl	8010e6a <__lo0bits>
 801129e:	9b01      	ldr	r3, [sp, #4]
 80112a0:	617b      	str	r3, [r7, #20]
 80112a2:	2101      	movs	r1, #1
 80112a4:	6139      	str	r1, [r7, #16]
 80112a6:	3020      	adds	r0, #32
 80112a8:	e7e5      	b.n	8011276 <__d2b+0x54>
 80112aa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80112ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80112b2:	6030      	str	r0, [r6, #0]
 80112b4:	6918      	ldr	r0, [r3, #16]
 80112b6:	f7ff fdb9 	bl	8010e2c <__hi0bits>
 80112ba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80112be:	e7e1      	b.n	8011284 <__d2b+0x62>

080112c0 <_realloc_r>:
 80112c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112c4:	4682      	mov	sl, r0
 80112c6:	460c      	mov	r4, r1
 80112c8:	b929      	cbnz	r1, 80112d6 <_realloc_r+0x16>
 80112ca:	4611      	mov	r1, r2
 80112cc:	b003      	add	sp, #12
 80112ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112d2:	f7ff baf1 	b.w	80108b8 <_malloc_r>
 80112d6:	9201      	str	r2, [sp, #4]
 80112d8:	f7ff fd16 	bl	8010d08 <__malloc_lock>
 80112dc:	9a01      	ldr	r2, [sp, #4]
 80112de:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80112e2:	f102 080b 	add.w	r8, r2, #11
 80112e6:	f1b8 0f16 	cmp.w	r8, #22
 80112ea:	f1a4 0908 	sub.w	r9, r4, #8
 80112ee:	f025 0603 	bic.w	r6, r5, #3
 80112f2:	d90a      	bls.n	801130a <_realloc_r+0x4a>
 80112f4:	f038 0807 	bics.w	r8, r8, #7
 80112f8:	d509      	bpl.n	801130e <_realloc_r+0x4e>
 80112fa:	230c      	movs	r3, #12
 80112fc:	f8ca 3000 	str.w	r3, [sl]
 8011300:	2700      	movs	r7, #0
 8011302:	4638      	mov	r0, r7
 8011304:	b003      	add	sp, #12
 8011306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801130a:	f04f 0810 	mov.w	r8, #16
 801130e:	4590      	cmp	r8, r2
 8011310:	d3f3      	bcc.n	80112fa <_realloc_r+0x3a>
 8011312:	45b0      	cmp	r8, r6
 8011314:	f340 8145 	ble.w	80115a2 <_realloc_r+0x2e2>
 8011318:	4ba8      	ldr	r3, [pc, #672]	; (80115bc <_realloc_r+0x2fc>)
 801131a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 801131e:	eb09 0106 	add.w	r1, r9, r6
 8011322:	4571      	cmp	r1, lr
 8011324:	469b      	mov	fp, r3
 8011326:	684b      	ldr	r3, [r1, #4]
 8011328:	d005      	beq.n	8011336 <_realloc_r+0x76>
 801132a:	f023 0001 	bic.w	r0, r3, #1
 801132e:	4408      	add	r0, r1
 8011330:	6840      	ldr	r0, [r0, #4]
 8011332:	07c7      	lsls	r7, r0, #31
 8011334:	d447      	bmi.n	80113c6 <_realloc_r+0x106>
 8011336:	f023 0303 	bic.w	r3, r3, #3
 801133a:	4571      	cmp	r1, lr
 801133c:	eb06 0703 	add.w	r7, r6, r3
 8011340:	d119      	bne.n	8011376 <_realloc_r+0xb6>
 8011342:	f108 0010 	add.w	r0, r8, #16
 8011346:	4287      	cmp	r7, r0
 8011348:	db3f      	blt.n	80113ca <_realloc_r+0x10a>
 801134a:	eb09 0308 	add.w	r3, r9, r8
 801134e:	eba7 0708 	sub.w	r7, r7, r8
 8011352:	f047 0701 	orr.w	r7, r7, #1
 8011356:	f8cb 3008 	str.w	r3, [fp, #8]
 801135a:	605f      	str	r7, [r3, #4]
 801135c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8011360:	f003 0301 	and.w	r3, r3, #1
 8011364:	ea43 0308 	orr.w	r3, r3, r8
 8011368:	f844 3c04 	str.w	r3, [r4, #-4]
 801136c:	4650      	mov	r0, sl
 801136e:	f7ff fcd1 	bl	8010d14 <__malloc_unlock>
 8011372:	4627      	mov	r7, r4
 8011374:	e7c5      	b.n	8011302 <_realloc_r+0x42>
 8011376:	45b8      	cmp	r8, r7
 8011378:	dc27      	bgt.n	80113ca <_realloc_r+0x10a>
 801137a:	68cb      	ldr	r3, [r1, #12]
 801137c:	688a      	ldr	r2, [r1, #8]
 801137e:	60d3      	str	r3, [r2, #12]
 8011380:	609a      	str	r2, [r3, #8]
 8011382:	eba7 0008 	sub.w	r0, r7, r8
 8011386:	280f      	cmp	r0, #15
 8011388:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801138c:	eb09 0207 	add.w	r2, r9, r7
 8011390:	f240 8109 	bls.w	80115a6 <_realloc_r+0x2e6>
 8011394:	eb09 0108 	add.w	r1, r9, r8
 8011398:	f003 0301 	and.w	r3, r3, #1
 801139c:	ea43 0308 	orr.w	r3, r3, r8
 80113a0:	f040 0001 	orr.w	r0, r0, #1
 80113a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80113a8:	6048      	str	r0, [r1, #4]
 80113aa:	6853      	ldr	r3, [r2, #4]
 80113ac:	f043 0301 	orr.w	r3, r3, #1
 80113b0:	6053      	str	r3, [r2, #4]
 80113b2:	3108      	adds	r1, #8
 80113b4:	4650      	mov	r0, sl
 80113b6:	f7fe ffd1 	bl	801035c <_free_r>
 80113ba:	4650      	mov	r0, sl
 80113bc:	f7ff fcaa 	bl	8010d14 <__malloc_unlock>
 80113c0:	f109 0708 	add.w	r7, r9, #8
 80113c4:	e79d      	b.n	8011302 <_realloc_r+0x42>
 80113c6:	2300      	movs	r3, #0
 80113c8:	4619      	mov	r1, r3
 80113ca:	07e8      	lsls	r0, r5, #31
 80113cc:	f100 8084 	bmi.w	80114d8 <_realloc_r+0x218>
 80113d0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80113d4:	eba9 0505 	sub.w	r5, r9, r5
 80113d8:	6868      	ldr	r0, [r5, #4]
 80113da:	f020 0003 	bic.w	r0, r0, #3
 80113de:	4430      	add	r0, r6
 80113e0:	2900      	cmp	r1, #0
 80113e2:	d076      	beq.n	80114d2 <_realloc_r+0x212>
 80113e4:	4571      	cmp	r1, lr
 80113e6:	d150      	bne.n	801148a <_realloc_r+0x1ca>
 80113e8:	4403      	add	r3, r0
 80113ea:	f108 0110 	add.w	r1, r8, #16
 80113ee:	428b      	cmp	r3, r1
 80113f0:	db6f      	blt.n	80114d2 <_realloc_r+0x212>
 80113f2:	462f      	mov	r7, r5
 80113f4:	68ea      	ldr	r2, [r5, #12]
 80113f6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80113fa:	60ca      	str	r2, [r1, #12]
 80113fc:	6091      	str	r1, [r2, #8]
 80113fe:	1f32      	subs	r2, r6, #4
 8011400:	2a24      	cmp	r2, #36	; 0x24
 8011402:	d83b      	bhi.n	801147c <_realloc_r+0x1bc>
 8011404:	2a13      	cmp	r2, #19
 8011406:	d936      	bls.n	8011476 <_realloc_r+0x1b6>
 8011408:	6821      	ldr	r1, [r4, #0]
 801140a:	60a9      	str	r1, [r5, #8]
 801140c:	6861      	ldr	r1, [r4, #4]
 801140e:	60e9      	str	r1, [r5, #12]
 8011410:	2a1b      	cmp	r2, #27
 8011412:	d81c      	bhi.n	801144e <_realloc_r+0x18e>
 8011414:	f105 0210 	add.w	r2, r5, #16
 8011418:	f104 0108 	add.w	r1, r4, #8
 801141c:	6808      	ldr	r0, [r1, #0]
 801141e:	6010      	str	r0, [r2, #0]
 8011420:	6848      	ldr	r0, [r1, #4]
 8011422:	6050      	str	r0, [r2, #4]
 8011424:	6889      	ldr	r1, [r1, #8]
 8011426:	6091      	str	r1, [r2, #8]
 8011428:	eb05 0208 	add.w	r2, r5, r8
 801142c:	eba3 0308 	sub.w	r3, r3, r8
 8011430:	f043 0301 	orr.w	r3, r3, #1
 8011434:	f8cb 2008 	str.w	r2, [fp, #8]
 8011438:	6053      	str	r3, [r2, #4]
 801143a:	686b      	ldr	r3, [r5, #4]
 801143c:	f003 0301 	and.w	r3, r3, #1
 8011440:	ea43 0308 	orr.w	r3, r3, r8
 8011444:	606b      	str	r3, [r5, #4]
 8011446:	4650      	mov	r0, sl
 8011448:	f7ff fc64 	bl	8010d14 <__malloc_unlock>
 801144c:	e759      	b.n	8011302 <_realloc_r+0x42>
 801144e:	68a1      	ldr	r1, [r4, #8]
 8011450:	6129      	str	r1, [r5, #16]
 8011452:	68e1      	ldr	r1, [r4, #12]
 8011454:	6169      	str	r1, [r5, #20]
 8011456:	2a24      	cmp	r2, #36	; 0x24
 8011458:	bf01      	itttt	eq
 801145a:	6922      	ldreq	r2, [r4, #16]
 801145c:	61aa      	streq	r2, [r5, #24]
 801145e:	6960      	ldreq	r0, [r4, #20]
 8011460:	61e8      	streq	r0, [r5, #28]
 8011462:	bf19      	ittee	ne
 8011464:	f105 0218 	addne.w	r2, r5, #24
 8011468:	f104 0110 	addne.w	r1, r4, #16
 801146c:	f105 0220 	addeq.w	r2, r5, #32
 8011470:	f104 0118 	addeq.w	r1, r4, #24
 8011474:	e7d2      	b.n	801141c <_realloc_r+0x15c>
 8011476:	463a      	mov	r2, r7
 8011478:	4621      	mov	r1, r4
 801147a:	e7cf      	b.n	801141c <_realloc_r+0x15c>
 801147c:	4621      	mov	r1, r4
 801147e:	4638      	mov	r0, r7
 8011480:	9301      	str	r3, [sp, #4]
 8011482:	f7ff fc27 	bl	8010cd4 <memmove>
 8011486:	9b01      	ldr	r3, [sp, #4]
 8011488:	e7ce      	b.n	8011428 <_realloc_r+0x168>
 801148a:	18c7      	adds	r7, r0, r3
 801148c:	45b8      	cmp	r8, r7
 801148e:	dc20      	bgt.n	80114d2 <_realloc_r+0x212>
 8011490:	68cb      	ldr	r3, [r1, #12]
 8011492:	688a      	ldr	r2, [r1, #8]
 8011494:	60d3      	str	r3, [r2, #12]
 8011496:	609a      	str	r2, [r3, #8]
 8011498:	4628      	mov	r0, r5
 801149a:	68eb      	ldr	r3, [r5, #12]
 801149c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80114a0:	60d3      	str	r3, [r2, #12]
 80114a2:	609a      	str	r2, [r3, #8]
 80114a4:	1f32      	subs	r2, r6, #4
 80114a6:	2a24      	cmp	r2, #36	; 0x24
 80114a8:	d842      	bhi.n	8011530 <_realloc_r+0x270>
 80114aa:	2a13      	cmp	r2, #19
 80114ac:	d93e      	bls.n	801152c <_realloc_r+0x26c>
 80114ae:	6823      	ldr	r3, [r4, #0]
 80114b0:	60ab      	str	r3, [r5, #8]
 80114b2:	6863      	ldr	r3, [r4, #4]
 80114b4:	60eb      	str	r3, [r5, #12]
 80114b6:	2a1b      	cmp	r2, #27
 80114b8:	d824      	bhi.n	8011504 <_realloc_r+0x244>
 80114ba:	f105 0010 	add.w	r0, r5, #16
 80114be:	f104 0308 	add.w	r3, r4, #8
 80114c2:	681a      	ldr	r2, [r3, #0]
 80114c4:	6002      	str	r2, [r0, #0]
 80114c6:	685a      	ldr	r2, [r3, #4]
 80114c8:	6042      	str	r2, [r0, #4]
 80114ca:	689b      	ldr	r3, [r3, #8]
 80114cc:	6083      	str	r3, [r0, #8]
 80114ce:	46a9      	mov	r9, r5
 80114d0:	e757      	b.n	8011382 <_realloc_r+0xc2>
 80114d2:	4580      	cmp	r8, r0
 80114d4:	4607      	mov	r7, r0
 80114d6:	dddf      	ble.n	8011498 <_realloc_r+0x1d8>
 80114d8:	4611      	mov	r1, r2
 80114da:	4650      	mov	r0, sl
 80114dc:	f7ff f9ec 	bl	80108b8 <_malloc_r>
 80114e0:	4607      	mov	r7, r0
 80114e2:	2800      	cmp	r0, #0
 80114e4:	d0af      	beq.n	8011446 <_realloc_r+0x186>
 80114e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80114ea:	f023 0301 	bic.w	r3, r3, #1
 80114ee:	f1a0 0208 	sub.w	r2, r0, #8
 80114f2:	444b      	add	r3, r9
 80114f4:	429a      	cmp	r2, r3
 80114f6:	d11f      	bne.n	8011538 <_realloc_r+0x278>
 80114f8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80114fc:	f027 0703 	bic.w	r7, r7, #3
 8011500:	4437      	add	r7, r6
 8011502:	e73e      	b.n	8011382 <_realloc_r+0xc2>
 8011504:	68a3      	ldr	r3, [r4, #8]
 8011506:	612b      	str	r3, [r5, #16]
 8011508:	68e3      	ldr	r3, [r4, #12]
 801150a:	616b      	str	r3, [r5, #20]
 801150c:	2a24      	cmp	r2, #36	; 0x24
 801150e:	bf01      	itttt	eq
 8011510:	6923      	ldreq	r3, [r4, #16]
 8011512:	61ab      	streq	r3, [r5, #24]
 8011514:	6962      	ldreq	r2, [r4, #20]
 8011516:	61ea      	streq	r2, [r5, #28]
 8011518:	bf19      	ittee	ne
 801151a:	f105 0018 	addne.w	r0, r5, #24
 801151e:	f104 0310 	addne.w	r3, r4, #16
 8011522:	f105 0020 	addeq.w	r0, r5, #32
 8011526:	f104 0318 	addeq.w	r3, r4, #24
 801152a:	e7ca      	b.n	80114c2 <_realloc_r+0x202>
 801152c:	4623      	mov	r3, r4
 801152e:	e7c8      	b.n	80114c2 <_realloc_r+0x202>
 8011530:	4621      	mov	r1, r4
 8011532:	f7ff fbcf 	bl	8010cd4 <memmove>
 8011536:	e7ca      	b.n	80114ce <_realloc_r+0x20e>
 8011538:	1f32      	subs	r2, r6, #4
 801153a:	2a24      	cmp	r2, #36	; 0x24
 801153c:	d82d      	bhi.n	801159a <_realloc_r+0x2da>
 801153e:	2a13      	cmp	r2, #19
 8011540:	d928      	bls.n	8011594 <_realloc_r+0x2d4>
 8011542:	6823      	ldr	r3, [r4, #0]
 8011544:	6003      	str	r3, [r0, #0]
 8011546:	6863      	ldr	r3, [r4, #4]
 8011548:	6043      	str	r3, [r0, #4]
 801154a:	2a1b      	cmp	r2, #27
 801154c:	d80e      	bhi.n	801156c <_realloc_r+0x2ac>
 801154e:	f100 0308 	add.w	r3, r0, #8
 8011552:	f104 0208 	add.w	r2, r4, #8
 8011556:	6811      	ldr	r1, [r2, #0]
 8011558:	6019      	str	r1, [r3, #0]
 801155a:	6851      	ldr	r1, [r2, #4]
 801155c:	6059      	str	r1, [r3, #4]
 801155e:	6892      	ldr	r2, [r2, #8]
 8011560:	609a      	str	r2, [r3, #8]
 8011562:	4621      	mov	r1, r4
 8011564:	4650      	mov	r0, sl
 8011566:	f7fe fef9 	bl	801035c <_free_r>
 801156a:	e76c      	b.n	8011446 <_realloc_r+0x186>
 801156c:	68a3      	ldr	r3, [r4, #8]
 801156e:	6083      	str	r3, [r0, #8]
 8011570:	68e3      	ldr	r3, [r4, #12]
 8011572:	60c3      	str	r3, [r0, #12]
 8011574:	2a24      	cmp	r2, #36	; 0x24
 8011576:	bf01      	itttt	eq
 8011578:	6923      	ldreq	r3, [r4, #16]
 801157a:	6103      	streq	r3, [r0, #16]
 801157c:	6961      	ldreq	r1, [r4, #20]
 801157e:	6141      	streq	r1, [r0, #20]
 8011580:	bf19      	ittee	ne
 8011582:	f100 0310 	addne.w	r3, r0, #16
 8011586:	f104 0210 	addne.w	r2, r4, #16
 801158a:	f100 0318 	addeq.w	r3, r0, #24
 801158e:	f104 0218 	addeq.w	r2, r4, #24
 8011592:	e7e0      	b.n	8011556 <_realloc_r+0x296>
 8011594:	4603      	mov	r3, r0
 8011596:	4622      	mov	r2, r4
 8011598:	e7dd      	b.n	8011556 <_realloc_r+0x296>
 801159a:	4621      	mov	r1, r4
 801159c:	f7ff fb9a 	bl	8010cd4 <memmove>
 80115a0:	e7df      	b.n	8011562 <_realloc_r+0x2a2>
 80115a2:	4637      	mov	r7, r6
 80115a4:	e6ed      	b.n	8011382 <_realloc_r+0xc2>
 80115a6:	f003 0301 	and.w	r3, r3, #1
 80115aa:	431f      	orrs	r7, r3
 80115ac:	f8c9 7004 	str.w	r7, [r9, #4]
 80115b0:	6853      	ldr	r3, [r2, #4]
 80115b2:	f043 0301 	orr.w	r3, r3, #1
 80115b6:	6053      	str	r3, [r2, #4]
 80115b8:	e6ff      	b.n	80113ba <_realloc_r+0xfa>
 80115ba:	bf00      	nop
 80115bc:	20000178 	.word	0x20000178

080115c0 <_sbrk_r>:
 80115c0:	b538      	push	{r3, r4, r5, lr}
 80115c2:	4c06      	ldr	r4, [pc, #24]	; (80115dc <_sbrk_r+0x1c>)
 80115c4:	2300      	movs	r3, #0
 80115c6:	4605      	mov	r5, r0
 80115c8:	4608      	mov	r0, r1
 80115ca:	6023      	str	r3, [r4, #0]
 80115cc:	f7f6 fe42 	bl	8008254 <_sbrk>
 80115d0:	1c43      	adds	r3, r0, #1
 80115d2:	d102      	bne.n	80115da <_sbrk_r+0x1a>
 80115d4:	6823      	ldr	r3, [r4, #0]
 80115d6:	b103      	cbz	r3, 80115da <_sbrk_r+0x1a>
 80115d8:	602b      	str	r3, [r5, #0]
 80115da:	bd38      	pop	{r3, r4, r5, pc}
 80115dc:	20005930 	.word	0x20005930

080115e0 <__sread>:
 80115e0:	b510      	push	{r4, lr}
 80115e2:	460c      	mov	r4, r1
 80115e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115e8:	f000 f9ec 	bl	80119c4 <_read_r>
 80115ec:	2800      	cmp	r0, #0
 80115ee:	bfab      	itete	ge
 80115f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80115f2:	89a3      	ldrhlt	r3, [r4, #12]
 80115f4:	181b      	addge	r3, r3, r0
 80115f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80115fa:	bfac      	ite	ge
 80115fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80115fe:	81a3      	strhlt	r3, [r4, #12]
 8011600:	bd10      	pop	{r4, pc}

08011602 <__swrite>:
 8011602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011606:	461f      	mov	r7, r3
 8011608:	898b      	ldrh	r3, [r1, #12]
 801160a:	05db      	lsls	r3, r3, #23
 801160c:	4605      	mov	r5, r0
 801160e:	460c      	mov	r4, r1
 8011610:	4616      	mov	r6, r2
 8011612:	d505      	bpl.n	8011620 <__swrite+0x1e>
 8011614:	2302      	movs	r3, #2
 8011616:	2200      	movs	r2, #0
 8011618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801161c:	f000 f9ae 	bl	801197c <_lseek_r>
 8011620:	89a3      	ldrh	r3, [r4, #12]
 8011622:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011626:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801162a:	81a3      	strh	r3, [r4, #12]
 801162c:	4632      	mov	r2, r6
 801162e:	463b      	mov	r3, r7
 8011630:	4628      	mov	r0, r5
 8011632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011636:	f000 b84b 	b.w	80116d0 <_write_r>

0801163a <__sseek>:
 801163a:	b510      	push	{r4, lr}
 801163c:	460c      	mov	r4, r1
 801163e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011642:	f000 f99b 	bl	801197c <_lseek_r>
 8011646:	1c43      	adds	r3, r0, #1
 8011648:	89a3      	ldrh	r3, [r4, #12]
 801164a:	bf15      	itete	ne
 801164c:	6560      	strne	r0, [r4, #84]	; 0x54
 801164e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011652:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011656:	81a3      	strheq	r3, [r4, #12]
 8011658:	bf18      	it	ne
 801165a:	81a3      	strhne	r3, [r4, #12]
 801165c:	bd10      	pop	{r4, pc}

0801165e <__sclose>:
 801165e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011662:	f000 b875 	b.w	8011750 <_close_r>

08011666 <__sprint_r>:
 8011666:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801166a:	6893      	ldr	r3, [r2, #8]
 801166c:	4680      	mov	r8, r0
 801166e:	460f      	mov	r7, r1
 8011670:	4614      	mov	r4, r2
 8011672:	b91b      	cbnz	r3, 801167c <__sprint_r+0x16>
 8011674:	6053      	str	r3, [r2, #4]
 8011676:	4618      	mov	r0, r3
 8011678:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801167c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801167e:	049d      	lsls	r5, r3, #18
 8011680:	d523      	bpl.n	80116ca <__sprint_r+0x64>
 8011682:	6815      	ldr	r5, [r2, #0]
 8011684:	68a0      	ldr	r0, [r4, #8]
 8011686:	3508      	adds	r5, #8
 8011688:	b920      	cbnz	r0, 8011694 <__sprint_r+0x2e>
 801168a:	2300      	movs	r3, #0
 801168c:	60a3      	str	r3, [r4, #8]
 801168e:	6063      	str	r3, [r4, #4]
 8011690:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011694:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8011698:	f855 bc08 	ldr.w	fp, [r5, #-8]
 801169c:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80116a0:	f04f 0900 	mov.w	r9, #0
 80116a4:	45ca      	cmp	sl, r9
 80116a6:	dc05      	bgt.n	80116b4 <__sprint_r+0x4e>
 80116a8:	68a3      	ldr	r3, [r4, #8]
 80116aa:	f026 0603 	bic.w	r6, r6, #3
 80116ae:	1b9e      	subs	r6, r3, r6
 80116b0:	60a6      	str	r6, [r4, #8]
 80116b2:	e7e7      	b.n	8011684 <__sprint_r+0x1e>
 80116b4:	463a      	mov	r2, r7
 80116b6:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80116ba:	4640      	mov	r0, r8
 80116bc:	f000 f905 	bl	80118ca <_fputwc_r>
 80116c0:	1c43      	adds	r3, r0, #1
 80116c2:	d0e2      	beq.n	801168a <__sprint_r+0x24>
 80116c4:	f109 0901 	add.w	r9, r9, #1
 80116c8:	e7ec      	b.n	80116a4 <__sprint_r+0x3e>
 80116ca:	f7fe ff03 	bl	80104d4 <__sfvwrite_r>
 80116ce:	e7dc      	b.n	801168a <__sprint_r+0x24>

080116d0 <_write_r>:
 80116d0:	b538      	push	{r3, r4, r5, lr}
 80116d2:	4c07      	ldr	r4, [pc, #28]	; (80116f0 <_write_r+0x20>)
 80116d4:	4605      	mov	r5, r0
 80116d6:	4608      	mov	r0, r1
 80116d8:	4611      	mov	r1, r2
 80116da:	2200      	movs	r2, #0
 80116dc:	6022      	str	r2, [r4, #0]
 80116de:	461a      	mov	r2, r3
 80116e0:	f7f6 fd9b 	bl	800821a <_write>
 80116e4:	1c43      	adds	r3, r0, #1
 80116e6:	d102      	bne.n	80116ee <_write_r+0x1e>
 80116e8:	6823      	ldr	r3, [r4, #0]
 80116ea:	b103      	cbz	r3, 80116ee <_write_r+0x1e>
 80116ec:	602b      	str	r3, [r5, #0]
 80116ee:	bd38      	pop	{r3, r4, r5, pc}
 80116f0:	20005930 	.word	0x20005930

080116f4 <_calloc_r>:
 80116f4:	b510      	push	{r4, lr}
 80116f6:	4351      	muls	r1, r2
 80116f8:	f7ff f8de 	bl	80108b8 <_malloc_r>
 80116fc:	4604      	mov	r4, r0
 80116fe:	b198      	cbz	r0, 8011728 <_calloc_r+0x34>
 8011700:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8011704:	f022 0203 	bic.w	r2, r2, #3
 8011708:	3a04      	subs	r2, #4
 801170a:	2a24      	cmp	r2, #36	; 0x24
 801170c:	d81b      	bhi.n	8011746 <_calloc_r+0x52>
 801170e:	2a13      	cmp	r2, #19
 8011710:	d917      	bls.n	8011742 <_calloc_r+0x4e>
 8011712:	2100      	movs	r1, #0
 8011714:	2a1b      	cmp	r2, #27
 8011716:	6001      	str	r1, [r0, #0]
 8011718:	6041      	str	r1, [r0, #4]
 801171a:	d807      	bhi.n	801172c <_calloc_r+0x38>
 801171c:	f100 0308 	add.w	r3, r0, #8
 8011720:	2200      	movs	r2, #0
 8011722:	601a      	str	r2, [r3, #0]
 8011724:	605a      	str	r2, [r3, #4]
 8011726:	609a      	str	r2, [r3, #8]
 8011728:	4620      	mov	r0, r4
 801172a:	bd10      	pop	{r4, pc}
 801172c:	2a24      	cmp	r2, #36	; 0x24
 801172e:	6081      	str	r1, [r0, #8]
 8011730:	60c1      	str	r1, [r0, #12]
 8011732:	bf11      	iteee	ne
 8011734:	f100 0310 	addne.w	r3, r0, #16
 8011738:	6101      	streq	r1, [r0, #16]
 801173a:	f100 0318 	addeq.w	r3, r0, #24
 801173e:	6141      	streq	r1, [r0, #20]
 8011740:	e7ee      	b.n	8011720 <_calloc_r+0x2c>
 8011742:	4603      	mov	r3, r0
 8011744:	e7ec      	b.n	8011720 <_calloc_r+0x2c>
 8011746:	2100      	movs	r1, #0
 8011748:	f7fb ffa8 	bl	800d69c <memset>
 801174c:	e7ec      	b.n	8011728 <_calloc_r+0x34>
	...

08011750 <_close_r>:
 8011750:	b538      	push	{r3, r4, r5, lr}
 8011752:	4c06      	ldr	r4, [pc, #24]	; (801176c <_close_r+0x1c>)
 8011754:	2300      	movs	r3, #0
 8011756:	4605      	mov	r5, r0
 8011758:	4608      	mov	r0, r1
 801175a:	6023      	str	r3, [r4, #0]
 801175c:	f7f6 fda6 	bl	80082ac <_close>
 8011760:	1c43      	adds	r3, r0, #1
 8011762:	d102      	bne.n	801176a <_close_r+0x1a>
 8011764:	6823      	ldr	r3, [r4, #0]
 8011766:	b103      	cbz	r3, 801176a <_close_r+0x1a>
 8011768:	602b      	str	r3, [r5, #0]
 801176a:	bd38      	pop	{r3, r4, r5, pc}
 801176c:	20005930 	.word	0x20005930

08011770 <_fclose_r>:
 8011770:	b570      	push	{r4, r5, r6, lr}
 8011772:	4605      	mov	r5, r0
 8011774:	460c      	mov	r4, r1
 8011776:	b911      	cbnz	r1, 801177e <_fclose_r+0xe>
 8011778:	2600      	movs	r6, #0
 801177a:	4630      	mov	r0, r6
 801177c:	bd70      	pop	{r4, r5, r6, pc}
 801177e:	b118      	cbz	r0, 8011788 <_fclose_r+0x18>
 8011780:	6983      	ldr	r3, [r0, #24]
 8011782:	b90b      	cbnz	r3, 8011788 <_fclose_r+0x18>
 8011784:	f7fe fd14 	bl	80101b0 <__sinit>
 8011788:	4b2c      	ldr	r3, [pc, #176]	; (801183c <_fclose_r+0xcc>)
 801178a:	429c      	cmp	r4, r3
 801178c:	d114      	bne.n	80117b8 <_fclose_r+0x48>
 801178e:	686c      	ldr	r4, [r5, #4]
 8011790:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011792:	07d8      	lsls	r0, r3, #31
 8011794:	d405      	bmi.n	80117a2 <_fclose_r+0x32>
 8011796:	89a3      	ldrh	r3, [r4, #12]
 8011798:	0599      	lsls	r1, r3, #22
 801179a:	d402      	bmi.n	80117a2 <_fclose_r+0x32>
 801179c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801179e:	f7ff f815 	bl	80107cc <__retarget_lock_acquire_recursive>
 80117a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117a6:	b98b      	cbnz	r3, 80117cc <_fclose_r+0x5c>
 80117a8:	6e66      	ldr	r6, [r4, #100]	; 0x64
 80117aa:	f016 0601 	ands.w	r6, r6, #1
 80117ae:	d1e3      	bne.n	8011778 <_fclose_r+0x8>
 80117b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80117b2:	f7ff f80c 	bl	80107ce <__retarget_lock_release_recursive>
 80117b6:	e7e0      	b.n	801177a <_fclose_r+0xa>
 80117b8:	4b21      	ldr	r3, [pc, #132]	; (8011840 <_fclose_r+0xd0>)
 80117ba:	429c      	cmp	r4, r3
 80117bc:	d101      	bne.n	80117c2 <_fclose_r+0x52>
 80117be:	68ac      	ldr	r4, [r5, #8]
 80117c0:	e7e6      	b.n	8011790 <_fclose_r+0x20>
 80117c2:	4b20      	ldr	r3, [pc, #128]	; (8011844 <_fclose_r+0xd4>)
 80117c4:	429c      	cmp	r4, r3
 80117c6:	bf08      	it	eq
 80117c8:	68ec      	ldreq	r4, [r5, #12]
 80117ca:	e7e1      	b.n	8011790 <_fclose_r+0x20>
 80117cc:	4621      	mov	r1, r4
 80117ce:	4628      	mov	r0, r5
 80117d0:	f7fe fbc8 	bl	800ff64 <__sflush_r>
 80117d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80117d6:	4606      	mov	r6, r0
 80117d8:	b133      	cbz	r3, 80117e8 <_fclose_r+0x78>
 80117da:	6a21      	ldr	r1, [r4, #32]
 80117dc:	4628      	mov	r0, r5
 80117de:	4798      	blx	r3
 80117e0:	2800      	cmp	r0, #0
 80117e2:	bfb8      	it	lt
 80117e4:	f04f 36ff 	movlt.w	r6, #4294967295
 80117e8:	89a3      	ldrh	r3, [r4, #12]
 80117ea:	061a      	lsls	r2, r3, #24
 80117ec:	d503      	bpl.n	80117f6 <_fclose_r+0x86>
 80117ee:	6921      	ldr	r1, [r4, #16]
 80117f0:	4628      	mov	r0, r5
 80117f2:	f7fe fdb3 	bl	801035c <_free_r>
 80117f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80117f8:	b141      	cbz	r1, 801180c <_fclose_r+0x9c>
 80117fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80117fe:	4299      	cmp	r1, r3
 8011800:	d002      	beq.n	8011808 <_fclose_r+0x98>
 8011802:	4628      	mov	r0, r5
 8011804:	f7fe fdaa 	bl	801035c <_free_r>
 8011808:	2300      	movs	r3, #0
 801180a:	6363      	str	r3, [r4, #52]	; 0x34
 801180c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801180e:	b121      	cbz	r1, 801181a <_fclose_r+0xaa>
 8011810:	4628      	mov	r0, r5
 8011812:	f7fe fda3 	bl	801035c <_free_r>
 8011816:	2300      	movs	r3, #0
 8011818:	64a3      	str	r3, [r4, #72]	; 0x48
 801181a:	f7fe fcb1 	bl	8010180 <__sfp_lock_acquire>
 801181e:	2300      	movs	r3, #0
 8011820:	81a3      	strh	r3, [r4, #12]
 8011822:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011824:	07db      	lsls	r3, r3, #31
 8011826:	d402      	bmi.n	801182e <_fclose_r+0xbe>
 8011828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801182a:	f7fe ffd0 	bl	80107ce <__retarget_lock_release_recursive>
 801182e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011830:	f7fe ffcb 	bl	80107ca <__retarget_lock_close_recursive>
 8011834:	f7fe fcaa 	bl	801018c <__sfp_lock_release>
 8011838:	e79f      	b.n	801177a <_fclose_r+0xa>
 801183a:	bf00      	nop
 801183c:	08049da4 	.word	0x08049da4
 8011840:	08049dc4 	.word	0x08049dc4
 8011844:	08049d84 	.word	0x08049d84

08011848 <__fputwc>:
 8011848:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801184c:	4680      	mov	r8, r0
 801184e:	460e      	mov	r6, r1
 8011850:	4614      	mov	r4, r2
 8011852:	f000 f885 	bl	8011960 <__locale_mb_cur_max>
 8011856:	2801      	cmp	r0, #1
 8011858:	d11c      	bne.n	8011894 <__fputwc+0x4c>
 801185a:	1e73      	subs	r3, r6, #1
 801185c:	2bfe      	cmp	r3, #254	; 0xfe
 801185e:	d819      	bhi.n	8011894 <__fputwc+0x4c>
 8011860:	f88d 6004 	strb.w	r6, [sp, #4]
 8011864:	4605      	mov	r5, r0
 8011866:	2700      	movs	r7, #0
 8011868:	f10d 0904 	add.w	r9, sp, #4
 801186c:	42af      	cmp	r7, r5
 801186e:	d020      	beq.n	80118b2 <__fputwc+0x6a>
 8011870:	68a3      	ldr	r3, [r4, #8]
 8011872:	f817 1009 	ldrb.w	r1, [r7, r9]
 8011876:	3b01      	subs	r3, #1
 8011878:	2b00      	cmp	r3, #0
 801187a:	60a3      	str	r3, [r4, #8]
 801187c:	da04      	bge.n	8011888 <__fputwc+0x40>
 801187e:	69a2      	ldr	r2, [r4, #24]
 8011880:	4293      	cmp	r3, r2
 8011882:	db1a      	blt.n	80118ba <__fputwc+0x72>
 8011884:	290a      	cmp	r1, #10
 8011886:	d018      	beq.n	80118ba <__fputwc+0x72>
 8011888:	6823      	ldr	r3, [r4, #0]
 801188a:	1c5a      	adds	r2, r3, #1
 801188c:	6022      	str	r2, [r4, #0]
 801188e:	7019      	strb	r1, [r3, #0]
 8011890:	3701      	adds	r7, #1
 8011892:	e7eb      	b.n	801186c <__fputwc+0x24>
 8011894:	4632      	mov	r2, r6
 8011896:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 801189a:	a901      	add	r1, sp, #4
 801189c:	4640      	mov	r0, r8
 801189e:	f000 f901 	bl	8011aa4 <_wcrtomb_r>
 80118a2:	1c42      	adds	r2, r0, #1
 80118a4:	4605      	mov	r5, r0
 80118a6:	d1de      	bne.n	8011866 <__fputwc+0x1e>
 80118a8:	89a3      	ldrh	r3, [r4, #12]
 80118aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118ae:	81a3      	strh	r3, [r4, #12]
 80118b0:	4606      	mov	r6, r0
 80118b2:	4630      	mov	r0, r6
 80118b4:	b003      	add	sp, #12
 80118b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118ba:	4622      	mov	r2, r4
 80118bc:	4640      	mov	r0, r8
 80118be:	f000 f893 	bl	80119e8 <__swbuf_r>
 80118c2:	1c43      	adds	r3, r0, #1
 80118c4:	d1e4      	bne.n	8011890 <__fputwc+0x48>
 80118c6:	4606      	mov	r6, r0
 80118c8:	e7f3      	b.n	80118b2 <__fputwc+0x6a>

080118ca <_fputwc_r>:
 80118ca:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80118cc:	07db      	lsls	r3, r3, #31
 80118ce:	b570      	push	{r4, r5, r6, lr}
 80118d0:	4605      	mov	r5, r0
 80118d2:	460e      	mov	r6, r1
 80118d4:	4614      	mov	r4, r2
 80118d6:	d405      	bmi.n	80118e4 <_fputwc_r+0x1a>
 80118d8:	8993      	ldrh	r3, [r2, #12]
 80118da:	0598      	lsls	r0, r3, #22
 80118dc:	d402      	bmi.n	80118e4 <_fputwc_r+0x1a>
 80118de:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80118e0:	f7fe ff74 	bl	80107cc <__retarget_lock_acquire_recursive>
 80118e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118e8:	0499      	lsls	r1, r3, #18
 80118ea:	d406      	bmi.n	80118fa <_fputwc_r+0x30>
 80118ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80118f0:	81a3      	strh	r3, [r4, #12]
 80118f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80118f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80118f8:	6663      	str	r3, [r4, #100]	; 0x64
 80118fa:	4622      	mov	r2, r4
 80118fc:	4628      	mov	r0, r5
 80118fe:	4631      	mov	r1, r6
 8011900:	f7ff ffa2 	bl	8011848 <__fputwc>
 8011904:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011906:	07da      	lsls	r2, r3, #31
 8011908:	4605      	mov	r5, r0
 801190a:	d405      	bmi.n	8011918 <_fputwc_r+0x4e>
 801190c:	89a3      	ldrh	r3, [r4, #12]
 801190e:	059b      	lsls	r3, r3, #22
 8011910:	d402      	bmi.n	8011918 <_fputwc_r+0x4e>
 8011912:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011914:	f7fe ff5b 	bl	80107ce <__retarget_lock_release_recursive>
 8011918:	4628      	mov	r0, r5
 801191a:	bd70      	pop	{r4, r5, r6, pc}

0801191c <_fstat_r>:
 801191c:	b538      	push	{r3, r4, r5, lr}
 801191e:	4c07      	ldr	r4, [pc, #28]	; (801193c <_fstat_r+0x20>)
 8011920:	2300      	movs	r3, #0
 8011922:	4605      	mov	r5, r0
 8011924:	4608      	mov	r0, r1
 8011926:	4611      	mov	r1, r2
 8011928:	6023      	str	r3, [r4, #0]
 801192a:	f7f6 fccb 	bl	80082c4 <_fstat>
 801192e:	1c43      	adds	r3, r0, #1
 8011930:	d102      	bne.n	8011938 <_fstat_r+0x1c>
 8011932:	6823      	ldr	r3, [r4, #0]
 8011934:	b103      	cbz	r3, 8011938 <_fstat_r+0x1c>
 8011936:	602b      	str	r3, [r5, #0]
 8011938:	bd38      	pop	{r3, r4, r5, pc}
 801193a:	bf00      	nop
 801193c:	20005930 	.word	0x20005930

08011940 <_isatty_r>:
 8011940:	b538      	push	{r3, r4, r5, lr}
 8011942:	4c06      	ldr	r4, [pc, #24]	; (801195c <_isatty_r+0x1c>)
 8011944:	2300      	movs	r3, #0
 8011946:	4605      	mov	r5, r0
 8011948:	4608      	mov	r0, r1
 801194a:	6023      	str	r3, [r4, #0]
 801194c:	f7f6 fcca 	bl	80082e4 <_isatty>
 8011950:	1c43      	adds	r3, r0, #1
 8011952:	d102      	bne.n	801195a <_isatty_r+0x1a>
 8011954:	6823      	ldr	r3, [r4, #0]
 8011956:	b103      	cbz	r3, 801195a <_isatty_r+0x1a>
 8011958:	602b      	str	r3, [r5, #0]
 801195a:	bd38      	pop	{r3, r4, r5, pc}
 801195c:	20005930 	.word	0x20005930

08011960 <__locale_mb_cur_max>:
 8011960:	4b04      	ldr	r3, [pc, #16]	; (8011974 <__locale_mb_cur_max+0x14>)
 8011962:	4a05      	ldr	r2, [pc, #20]	; (8011978 <__locale_mb_cur_max+0x18>)
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	6a1b      	ldr	r3, [r3, #32]
 8011968:	2b00      	cmp	r3, #0
 801196a:	bf08      	it	eq
 801196c:	4613      	moveq	r3, r2
 801196e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8011972:	4770      	bx	lr
 8011974:	20000084 	.word	0x20000084
 8011978:	20000588 	.word	0x20000588

0801197c <_lseek_r>:
 801197c:	b538      	push	{r3, r4, r5, lr}
 801197e:	4c07      	ldr	r4, [pc, #28]	; (801199c <_lseek_r+0x20>)
 8011980:	4605      	mov	r5, r0
 8011982:	4608      	mov	r0, r1
 8011984:	4611      	mov	r1, r2
 8011986:	2200      	movs	r2, #0
 8011988:	6022      	str	r2, [r4, #0]
 801198a:	461a      	mov	r2, r3
 801198c:	f7f6 fcb5 	bl	80082fa <_lseek>
 8011990:	1c43      	adds	r3, r0, #1
 8011992:	d102      	bne.n	801199a <_lseek_r+0x1e>
 8011994:	6823      	ldr	r3, [r4, #0]
 8011996:	b103      	cbz	r3, 801199a <_lseek_r+0x1e>
 8011998:	602b      	str	r3, [r5, #0]
 801199a:	bd38      	pop	{r3, r4, r5, pc}
 801199c:	20005930 	.word	0x20005930

080119a0 <__ascii_mbtowc>:
 80119a0:	b082      	sub	sp, #8
 80119a2:	b901      	cbnz	r1, 80119a6 <__ascii_mbtowc+0x6>
 80119a4:	a901      	add	r1, sp, #4
 80119a6:	b142      	cbz	r2, 80119ba <__ascii_mbtowc+0x1a>
 80119a8:	b14b      	cbz	r3, 80119be <__ascii_mbtowc+0x1e>
 80119aa:	7813      	ldrb	r3, [r2, #0]
 80119ac:	600b      	str	r3, [r1, #0]
 80119ae:	7812      	ldrb	r2, [r2, #0]
 80119b0:	1c10      	adds	r0, r2, #0
 80119b2:	bf18      	it	ne
 80119b4:	2001      	movne	r0, #1
 80119b6:	b002      	add	sp, #8
 80119b8:	4770      	bx	lr
 80119ba:	4610      	mov	r0, r2
 80119bc:	e7fb      	b.n	80119b6 <__ascii_mbtowc+0x16>
 80119be:	f06f 0001 	mvn.w	r0, #1
 80119c2:	e7f8      	b.n	80119b6 <__ascii_mbtowc+0x16>

080119c4 <_read_r>:
 80119c4:	b538      	push	{r3, r4, r5, lr}
 80119c6:	4c07      	ldr	r4, [pc, #28]	; (80119e4 <_read_r+0x20>)
 80119c8:	4605      	mov	r5, r0
 80119ca:	4608      	mov	r0, r1
 80119cc:	4611      	mov	r1, r2
 80119ce:	2200      	movs	r2, #0
 80119d0:	6022      	str	r2, [r4, #0]
 80119d2:	461a      	mov	r2, r3
 80119d4:	f7f6 fc04 	bl	80081e0 <_read>
 80119d8:	1c43      	adds	r3, r0, #1
 80119da:	d102      	bne.n	80119e2 <_read_r+0x1e>
 80119dc:	6823      	ldr	r3, [r4, #0]
 80119de:	b103      	cbz	r3, 80119e2 <_read_r+0x1e>
 80119e0:	602b      	str	r3, [r5, #0]
 80119e2:	bd38      	pop	{r3, r4, r5, pc}
 80119e4:	20005930 	.word	0x20005930

080119e8 <__swbuf_r>:
 80119e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119ea:	460e      	mov	r6, r1
 80119ec:	4614      	mov	r4, r2
 80119ee:	4605      	mov	r5, r0
 80119f0:	b118      	cbz	r0, 80119fa <__swbuf_r+0x12>
 80119f2:	6983      	ldr	r3, [r0, #24]
 80119f4:	b90b      	cbnz	r3, 80119fa <__swbuf_r+0x12>
 80119f6:	f7fe fbdb 	bl	80101b0 <__sinit>
 80119fa:	4b27      	ldr	r3, [pc, #156]	; (8011a98 <__swbuf_r+0xb0>)
 80119fc:	429c      	cmp	r4, r3
 80119fe:	d12f      	bne.n	8011a60 <__swbuf_r+0x78>
 8011a00:	686c      	ldr	r4, [r5, #4]
 8011a02:	69a3      	ldr	r3, [r4, #24]
 8011a04:	60a3      	str	r3, [r4, #8]
 8011a06:	89a3      	ldrh	r3, [r4, #12]
 8011a08:	0719      	lsls	r1, r3, #28
 8011a0a:	d533      	bpl.n	8011a74 <__swbuf_r+0x8c>
 8011a0c:	6923      	ldr	r3, [r4, #16]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d030      	beq.n	8011a74 <__swbuf_r+0x8c>
 8011a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a16:	b2f6      	uxtb	r6, r6
 8011a18:	049a      	lsls	r2, r3, #18
 8011a1a:	4637      	mov	r7, r6
 8011a1c:	d534      	bpl.n	8011a88 <__swbuf_r+0xa0>
 8011a1e:	6923      	ldr	r3, [r4, #16]
 8011a20:	6820      	ldr	r0, [r4, #0]
 8011a22:	1ac0      	subs	r0, r0, r3
 8011a24:	6963      	ldr	r3, [r4, #20]
 8011a26:	4298      	cmp	r0, r3
 8011a28:	db04      	blt.n	8011a34 <__swbuf_r+0x4c>
 8011a2a:	4621      	mov	r1, r4
 8011a2c:	4628      	mov	r0, r5
 8011a2e:	f7fe fb2b 	bl	8010088 <_fflush_r>
 8011a32:	bb28      	cbnz	r0, 8011a80 <__swbuf_r+0x98>
 8011a34:	68a3      	ldr	r3, [r4, #8]
 8011a36:	3b01      	subs	r3, #1
 8011a38:	60a3      	str	r3, [r4, #8]
 8011a3a:	6823      	ldr	r3, [r4, #0]
 8011a3c:	1c5a      	adds	r2, r3, #1
 8011a3e:	6022      	str	r2, [r4, #0]
 8011a40:	701e      	strb	r6, [r3, #0]
 8011a42:	6963      	ldr	r3, [r4, #20]
 8011a44:	3001      	adds	r0, #1
 8011a46:	4298      	cmp	r0, r3
 8011a48:	d004      	beq.n	8011a54 <__swbuf_r+0x6c>
 8011a4a:	89a3      	ldrh	r3, [r4, #12]
 8011a4c:	07db      	lsls	r3, r3, #31
 8011a4e:	d519      	bpl.n	8011a84 <__swbuf_r+0x9c>
 8011a50:	2e0a      	cmp	r6, #10
 8011a52:	d117      	bne.n	8011a84 <__swbuf_r+0x9c>
 8011a54:	4621      	mov	r1, r4
 8011a56:	4628      	mov	r0, r5
 8011a58:	f7fe fb16 	bl	8010088 <_fflush_r>
 8011a5c:	b190      	cbz	r0, 8011a84 <__swbuf_r+0x9c>
 8011a5e:	e00f      	b.n	8011a80 <__swbuf_r+0x98>
 8011a60:	4b0e      	ldr	r3, [pc, #56]	; (8011a9c <__swbuf_r+0xb4>)
 8011a62:	429c      	cmp	r4, r3
 8011a64:	d101      	bne.n	8011a6a <__swbuf_r+0x82>
 8011a66:	68ac      	ldr	r4, [r5, #8]
 8011a68:	e7cb      	b.n	8011a02 <__swbuf_r+0x1a>
 8011a6a:	4b0d      	ldr	r3, [pc, #52]	; (8011aa0 <__swbuf_r+0xb8>)
 8011a6c:	429c      	cmp	r4, r3
 8011a6e:	bf08      	it	eq
 8011a70:	68ec      	ldreq	r4, [r5, #12]
 8011a72:	e7c6      	b.n	8011a02 <__swbuf_r+0x1a>
 8011a74:	4621      	mov	r1, r4
 8011a76:	4628      	mov	r0, r5
 8011a78:	f7fd fbaa 	bl	800f1d0 <__swsetup_r>
 8011a7c:	2800      	cmp	r0, #0
 8011a7e:	d0c8      	beq.n	8011a12 <__swbuf_r+0x2a>
 8011a80:	f04f 37ff 	mov.w	r7, #4294967295
 8011a84:	4638      	mov	r0, r7
 8011a86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011a8c:	81a3      	strh	r3, [r4, #12]
 8011a8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011a90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011a94:	6663      	str	r3, [r4, #100]	; 0x64
 8011a96:	e7c2      	b.n	8011a1e <__swbuf_r+0x36>
 8011a98:	08049da4 	.word	0x08049da4
 8011a9c:	08049dc4 	.word	0x08049dc4
 8011aa0:	08049d84 	.word	0x08049d84

08011aa4 <_wcrtomb_r>:
 8011aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011aa6:	4605      	mov	r5, r0
 8011aa8:	b085      	sub	sp, #20
 8011aaa:	461e      	mov	r6, r3
 8011aac:	460f      	mov	r7, r1
 8011aae:	4c0f      	ldr	r4, [pc, #60]	; (8011aec <_wcrtomb_r+0x48>)
 8011ab0:	b991      	cbnz	r1, 8011ad8 <_wcrtomb_r+0x34>
 8011ab2:	6822      	ldr	r2, [r4, #0]
 8011ab4:	490e      	ldr	r1, [pc, #56]	; (8011af0 <_wcrtomb_r+0x4c>)
 8011ab6:	6a12      	ldr	r2, [r2, #32]
 8011ab8:	2a00      	cmp	r2, #0
 8011aba:	bf08      	it	eq
 8011abc:	460a      	moveq	r2, r1
 8011abe:	a901      	add	r1, sp, #4
 8011ac0:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8011ac4:	463a      	mov	r2, r7
 8011ac6:	47a0      	blx	r4
 8011ac8:	1c43      	adds	r3, r0, #1
 8011aca:	bf01      	itttt	eq
 8011acc:	2300      	moveq	r3, #0
 8011ace:	6033      	streq	r3, [r6, #0]
 8011ad0:	238a      	moveq	r3, #138	; 0x8a
 8011ad2:	602b      	streq	r3, [r5, #0]
 8011ad4:	b005      	add	sp, #20
 8011ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ad8:	6824      	ldr	r4, [r4, #0]
 8011ada:	4f05      	ldr	r7, [pc, #20]	; (8011af0 <_wcrtomb_r+0x4c>)
 8011adc:	6a24      	ldr	r4, [r4, #32]
 8011ade:	2c00      	cmp	r4, #0
 8011ae0:	bf08      	it	eq
 8011ae2:	463c      	moveq	r4, r7
 8011ae4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8011ae8:	e7ed      	b.n	8011ac6 <_wcrtomb_r+0x22>
 8011aea:	bf00      	nop
 8011aec:	20000084 	.word	0x20000084
 8011af0:	20000588 	.word	0x20000588

08011af4 <__ascii_wctomb>:
 8011af4:	b149      	cbz	r1, 8011b0a <__ascii_wctomb+0x16>
 8011af6:	2aff      	cmp	r2, #255	; 0xff
 8011af8:	bf85      	ittet	hi
 8011afa:	238a      	movhi	r3, #138	; 0x8a
 8011afc:	6003      	strhi	r3, [r0, #0]
 8011afe:	700a      	strbls	r2, [r1, #0]
 8011b00:	f04f 30ff 	movhi.w	r0, #4294967295
 8011b04:	bf98      	it	ls
 8011b06:	2001      	movls	r0, #1
 8011b08:	4770      	bx	lr
 8011b0a:	4608      	mov	r0, r1
 8011b0c:	4770      	bx	lr
	...

08011b10 <lrintf>:
 8011b10:	ee10 3a10 	vmov	r3, s0
 8011b14:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011b18:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 8011b1c:	281e      	cmp	r0, #30
 8011b1e:	b082      	sub	sp, #8
 8011b20:	dc2e      	bgt.n	8011b80 <lrintf+0x70>
 8011b22:	1c41      	adds	r1, r0, #1
 8011b24:	da02      	bge.n	8011b2c <lrintf+0x1c>
 8011b26:	2000      	movs	r0, #0
 8011b28:	b002      	add	sp, #8
 8011b2a:	4770      	bx	lr
 8011b2c:	2816      	cmp	r0, #22
 8011b2e:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8011b32:	dd09      	ble.n	8011b48 <lrintf+0x38>
 8011b34:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8011b38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8011b3c:	3a96      	subs	r2, #150	; 0x96
 8011b3e:	4090      	lsls	r0, r2
 8011b40:	2900      	cmp	r1, #0
 8011b42:	d0f1      	beq.n	8011b28 <lrintf+0x18>
 8011b44:	4240      	negs	r0, r0
 8011b46:	e7ef      	b.n	8011b28 <lrintf+0x18>
 8011b48:	4b10      	ldr	r3, [pc, #64]	; (8011b8c <lrintf+0x7c>)
 8011b4a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8011b4e:	ed93 7a00 	vldr	s14, [r3]
 8011b52:	ee30 0a07 	vadd.f32	s0, s0, s14
 8011b56:	ed8d 0a01 	vstr	s0, [sp, #4]
 8011b5a:	eddd 7a01 	vldr	s15, [sp, #4]
 8011b5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011b62:	ee17 3a90 	vmov	r3, s15
 8011b66:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8011b6a:	d0dc      	beq.n	8011b26 <lrintf+0x16>
 8011b6c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8011b70:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8011b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8011b78:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8011b7c:	40d8      	lsrs	r0, r3
 8011b7e:	e7df      	b.n	8011b40 <lrintf+0x30>
 8011b80:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011b84:	ee17 0a90 	vmov	r0, s15
 8011b88:	e7ce      	b.n	8011b28 <lrintf+0x18>
 8011b8a:	bf00      	nop
 8011b8c:	08049ff0 	.word	0x08049ff0

08011b90 <roundf>:
 8011b90:	ee10 0a10 	vmov	r0, s0
 8011b94:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8011b98:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8011b9c:	2a16      	cmp	r2, #22
 8011b9e:	dc15      	bgt.n	8011bcc <roundf+0x3c>
 8011ba0:	2a00      	cmp	r2, #0
 8011ba2:	da08      	bge.n	8011bb6 <roundf+0x26>
 8011ba4:	3201      	adds	r2, #1
 8011ba6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8011baa:	d101      	bne.n	8011bb0 <roundf+0x20>
 8011bac:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8011bb0:	ee00 3a10 	vmov	s0, r3
 8011bb4:	4770      	bx	lr
 8011bb6:	4908      	ldr	r1, [pc, #32]	; (8011bd8 <roundf+0x48>)
 8011bb8:	4111      	asrs	r1, r2
 8011bba:	4208      	tst	r0, r1
 8011bbc:	d0fa      	beq.n	8011bb4 <roundf+0x24>
 8011bbe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011bc2:	4113      	asrs	r3, r2
 8011bc4:	4403      	add	r3, r0
 8011bc6:	ea23 0301 	bic.w	r3, r3, r1
 8011bca:	e7f1      	b.n	8011bb0 <roundf+0x20>
 8011bcc:	2a80      	cmp	r2, #128	; 0x80
 8011bce:	d1f1      	bne.n	8011bb4 <roundf+0x24>
 8011bd0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011bd4:	4770      	bx	lr
 8011bd6:	bf00      	nop
 8011bd8:	007fffff 	.word	0x007fffff

08011bdc <asin>:
 8011bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011bde:	ed2d 8b02 	vpush	{d8}
 8011be2:	4e26      	ldr	r6, [pc, #152]	; (8011c7c <asin+0xa0>)
 8011be4:	b08b      	sub	sp, #44	; 0x2c
 8011be6:	ec55 4b10 	vmov	r4, r5, d0
 8011bea:	f000 f851 	bl	8011c90 <__ieee754_asin>
 8011bee:	f996 3000 	ldrsb.w	r3, [r6]
 8011bf2:	eeb0 8a40 	vmov.f32	s16, s0
 8011bf6:	eef0 8a60 	vmov.f32	s17, s1
 8011bfa:	3301      	adds	r3, #1
 8011bfc:	d036      	beq.n	8011c6c <asin+0x90>
 8011bfe:	4622      	mov	r2, r4
 8011c00:	462b      	mov	r3, r5
 8011c02:	4620      	mov	r0, r4
 8011c04:	4629      	mov	r1, r5
 8011c06:	f7ee ff8d 	bl	8000b24 <__aeabi_dcmpun>
 8011c0a:	4607      	mov	r7, r0
 8011c0c:	bb70      	cbnz	r0, 8011c6c <asin+0x90>
 8011c0e:	ec45 4b10 	vmov	d0, r4, r5
 8011c12:	f000 fd7d 	bl	8012710 <fabs>
 8011c16:	2200      	movs	r2, #0
 8011c18:	4b19      	ldr	r3, [pc, #100]	; (8011c80 <asin+0xa4>)
 8011c1a:	ec51 0b10 	vmov	r0, r1, d0
 8011c1e:	f7ee ff77 	bl	8000b10 <__aeabi_dcmpgt>
 8011c22:	b318      	cbz	r0, 8011c6c <asin+0x90>
 8011c24:	2301      	movs	r3, #1
 8011c26:	9300      	str	r3, [sp, #0]
 8011c28:	4816      	ldr	r0, [pc, #88]	; (8011c84 <asin+0xa8>)
 8011c2a:	4b17      	ldr	r3, [pc, #92]	; (8011c88 <asin+0xac>)
 8011c2c:	9301      	str	r3, [sp, #4]
 8011c2e:	9708      	str	r7, [sp, #32]
 8011c30:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011c34:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011c38:	f000 fd76 	bl	8012728 <nan>
 8011c3c:	f996 3000 	ldrsb.w	r3, [r6]
 8011c40:	2b02      	cmp	r3, #2
 8011c42:	ed8d 0b06 	vstr	d0, [sp, #24]
 8011c46:	d104      	bne.n	8011c52 <asin+0x76>
 8011c48:	f7fb fce4 	bl	800d614 <__errno>
 8011c4c:	2321      	movs	r3, #33	; 0x21
 8011c4e:	6003      	str	r3, [r0, #0]
 8011c50:	e004      	b.n	8011c5c <asin+0x80>
 8011c52:	4668      	mov	r0, sp
 8011c54:	f000 fd63 	bl	801271e <matherr>
 8011c58:	2800      	cmp	r0, #0
 8011c5a:	d0f5      	beq.n	8011c48 <asin+0x6c>
 8011c5c:	9b08      	ldr	r3, [sp, #32]
 8011c5e:	b11b      	cbz	r3, 8011c68 <asin+0x8c>
 8011c60:	f7fb fcd8 	bl	800d614 <__errno>
 8011c64:	9b08      	ldr	r3, [sp, #32]
 8011c66:	6003      	str	r3, [r0, #0]
 8011c68:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011c6c:	eeb0 0a48 	vmov.f32	s0, s16
 8011c70:	eef0 0a68 	vmov.f32	s1, s17
 8011c74:	b00b      	add	sp, #44	; 0x2c
 8011c76:	ecbd 8b02 	vpop	{d8}
 8011c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c7c:	200006f4 	.word	0x200006f4
 8011c80:	3ff00000 	.word	0x3ff00000
 8011c84:	08049d01 	.word	0x08049d01
 8011c88:	08049ff8 	.word	0x08049ff8

08011c8c <atan2>:
 8011c8c:	f000 ba0c 	b.w	80120a8 <__ieee754_atan2>

08011c90 <__ieee754_asin>:
 8011c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c94:	ec55 4b10 	vmov	r4, r5, d0
 8011c98:	4bcb      	ldr	r3, [pc, #812]	; (8011fc8 <__ieee754_asin+0x338>)
 8011c9a:	b085      	sub	sp, #20
 8011c9c:	f025 4b00 	bic.w	fp, r5, #2147483648	; 0x80000000
 8011ca0:	459b      	cmp	fp, r3
 8011ca2:	9501      	str	r5, [sp, #4]
 8011ca4:	dd32      	ble.n	8011d0c <__ieee754_asin+0x7c>
 8011ca6:	ee10 3a10 	vmov	r3, s0
 8011caa:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 8011cae:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 8011cb2:	ea5b 0303 	orrs.w	r3, fp, r3
 8011cb6:	d117      	bne.n	8011ce8 <__ieee754_asin+0x58>
 8011cb8:	a3a9      	add	r3, pc, #676	; (adr r3, 8011f60 <__ieee754_asin+0x2d0>)
 8011cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cbe:	ee10 0a10 	vmov	r0, s0
 8011cc2:	4629      	mov	r1, r5
 8011cc4:	f7ee fc94 	bl	80005f0 <__aeabi_dmul>
 8011cc8:	a3a7      	add	r3, pc, #668	; (adr r3, 8011f68 <__ieee754_asin+0x2d8>)
 8011cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cce:	4606      	mov	r6, r0
 8011cd0:	460f      	mov	r7, r1
 8011cd2:	4620      	mov	r0, r4
 8011cd4:	4629      	mov	r1, r5
 8011cd6:	f7ee fc8b 	bl	80005f0 <__aeabi_dmul>
 8011cda:	4602      	mov	r2, r0
 8011cdc:	460b      	mov	r3, r1
 8011cde:	4630      	mov	r0, r6
 8011ce0:	4639      	mov	r1, r7
 8011ce2:	f7ee fad3 	bl	800028c <__adddf3>
 8011ce6:	e00a      	b.n	8011cfe <__ieee754_asin+0x6e>
 8011ce8:	ee10 2a10 	vmov	r2, s0
 8011cec:	462b      	mov	r3, r5
 8011cee:	4620      	mov	r0, r4
 8011cf0:	4629      	mov	r1, r5
 8011cf2:	f7ee fac9 	bl	8000288 <__aeabi_dsub>
 8011cf6:	4602      	mov	r2, r0
 8011cf8:	460b      	mov	r3, r1
 8011cfa:	f7ee fda3 	bl	8000844 <__aeabi_ddiv>
 8011cfe:	4604      	mov	r4, r0
 8011d00:	460d      	mov	r5, r1
 8011d02:	ec45 4b10 	vmov	d0, r4, r5
 8011d06:	b005      	add	sp, #20
 8011d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d0c:	4baf      	ldr	r3, [pc, #700]	; (8011fcc <__ieee754_asin+0x33c>)
 8011d0e:	459b      	cmp	fp, r3
 8011d10:	dc11      	bgt.n	8011d36 <__ieee754_asin+0xa6>
 8011d12:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 8011d16:	f280 80b0 	bge.w	8011e7a <__ieee754_asin+0x1ea>
 8011d1a:	a395      	add	r3, pc, #596	; (adr r3, 8011f70 <__ieee754_asin+0x2e0>)
 8011d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d20:	ee10 0a10 	vmov	r0, s0
 8011d24:	4629      	mov	r1, r5
 8011d26:	f7ee fab1 	bl	800028c <__adddf3>
 8011d2a:	2200      	movs	r2, #0
 8011d2c:	4ba8      	ldr	r3, [pc, #672]	; (8011fd0 <__ieee754_asin+0x340>)
 8011d2e:	f7ee feef 	bl	8000b10 <__aeabi_dcmpgt>
 8011d32:	2800      	cmp	r0, #0
 8011d34:	d1e5      	bne.n	8011d02 <__ieee754_asin+0x72>
 8011d36:	ec45 4b10 	vmov	d0, r4, r5
 8011d3a:	f000 fce9 	bl	8012710 <fabs>
 8011d3e:	2000      	movs	r0, #0
 8011d40:	ec53 2b10 	vmov	r2, r3, d0
 8011d44:	49a2      	ldr	r1, [pc, #648]	; (8011fd0 <__ieee754_asin+0x340>)
 8011d46:	f7ee fa9f 	bl	8000288 <__aeabi_dsub>
 8011d4a:	2200      	movs	r2, #0
 8011d4c:	4ba1      	ldr	r3, [pc, #644]	; (8011fd4 <__ieee754_asin+0x344>)
 8011d4e:	f7ee fc4f 	bl	80005f0 <__aeabi_dmul>
 8011d52:	a389      	add	r3, pc, #548	; (adr r3, 8011f78 <__ieee754_asin+0x2e8>)
 8011d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d58:	4604      	mov	r4, r0
 8011d5a:	460d      	mov	r5, r1
 8011d5c:	f7ee fc48 	bl	80005f0 <__aeabi_dmul>
 8011d60:	a387      	add	r3, pc, #540	; (adr r3, 8011f80 <__ieee754_asin+0x2f0>)
 8011d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d66:	f7ee fa91 	bl	800028c <__adddf3>
 8011d6a:	4622      	mov	r2, r4
 8011d6c:	462b      	mov	r3, r5
 8011d6e:	f7ee fc3f 	bl	80005f0 <__aeabi_dmul>
 8011d72:	a385      	add	r3, pc, #532	; (adr r3, 8011f88 <__ieee754_asin+0x2f8>)
 8011d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d78:	f7ee fa86 	bl	8000288 <__aeabi_dsub>
 8011d7c:	4622      	mov	r2, r4
 8011d7e:	462b      	mov	r3, r5
 8011d80:	f7ee fc36 	bl	80005f0 <__aeabi_dmul>
 8011d84:	a382      	add	r3, pc, #520	; (adr r3, 8011f90 <__ieee754_asin+0x300>)
 8011d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d8a:	f7ee fa7f 	bl	800028c <__adddf3>
 8011d8e:	4622      	mov	r2, r4
 8011d90:	462b      	mov	r3, r5
 8011d92:	f7ee fc2d 	bl	80005f0 <__aeabi_dmul>
 8011d96:	a380      	add	r3, pc, #512	; (adr r3, 8011f98 <__ieee754_asin+0x308>)
 8011d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d9c:	f7ee fa74 	bl	8000288 <__aeabi_dsub>
 8011da0:	4622      	mov	r2, r4
 8011da2:	462b      	mov	r3, r5
 8011da4:	f7ee fc24 	bl	80005f0 <__aeabi_dmul>
 8011da8:	a37d      	add	r3, pc, #500	; (adr r3, 8011fa0 <__ieee754_asin+0x310>)
 8011daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dae:	f7ee fa6d 	bl	800028c <__adddf3>
 8011db2:	4622      	mov	r2, r4
 8011db4:	462b      	mov	r3, r5
 8011db6:	f7ee fc1b 	bl	80005f0 <__aeabi_dmul>
 8011dba:	a37b      	add	r3, pc, #492	; (adr r3, 8011fa8 <__ieee754_asin+0x318>)
 8011dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dc0:	4680      	mov	r8, r0
 8011dc2:	4689      	mov	r9, r1
 8011dc4:	4620      	mov	r0, r4
 8011dc6:	4629      	mov	r1, r5
 8011dc8:	f7ee fc12 	bl	80005f0 <__aeabi_dmul>
 8011dcc:	a378      	add	r3, pc, #480	; (adr r3, 8011fb0 <__ieee754_asin+0x320>)
 8011dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dd2:	f7ee fa59 	bl	8000288 <__aeabi_dsub>
 8011dd6:	4622      	mov	r2, r4
 8011dd8:	462b      	mov	r3, r5
 8011dda:	f7ee fc09 	bl	80005f0 <__aeabi_dmul>
 8011dde:	a376      	add	r3, pc, #472	; (adr r3, 8011fb8 <__ieee754_asin+0x328>)
 8011de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011de4:	f7ee fa52 	bl	800028c <__adddf3>
 8011de8:	4622      	mov	r2, r4
 8011dea:	462b      	mov	r3, r5
 8011dec:	f7ee fc00 	bl	80005f0 <__aeabi_dmul>
 8011df0:	a373      	add	r3, pc, #460	; (adr r3, 8011fc0 <__ieee754_asin+0x330>)
 8011df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011df6:	f7ee fa47 	bl	8000288 <__aeabi_dsub>
 8011dfa:	4622      	mov	r2, r4
 8011dfc:	462b      	mov	r3, r5
 8011dfe:	f7ee fbf7 	bl	80005f0 <__aeabi_dmul>
 8011e02:	2200      	movs	r2, #0
 8011e04:	4b72      	ldr	r3, [pc, #456]	; (8011fd0 <__ieee754_asin+0x340>)
 8011e06:	f7ee fa41 	bl	800028c <__adddf3>
 8011e0a:	ec45 4b10 	vmov	d0, r4, r5
 8011e0e:	460b      	mov	r3, r1
 8011e10:	4602      	mov	r2, r0
 8011e12:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011e16:	f000 fa21 	bl	801225c <__ieee754_sqrt>
 8011e1a:	496f      	ldr	r1, [pc, #444]	; (8011fd8 <__ieee754_asin+0x348>)
 8011e1c:	458b      	cmp	fp, r1
 8011e1e:	ec57 6b10 	vmov	r6, r7, d0
 8011e22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011e26:	f340 80d9 	ble.w	8011fdc <__ieee754_asin+0x34c>
 8011e2a:	4640      	mov	r0, r8
 8011e2c:	4649      	mov	r1, r9
 8011e2e:	f7ee fd09 	bl	8000844 <__aeabi_ddiv>
 8011e32:	4632      	mov	r2, r6
 8011e34:	463b      	mov	r3, r7
 8011e36:	f7ee fbdb 	bl	80005f0 <__aeabi_dmul>
 8011e3a:	4632      	mov	r2, r6
 8011e3c:	463b      	mov	r3, r7
 8011e3e:	f7ee fa25 	bl	800028c <__adddf3>
 8011e42:	4602      	mov	r2, r0
 8011e44:	460b      	mov	r3, r1
 8011e46:	f7ee fa21 	bl	800028c <__adddf3>
 8011e4a:	a347      	add	r3, pc, #284	; (adr r3, 8011f68 <__ieee754_asin+0x2d8>)
 8011e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e50:	f7ee fa1a 	bl	8000288 <__aeabi_dsub>
 8011e54:	4602      	mov	r2, r0
 8011e56:	460b      	mov	r3, r1
 8011e58:	a141      	add	r1, pc, #260	; (adr r1, 8011f60 <__ieee754_asin+0x2d0>)
 8011e5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e5e:	f7ee fa13 	bl	8000288 <__aeabi_dsub>
 8011e62:	9b01      	ldr	r3, [sp, #4]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	bfdc      	itt	le
 8011e68:	4602      	movle	r2, r0
 8011e6a:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8011e6e:	4604      	mov	r4, r0
 8011e70:	460d      	mov	r5, r1
 8011e72:	bfdc      	itt	le
 8011e74:	4614      	movle	r4, r2
 8011e76:	461d      	movle	r5, r3
 8011e78:	e743      	b.n	8011d02 <__ieee754_asin+0x72>
 8011e7a:	ee10 2a10 	vmov	r2, s0
 8011e7e:	ee10 0a10 	vmov	r0, s0
 8011e82:	462b      	mov	r3, r5
 8011e84:	4629      	mov	r1, r5
 8011e86:	f7ee fbb3 	bl	80005f0 <__aeabi_dmul>
 8011e8a:	a33b      	add	r3, pc, #236	; (adr r3, 8011f78 <__ieee754_asin+0x2e8>)
 8011e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e90:	4606      	mov	r6, r0
 8011e92:	460f      	mov	r7, r1
 8011e94:	f7ee fbac 	bl	80005f0 <__aeabi_dmul>
 8011e98:	a339      	add	r3, pc, #228	; (adr r3, 8011f80 <__ieee754_asin+0x2f0>)
 8011e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e9e:	f7ee f9f5 	bl	800028c <__adddf3>
 8011ea2:	4632      	mov	r2, r6
 8011ea4:	463b      	mov	r3, r7
 8011ea6:	f7ee fba3 	bl	80005f0 <__aeabi_dmul>
 8011eaa:	a337      	add	r3, pc, #220	; (adr r3, 8011f88 <__ieee754_asin+0x2f8>)
 8011eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eb0:	f7ee f9ea 	bl	8000288 <__aeabi_dsub>
 8011eb4:	4632      	mov	r2, r6
 8011eb6:	463b      	mov	r3, r7
 8011eb8:	f7ee fb9a 	bl	80005f0 <__aeabi_dmul>
 8011ebc:	a334      	add	r3, pc, #208	; (adr r3, 8011f90 <__ieee754_asin+0x300>)
 8011ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ec2:	f7ee f9e3 	bl	800028c <__adddf3>
 8011ec6:	4632      	mov	r2, r6
 8011ec8:	463b      	mov	r3, r7
 8011eca:	f7ee fb91 	bl	80005f0 <__aeabi_dmul>
 8011ece:	a332      	add	r3, pc, #200	; (adr r3, 8011f98 <__ieee754_asin+0x308>)
 8011ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ed4:	f7ee f9d8 	bl	8000288 <__aeabi_dsub>
 8011ed8:	4632      	mov	r2, r6
 8011eda:	463b      	mov	r3, r7
 8011edc:	f7ee fb88 	bl	80005f0 <__aeabi_dmul>
 8011ee0:	a32f      	add	r3, pc, #188	; (adr r3, 8011fa0 <__ieee754_asin+0x310>)
 8011ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ee6:	f7ee f9d1 	bl	800028c <__adddf3>
 8011eea:	4632      	mov	r2, r6
 8011eec:	463b      	mov	r3, r7
 8011eee:	f7ee fb7f 	bl	80005f0 <__aeabi_dmul>
 8011ef2:	a32d      	add	r3, pc, #180	; (adr r3, 8011fa8 <__ieee754_asin+0x318>)
 8011ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef8:	4680      	mov	r8, r0
 8011efa:	4689      	mov	r9, r1
 8011efc:	4630      	mov	r0, r6
 8011efe:	4639      	mov	r1, r7
 8011f00:	f7ee fb76 	bl	80005f0 <__aeabi_dmul>
 8011f04:	a32a      	add	r3, pc, #168	; (adr r3, 8011fb0 <__ieee754_asin+0x320>)
 8011f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f0a:	f7ee f9bd 	bl	8000288 <__aeabi_dsub>
 8011f0e:	4632      	mov	r2, r6
 8011f10:	463b      	mov	r3, r7
 8011f12:	f7ee fb6d 	bl	80005f0 <__aeabi_dmul>
 8011f16:	a328      	add	r3, pc, #160	; (adr r3, 8011fb8 <__ieee754_asin+0x328>)
 8011f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f1c:	f7ee f9b6 	bl	800028c <__adddf3>
 8011f20:	4632      	mov	r2, r6
 8011f22:	463b      	mov	r3, r7
 8011f24:	f7ee fb64 	bl	80005f0 <__aeabi_dmul>
 8011f28:	a325      	add	r3, pc, #148	; (adr r3, 8011fc0 <__ieee754_asin+0x330>)
 8011f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f2e:	f7ee f9ab 	bl	8000288 <__aeabi_dsub>
 8011f32:	4632      	mov	r2, r6
 8011f34:	463b      	mov	r3, r7
 8011f36:	f7ee fb5b 	bl	80005f0 <__aeabi_dmul>
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	4b24      	ldr	r3, [pc, #144]	; (8011fd0 <__ieee754_asin+0x340>)
 8011f3e:	f7ee f9a5 	bl	800028c <__adddf3>
 8011f42:	4602      	mov	r2, r0
 8011f44:	460b      	mov	r3, r1
 8011f46:	4640      	mov	r0, r8
 8011f48:	4649      	mov	r1, r9
 8011f4a:	f7ee fc7b 	bl	8000844 <__aeabi_ddiv>
 8011f4e:	4622      	mov	r2, r4
 8011f50:	462b      	mov	r3, r5
 8011f52:	f7ee fb4d 	bl	80005f0 <__aeabi_dmul>
 8011f56:	4602      	mov	r2, r0
 8011f58:	460b      	mov	r3, r1
 8011f5a:	4620      	mov	r0, r4
 8011f5c:	4629      	mov	r1, r5
 8011f5e:	e6c0      	b.n	8011ce2 <__ieee754_asin+0x52>
 8011f60:	54442d18 	.word	0x54442d18
 8011f64:	3ff921fb 	.word	0x3ff921fb
 8011f68:	33145c07 	.word	0x33145c07
 8011f6c:	3c91a626 	.word	0x3c91a626
 8011f70:	8800759c 	.word	0x8800759c
 8011f74:	7e37e43c 	.word	0x7e37e43c
 8011f78:	0dfdf709 	.word	0x0dfdf709
 8011f7c:	3f023de1 	.word	0x3f023de1
 8011f80:	7501b288 	.word	0x7501b288
 8011f84:	3f49efe0 	.word	0x3f49efe0
 8011f88:	b5688f3b 	.word	0xb5688f3b
 8011f8c:	3fa48228 	.word	0x3fa48228
 8011f90:	0e884455 	.word	0x0e884455
 8011f94:	3fc9c155 	.word	0x3fc9c155
 8011f98:	03eb6f7d 	.word	0x03eb6f7d
 8011f9c:	3fd4d612 	.word	0x3fd4d612
 8011fa0:	55555555 	.word	0x55555555
 8011fa4:	3fc55555 	.word	0x3fc55555
 8011fa8:	b12e9282 	.word	0xb12e9282
 8011fac:	3fb3b8c5 	.word	0x3fb3b8c5
 8011fb0:	1b8d0159 	.word	0x1b8d0159
 8011fb4:	3fe6066c 	.word	0x3fe6066c
 8011fb8:	9c598ac8 	.word	0x9c598ac8
 8011fbc:	40002ae5 	.word	0x40002ae5
 8011fc0:	1c8a2d4b 	.word	0x1c8a2d4b
 8011fc4:	40033a27 	.word	0x40033a27
 8011fc8:	3fefffff 	.word	0x3fefffff
 8011fcc:	3fdfffff 	.word	0x3fdfffff
 8011fd0:	3ff00000 	.word	0x3ff00000
 8011fd4:	3fe00000 	.word	0x3fe00000
 8011fd8:	3fef3332 	.word	0x3fef3332
 8011fdc:	4640      	mov	r0, r8
 8011fde:	4649      	mov	r1, r9
 8011fe0:	f7ee fc30 	bl	8000844 <__aeabi_ddiv>
 8011fe4:	4632      	mov	r2, r6
 8011fe6:	4680      	mov	r8, r0
 8011fe8:	4689      	mov	r9, r1
 8011fea:	463b      	mov	r3, r7
 8011fec:	4630      	mov	r0, r6
 8011fee:	4639      	mov	r1, r7
 8011ff0:	f7ee f94c 	bl	800028c <__adddf3>
 8011ff4:	4602      	mov	r2, r0
 8011ff6:	460b      	mov	r3, r1
 8011ff8:	4640      	mov	r0, r8
 8011ffa:	4649      	mov	r1, r9
 8011ffc:	f7ee faf8 	bl	80005f0 <__aeabi_dmul>
 8012000:	f04f 0a00 	mov.w	sl, #0
 8012004:	4680      	mov	r8, r0
 8012006:	4689      	mov	r9, r1
 8012008:	4652      	mov	r2, sl
 801200a:	463b      	mov	r3, r7
 801200c:	4650      	mov	r0, sl
 801200e:	4639      	mov	r1, r7
 8012010:	f7ee faee 	bl	80005f0 <__aeabi_dmul>
 8012014:	4602      	mov	r2, r0
 8012016:	460b      	mov	r3, r1
 8012018:	4620      	mov	r0, r4
 801201a:	4629      	mov	r1, r5
 801201c:	f7ee f934 	bl	8000288 <__aeabi_dsub>
 8012020:	4652      	mov	r2, sl
 8012022:	4604      	mov	r4, r0
 8012024:	460d      	mov	r5, r1
 8012026:	463b      	mov	r3, r7
 8012028:	4630      	mov	r0, r6
 801202a:	4639      	mov	r1, r7
 801202c:	f7ee f92e 	bl	800028c <__adddf3>
 8012030:	4602      	mov	r2, r0
 8012032:	460b      	mov	r3, r1
 8012034:	4620      	mov	r0, r4
 8012036:	4629      	mov	r1, r5
 8012038:	f7ee fc04 	bl	8000844 <__aeabi_ddiv>
 801203c:	4602      	mov	r2, r0
 801203e:	460b      	mov	r3, r1
 8012040:	f7ee f924 	bl	800028c <__adddf3>
 8012044:	4602      	mov	r2, r0
 8012046:	460b      	mov	r3, r1
 8012048:	a113      	add	r1, pc, #76	; (adr r1, 8012098 <__ieee754_asin+0x408>)
 801204a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801204e:	f7ee f91b 	bl	8000288 <__aeabi_dsub>
 8012052:	4602      	mov	r2, r0
 8012054:	460b      	mov	r3, r1
 8012056:	4640      	mov	r0, r8
 8012058:	4649      	mov	r1, r9
 801205a:	f7ee f915 	bl	8000288 <__aeabi_dsub>
 801205e:	4652      	mov	r2, sl
 8012060:	4604      	mov	r4, r0
 8012062:	460d      	mov	r5, r1
 8012064:	463b      	mov	r3, r7
 8012066:	4650      	mov	r0, sl
 8012068:	4639      	mov	r1, r7
 801206a:	f7ee f90f 	bl	800028c <__adddf3>
 801206e:	4602      	mov	r2, r0
 8012070:	460b      	mov	r3, r1
 8012072:	a10b      	add	r1, pc, #44	; (adr r1, 80120a0 <__ieee754_asin+0x410>)
 8012074:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012078:	f7ee f906 	bl	8000288 <__aeabi_dsub>
 801207c:	4602      	mov	r2, r0
 801207e:	460b      	mov	r3, r1
 8012080:	4620      	mov	r0, r4
 8012082:	4629      	mov	r1, r5
 8012084:	f7ee f900 	bl	8000288 <__aeabi_dsub>
 8012088:	4602      	mov	r2, r0
 801208a:	460b      	mov	r3, r1
 801208c:	a104      	add	r1, pc, #16	; (adr r1, 80120a0 <__ieee754_asin+0x410>)
 801208e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012092:	e6e4      	b.n	8011e5e <__ieee754_asin+0x1ce>
 8012094:	f3af 8000 	nop.w
 8012098:	33145c07 	.word	0x33145c07
 801209c:	3c91a626 	.word	0x3c91a626
 80120a0:	54442d18 	.word	0x54442d18
 80120a4:	3fe921fb 	.word	0x3fe921fb

080120a8 <__ieee754_atan2>:
 80120a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80120ac:	ec57 6b11 	vmov	r6, r7, d1
 80120b0:	4273      	negs	r3, r6
 80120b2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80120b6:	4333      	orrs	r3, r6
 80120b8:	f8df c19c 	ldr.w	ip, [pc, #412]	; 8012258 <__ieee754_atan2+0x1b0>
 80120bc:	ec51 0b10 	vmov	r0, r1, d0
 80120c0:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80120c4:	4563      	cmp	r3, ip
 80120c6:	ee11 8a10 	vmov	r8, s2
 80120ca:	ee10 9a10 	vmov	r9, s0
 80120ce:	468e      	mov	lr, r1
 80120d0:	d807      	bhi.n	80120e2 <__ieee754_atan2+0x3a>
 80120d2:	4244      	negs	r4, r0
 80120d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80120d8:	4304      	orrs	r4, r0
 80120da:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80120de:	4564      	cmp	r4, ip
 80120e0:	d907      	bls.n	80120f2 <__ieee754_atan2+0x4a>
 80120e2:	4632      	mov	r2, r6
 80120e4:	463b      	mov	r3, r7
 80120e6:	f7ee f8d1 	bl	800028c <__adddf3>
 80120ea:	ec41 0b10 	vmov	d0, r0, r1
 80120ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80120f2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80120f6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80120fa:	4334      	orrs	r4, r6
 80120fc:	d103      	bne.n	8012106 <__ieee754_atan2+0x5e>
 80120fe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012102:	f000 b95d 	b.w	80123c0 <atan>
 8012106:	17bc      	asrs	r4, r7, #30
 8012108:	f004 0402 	and.w	r4, r4, #2
 801210c:	ea59 0903 	orrs.w	r9, r9, r3
 8012110:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8012114:	d107      	bne.n	8012126 <__ieee754_atan2+0x7e>
 8012116:	2c02      	cmp	r4, #2
 8012118:	d030      	beq.n	801217c <__ieee754_atan2+0xd4>
 801211a:	2c03      	cmp	r4, #3
 801211c:	d1e5      	bne.n	80120ea <__ieee754_atan2+0x42>
 801211e:	a13c      	add	r1, pc, #240	; (adr r1, 8012210 <__ieee754_atan2+0x168>)
 8012120:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012124:	e7e1      	b.n	80120ea <__ieee754_atan2+0x42>
 8012126:	ea58 0802 	orrs.w	r8, r8, r2
 801212a:	d106      	bne.n	801213a <__ieee754_atan2+0x92>
 801212c:	f1be 0f00 	cmp.w	lr, #0
 8012130:	da6a      	bge.n	8012208 <__ieee754_atan2+0x160>
 8012132:	a139      	add	r1, pc, #228	; (adr r1, 8012218 <__ieee754_atan2+0x170>)
 8012134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012138:	e7d7      	b.n	80120ea <__ieee754_atan2+0x42>
 801213a:	4562      	cmp	r2, ip
 801213c:	d122      	bne.n	8012184 <__ieee754_atan2+0xdc>
 801213e:	4293      	cmp	r3, r2
 8012140:	d111      	bne.n	8012166 <__ieee754_atan2+0xbe>
 8012142:	2c02      	cmp	r4, #2
 8012144:	d007      	beq.n	8012156 <__ieee754_atan2+0xae>
 8012146:	2c03      	cmp	r4, #3
 8012148:	d009      	beq.n	801215e <__ieee754_atan2+0xb6>
 801214a:	2c01      	cmp	r4, #1
 801214c:	d156      	bne.n	80121fc <__ieee754_atan2+0x154>
 801214e:	a134      	add	r1, pc, #208	; (adr r1, 8012220 <__ieee754_atan2+0x178>)
 8012150:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012154:	e7c9      	b.n	80120ea <__ieee754_atan2+0x42>
 8012156:	a134      	add	r1, pc, #208	; (adr r1, 8012228 <__ieee754_atan2+0x180>)
 8012158:	e9d1 0100 	ldrd	r0, r1, [r1]
 801215c:	e7c5      	b.n	80120ea <__ieee754_atan2+0x42>
 801215e:	a134      	add	r1, pc, #208	; (adr r1, 8012230 <__ieee754_atan2+0x188>)
 8012160:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012164:	e7c1      	b.n	80120ea <__ieee754_atan2+0x42>
 8012166:	2c02      	cmp	r4, #2
 8012168:	d008      	beq.n	801217c <__ieee754_atan2+0xd4>
 801216a:	2c03      	cmp	r4, #3
 801216c:	d0d7      	beq.n	801211e <__ieee754_atan2+0x76>
 801216e:	2c01      	cmp	r4, #1
 8012170:	f04f 0000 	mov.w	r0, #0
 8012174:	d146      	bne.n	8012204 <__ieee754_atan2+0x15c>
 8012176:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801217a:	e7b6      	b.n	80120ea <__ieee754_atan2+0x42>
 801217c:	a12e      	add	r1, pc, #184	; (adr r1, 8012238 <__ieee754_atan2+0x190>)
 801217e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012182:	e7b2      	b.n	80120ea <__ieee754_atan2+0x42>
 8012184:	4563      	cmp	r3, ip
 8012186:	d0d1      	beq.n	801212c <__ieee754_atan2+0x84>
 8012188:	1a9b      	subs	r3, r3, r2
 801218a:	151b      	asrs	r3, r3, #20
 801218c:	2b3c      	cmp	r3, #60	; 0x3c
 801218e:	dc1e      	bgt.n	80121ce <__ieee754_atan2+0x126>
 8012190:	2f00      	cmp	r7, #0
 8012192:	da01      	bge.n	8012198 <__ieee754_atan2+0xf0>
 8012194:	333c      	adds	r3, #60	; 0x3c
 8012196:	db1e      	blt.n	80121d6 <__ieee754_atan2+0x12e>
 8012198:	4632      	mov	r2, r6
 801219a:	463b      	mov	r3, r7
 801219c:	f7ee fb52 	bl	8000844 <__aeabi_ddiv>
 80121a0:	ec41 0b10 	vmov	d0, r0, r1
 80121a4:	f000 fab4 	bl	8012710 <fabs>
 80121a8:	f000 f90a 	bl	80123c0 <atan>
 80121ac:	ec51 0b10 	vmov	r0, r1, d0
 80121b0:	2c01      	cmp	r4, #1
 80121b2:	d013      	beq.n	80121dc <__ieee754_atan2+0x134>
 80121b4:	2c02      	cmp	r4, #2
 80121b6:	d014      	beq.n	80121e2 <__ieee754_atan2+0x13a>
 80121b8:	2c00      	cmp	r4, #0
 80121ba:	d096      	beq.n	80120ea <__ieee754_atan2+0x42>
 80121bc:	a320      	add	r3, pc, #128	; (adr r3, 8012240 <__ieee754_atan2+0x198>)
 80121be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121c2:	f7ee f861 	bl	8000288 <__aeabi_dsub>
 80121c6:	a31c      	add	r3, pc, #112	; (adr r3, 8012238 <__ieee754_atan2+0x190>)
 80121c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121cc:	e013      	b.n	80121f6 <__ieee754_atan2+0x14e>
 80121ce:	a11e      	add	r1, pc, #120	; (adr r1, 8012248 <__ieee754_atan2+0x1a0>)
 80121d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121d4:	e7ec      	b.n	80121b0 <__ieee754_atan2+0x108>
 80121d6:	2000      	movs	r0, #0
 80121d8:	2100      	movs	r1, #0
 80121da:	e7e9      	b.n	80121b0 <__ieee754_atan2+0x108>
 80121dc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80121e0:	e783      	b.n	80120ea <__ieee754_atan2+0x42>
 80121e2:	a317      	add	r3, pc, #92	; (adr r3, 8012240 <__ieee754_atan2+0x198>)
 80121e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e8:	f7ee f84e 	bl	8000288 <__aeabi_dsub>
 80121ec:	4602      	mov	r2, r0
 80121ee:	460b      	mov	r3, r1
 80121f0:	a111      	add	r1, pc, #68	; (adr r1, 8012238 <__ieee754_atan2+0x190>)
 80121f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121f6:	f7ee f847 	bl	8000288 <__aeabi_dsub>
 80121fa:	e776      	b.n	80120ea <__ieee754_atan2+0x42>
 80121fc:	a114      	add	r1, pc, #80	; (adr r1, 8012250 <__ieee754_atan2+0x1a8>)
 80121fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012202:	e772      	b.n	80120ea <__ieee754_atan2+0x42>
 8012204:	2100      	movs	r1, #0
 8012206:	e770      	b.n	80120ea <__ieee754_atan2+0x42>
 8012208:	a10f      	add	r1, pc, #60	; (adr r1, 8012248 <__ieee754_atan2+0x1a0>)
 801220a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801220e:	e76c      	b.n	80120ea <__ieee754_atan2+0x42>
 8012210:	54442d18 	.word	0x54442d18
 8012214:	c00921fb 	.word	0xc00921fb
 8012218:	54442d18 	.word	0x54442d18
 801221c:	bff921fb 	.word	0xbff921fb
 8012220:	54442d18 	.word	0x54442d18
 8012224:	bfe921fb 	.word	0xbfe921fb
 8012228:	7f3321d2 	.word	0x7f3321d2
 801222c:	4002d97c 	.word	0x4002d97c
 8012230:	7f3321d2 	.word	0x7f3321d2
 8012234:	c002d97c 	.word	0xc002d97c
 8012238:	54442d18 	.word	0x54442d18
 801223c:	400921fb 	.word	0x400921fb
 8012240:	33145c07 	.word	0x33145c07
 8012244:	3ca1a626 	.word	0x3ca1a626
 8012248:	54442d18 	.word	0x54442d18
 801224c:	3ff921fb 	.word	0x3ff921fb
 8012250:	54442d18 	.word	0x54442d18
 8012254:	3fe921fb 	.word	0x3fe921fb
 8012258:	7ff00000 	.word	0x7ff00000

0801225c <__ieee754_sqrt>:
 801225c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012260:	ec55 4b10 	vmov	r4, r5, d0
 8012264:	4e54      	ldr	r6, [pc, #336]	; (80123b8 <__ieee754_sqrt+0x15c>)
 8012266:	43ae      	bics	r6, r5
 8012268:	ee10 0a10 	vmov	r0, s0
 801226c:	462b      	mov	r3, r5
 801226e:	462a      	mov	r2, r5
 8012270:	4621      	mov	r1, r4
 8012272:	d113      	bne.n	801229c <__ieee754_sqrt+0x40>
 8012274:	ee10 2a10 	vmov	r2, s0
 8012278:	462b      	mov	r3, r5
 801227a:	ee10 0a10 	vmov	r0, s0
 801227e:	4629      	mov	r1, r5
 8012280:	f7ee f9b6 	bl	80005f0 <__aeabi_dmul>
 8012284:	4602      	mov	r2, r0
 8012286:	460b      	mov	r3, r1
 8012288:	4620      	mov	r0, r4
 801228a:	4629      	mov	r1, r5
 801228c:	f7ed fffe 	bl	800028c <__adddf3>
 8012290:	4604      	mov	r4, r0
 8012292:	460d      	mov	r5, r1
 8012294:	ec45 4b10 	vmov	d0, r4, r5
 8012298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801229c:	2d00      	cmp	r5, #0
 801229e:	dc10      	bgt.n	80122c2 <__ieee754_sqrt+0x66>
 80122a0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80122a4:	4330      	orrs	r0, r6
 80122a6:	d0f5      	beq.n	8012294 <__ieee754_sqrt+0x38>
 80122a8:	b15d      	cbz	r5, 80122c2 <__ieee754_sqrt+0x66>
 80122aa:	ee10 2a10 	vmov	r2, s0
 80122ae:	462b      	mov	r3, r5
 80122b0:	4620      	mov	r0, r4
 80122b2:	4629      	mov	r1, r5
 80122b4:	f7ed ffe8 	bl	8000288 <__aeabi_dsub>
 80122b8:	4602      	mov	r2, r0
 80122ba:	460b      	mov	r3, r1
 80122bc:	f7ee fac2 	bl	8000844 <__aeabi_ddiv>
 80122c0:	e7e6      	b.n	8012290 <__ieee754_sqrt+0x34>
 80122c2:	151b      	asrs	r3, r3, #20
 80122c4:	d10c      	bne.n	80122e0 <__ieee754_sqrt+0x84>
 80122c6:	2a00      	cmp	r2, #0
 80122c8:	d06d      	beq.n	80123a6 <__ieee754_sqrt+0x14a>
 80122ca:	2000      	movs	r0, #0
 80122cc:	02d6      	lsls	r6, r2, #11
 80122ce:	d56e      	bpl.n	80123ae <__ieee754_sqrt+0x152>
 80122d0:	1e44      	subs	r4, r0, #1
 80122d2:	1b1b      	subs	r3, r3, r4
 80122d4:	f1c0 0420 	rsb	r4, r0, #32
 80122d8:	fa21 f404 	lsr.w	r4, r1, r4
 80122dc:	4322      	orrs	r2, r4
 80122de:	4081      	lsls	r1, r0
 80122e0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80122e4:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80122e8:	07dd      	lsls	r5, r3, #31
 80122ea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80122ee:	bf42      	ittt	mi
 80122f0:	0052      	lslmi	r2, r2, #1
 80122f2:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 80122f6:	0049      	lslmi	r1, r1, #1
 80122f8:	1058      	asrs	r0, r3, #1
 80122fa:	2500      	movs	r5, #0
 80122fc:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8012300:	441a      	add	r2, r3
 8012302:	0049      	lsls	r1, r1, #1
 8012304:	2316      	movs	r3, #22
 8012306:	462c      	mov	r4, r5
 8012308:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801230c:	19a7      	adds	r7, r4, r6
 801230e:	4297      	cmp	r7, r2
 8012310:	bfde      	ittt	le
 8012312:	1bd2      	suble	r2, r2, r7
 8012314:	19bc      	addle	r4, r7, r6
 8012316:	19ad      	addle	r5, r5, r6
 8012318:	0052      	lsls	r2, r2, #1
 801231a:	3b01      	subs	r3, #1
 801231c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8012320:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012324:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012328:	d1f0      	bne.n	801230c <__ieee754_sqrt+0xb0>
 801232a:	f04f 0e20 	mov.w	lr, #32
 801232e:	469c      	mov	ip, r3
 8012330:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012334:	42a2      	cmp	r2, r4
 8012336:	eb06 070c 	add.w	r7, r6, ip
 801233a:	dc02      	bgt.n	8012342 <__ieee754_sqrt+0xe6>
 801233c:	d112      	bne.n	8012364 <__ieee754_sqrt+0x108>
 801233e:	428f      	cmp	r7, r1
 8012340:	d810      	bhi.n	8012364 <__ieee754_sqrt+0x108>
 8012342:	2f00      	cmp	r7, #0
 8012344:	eb07 0c06 	add.w	ip, r7, r6
 8012348:	da34      	bge.n	80123b4 <__ieee754_sqrt+0x158>
 801234a:	f1bc 0f00 	cmp.w	ip, #0
 801234e:	db31      	blt.n	80123b4 <__ieee754_sqrt+0x158>
 8012350:	f104 0801 	add.w	r8, r4, #1
 8012354:	1b12      	subs	r2, r2, r4
 8012356:	428f      	cmp	r7, r1
 8012358:	bf88      	it	hi
 801235a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801235e:	1bc9      	subs	r1, r1, r7
 8012360:	4433      	add	r3, r6
 8012362:	4644      	mov	r4, r8
 8012364:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8012368:	f1be 0e01 	subs.w	lr, lr, #1
 801236c:	443a      	add	r2, r7
 801236e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012372:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012376:	d1dd      	bne.n	8012334 <__ieee754_sqrt+0xd8>
 8012378:	430a      	orrs	r2, r1
 801237a:	d006      	beq.n	801238a <__ieee754_sqrt+0x12e>
 801237c:	1c5c      	adds	r4, r3, #1
 801237e:	bf13      	iteet	ne
 8012380:	3301      	addne	r3, #1
 8012382:	3501      	addeq	r5, #1
 8012384:	4673      	moveq	r3, lr
 8012386:	f023 0301 	bicne.w	r3, r3, #1
 801238a:	106a      	asrs	r2, r5, #1
 801238c:	085b      	lsrs	r3, r3, #1
 801238e:	07e9      	lsls	r1, r5, #31
 8012390:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012394:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8012398:	bf48      	it	mi
 801239a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801239e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80123a2:	461c      	mov	r4, r3
 80123a4:	e776      	b.n	8012294 <__ieee754_sqrt+0x38>
 80123a6:	0aca      	lsrs	r2, r1, #11
 80123a8:	3b15      	subs	r3, #21
 80123aa:	0549      	lsls	r1, r1, #21
 80123ac:	e78b      	b.n	80122c6 <__ieee754_sqrt+0x6a>
 80123ae:	0052      	lsls	r2, r2, #1
 80123b0:	3001      	adds	r0, #1
 80123b2:	e78b      	b.n	80122cc <__ieee754_sqrt+0x70>
 80123b4:	46a0      	mov	r8, r4
 80123b6:	e7cd      	b.n	8012354 <__ieee754_sqrt+0xf8>
 80123b8:	7ff00000 	.word	0x7ff00000
 80123bc:	00000000 	.word	0x00000000

080123c0 <atan>:
 80123c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123c4:	ec55 4b10 	vmov	r4, r5, d0
 80123c8:	4bc7      	ldr	r3, [pc, #796]	; (80126e8 <atan+0x328>)
 80123ca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80123ce:	429e      	cmp	r6, r3
 80123d0:	46ab      	mov	fp, r5
 80123d2:	dd18      	ble.n	8012406 <atan+0x46>
 80123d4:	4ac5      	ldr	r2, [pc, #788]	; (80126ec <atan+0x32c>)
 80123d6:	4296      	cmp	r6, r2
 80123d8:	dc01      	bgt.n	80123de <atan+0x1e>
 80123da:	d109      	bne.n	80123f0 <atan+0x30>
 80123dc:	b144      	cbz	r4, 80123f0 <atan+0x30>
 80123de:	4622      	mov	r2, r4
 80123e0:	462b      	mov	r3, r5
 80123e2:	4620      	mov	r0, r4
 80123e4:	4629      	mov	r1, r5
 80123e6:	f7ed ff51 	bl	800028c <__adddf3>
 80123ea:	4604      	mov	r4, r0
 80123ec:	460d      	mov	r5, r1
 80123ee:	e006      	b.n	80123fe <atan+0x3e>
 80123f0:	f1bb 0f00 	cmp.w	fp, #0
 80123f4:	f300 813a 	bgt.w	801266c <atan+0x2ac>
 80123f8:	a59f      	add	r5, pc, #636	; (adr r5, 8012678 <atan+0x2b8>)
 80123fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80123fe:	ec45 4b10 	vmov	d0, r4, r5
 8012402:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012406:	4bba      	ldr	r3, [pc, #744]	; (80126f0 <atan+0x330>)
 8012408:	429e      	cmp	r6, r3
 801240a:	dc14      	bgt.n	8012436 <atan+0x76>
 801240c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8012410:	429e      	cmp	r6, r3
 8012412:	dc0d      	bgt.n	8012430 <atan+0x70>
 8012414:	a39a      	add	r3, pc, #616	; (adr r3, 8012680 <atan+0x2c0>)
 8012416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801241a:	ee10 0a10 	vmov	r0, s0
 801241e:	4629      	mov	r1, r5
 8012420:	f7ed ff34 	bl	800028c <__adddf3>
 8012424:	2200      	movs	r2, #0
 8012426:	4bb3      	ldr	r3, [pc, #716]	; (80126f4 <atan+0x334>)
 8012428:	f7ee fb72 	bl	8000b10 <__aeabi_dcmpgt>
 801242c:	2800      	cmp	r0, #0
 801242e:	d1e6      	bne.n	80123fe <atan+0x3e>
 8012430:	f04f 3aff 	mov.w	sl, #4294967295
 8012434:	e02b      	b.n	801248e <atan+0xce>
 8012436:	f000 f96b 	bl	8012710 <fabs>
 801243a:	4baf      	ldr	r3, [pc, #700]	; (80126f8 <atan+0x338>)
 801243c:	429e      	cmp	r6, r3
 801243e:	ec55 4b10 	vmov	r4, r5, d0
 8012442:	f300 80bf 	bgt.w	80125c4 <atan+0x204>
 8012446:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801244a:	429e      	cmp	r6, r3
 801244c:	f300 80a0 	bgt.w	8012590 <atan+0x1d0>
 8012450:	ee10 2a10 	vmov	r2, s0
 8012454:	ee10 0a10 	vmov	r0, s0
 8012458:	462b      	mov	r3, r5
 801245a:	4629      	mov	r1, r5
 801245c:	f7ed ff16 	bl	800028c <__adddf3>
 8012460:	2200      	movs	r2, #0
 8012462:	4ba4      	ldr	r3, [pc, #656]	; (80126f4 <atan+0x334>)
 8012464:	f7ed ff10 	bl	8000288 <__aeabi_dsub>
 8012468:	2200      	movs	r2, #0
 801246a:	4606      	mov	r6, r0
 801246c:	460f      	mov	r7, r1
 801246e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012472:	4620      	mov	r0, r4
 8012474:	4629      	mov	r1, r5
 8012476:	f7ed ff09 	bl	800028c <__adddf3>
 801247a:	4602      	mov	r2, r0
 801247c:	460b      	mov	r3, r1
 801247e:	4630      	mov	r0, r6
 8012480:	4639      	mov	r1, r7
 8012482:	f7ee f9df 	bl	8000844 <__aeabi_ddiv>
 8012486:	f04f 0a00 	mov.w	sl, #0
 801248a:	4604      	mov	r4, r0
 801248c:	460d      	mov	r5, r1
 801248e:	4622      	mov	r2, r4
 8012490:	462b      	mov	r3, r5
 8012492:	4620      	mov	r0, r4
 8012494:	4629      	mov	r1, r5
 8012496:	f7ee f8ab 	bl	80005f0 <__aeabi_dmul>
 801249a:	4602      	mov	r2, r0
 801249c:	460b      	mov	r3, r1
 801249e:	4680      	mov	r8, r0
 80124a0:	4689      	mov	r9, r1
 80124a2:	f7ee f8a5 	bl	80005f0 <__aeabi_dmul>
 80124a6:	a378      	add	r3, pc, #480	; (adr r3, 8012688 <atan+0x2c8>)
 80124a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ac:	4606      	mov	r6, r0
 80124ae:	460f      	mov	r7, r1
 80124b0:	f7ee f89e 	bl	80005f0 <__aeabi_dmul>
 80124b4:	a376      	add	r3, pc, #472	; (adr r3, 8012690 <atan+0x2d0>)
 80124b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ba:	f7ed fee7 	bl	800028c <__adddf3>
 80124be:	4632      	mov	r2, r6
 80124c0:	463b      	mov	r3, r7
 80124c2:	f7ee f895 	bl	80005f0 <__aeabi_dmul>
 80124c6:	a374      	add	r3, pc, #464	; (adr r3, 8012698 <atan+0x2d8>)
 80124c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124cc:	f7ed fede 	bl	800028c <__adddf3>
 80124d0:	4632      	mov	r2, r6
 80124d2:	463b      	mov	r3, r7
 80124d4:	f7ee f88c 	bl	80005f0 <__aeabi_dmul>
 80124d8:	a371      	add	r3, pc, #452	; (adr r3, 80126a0 <atan+0x2e0>)
 80124da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124de:	f7ed fed5 	bl	800028c <__adddf3>
 80124e2:	4632      	mov	r2, r6
 80124e4:	463b      	mov	r3, r7
 80124e6:	f7ee f883 	bl	80005f0 <__aeabi_dmul>
 80124ea:	a36f      	add	r3, pc, #444	; (adr r3, 80126a8 <atan+0x2e8>)
 80124ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124f0:	f7ed fecc 	bl	800028c <__adddf3>
 80124f4:	4632      	mov	r2, r6
 80124f6:	463b      	mov	r3, r7
 80124f8:	f7ee f87a 	bl	80005f0 <__aeabi_dmul>
 80124fc:	a36c      	add	r3, pc, #432	; (adr r3, 80126b0 <atan+0x2f0>)
 80124fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012502:	f7ed fec3 	bl	800028c <__adddf3>
 8012506:	4642      	mov	r2, r8
 8012508:	464b      	mov	r3, r9
 801250a:	f7ee f871 	bl	80005f0 <__aeabi_dmul>
 801250e:	a36a      	add	r3, pc, #424	; (adr r3, 80126b8 <atan+0x2f8>)
 8012510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012514:	4680      	mov	r8, r0
 8012516:	4689      	mov	r9, r1
 8012518:	4630      	mov	r0, r6
 801251a:	4639      	mov	r1, r7
 801251c:	f7ee f868 	bl	80005f0 <__aeabi_dmul>
 8012520:	a367      	add	r3, pc, #412	; (adr r3, 80126c0 <atan+0x300>)
 8012522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012526:	f7ed feaf 	bl	8000288 <__aeabi_dsub>
 801252a:	4632      	mov	r2, r6
 801252c:	463b      	mov	r3, r7
 801252e:	f7ee f85f 	bl	80005f0 <__aeabi_dmul>
 8012532:	a365      	add	r3, pc, #404	; (adr r3, 80126c8 <atan+0x308>)
 8012534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012538:	f7ed fea6 	bl	8000288 <__aeabi_dsub>
 801253c:	4632      	mov	r2, r6
 801253e:	463b      	mov	r3, r7
 8012540:	f7ee f856 	bl	80005f0 <__aeabi_dmul>
 8012544:	a362      	add	r3, pc, #392	; (adr r3, 80126d0 <atan+0x310>)
 8012546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801254a:	f7ed fe9d 	bl	8000288 <__aeabi_dsub>
 801254e:	4632      	mov	r2, r6
 8012550:	463b      	mov	r3, r7
 8012552:	f7ee f84d 	bl	80005f0 <__aeabi_dmul>
 8012556:	a360      	add	r3, pc, #384	; (adr r3, 80126d8 <atan+0x318>)
 8012558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801255c:	f7ed fe94 	bl	8000288 <__aeabi_dsub>
 8012560:	4632      	mov	r2, r6
 8012562:	463b      	mov	r3, r7
 8012564:	f7ee f844 	bl	80005f0 <__aeabi_dmul>
 8012568:	f1ba 3fff 	cmp.w	sl, #4294967295
 801256c:	4602      	mov	r2, r0
 801256e:	460b      	mov	r3, r1
 8012570:	d155      	bne.n	801261e <atan+0x25e>
 8012572:	4640      	mov	r0, r8
 8012574:	4649      	mov	r1, r9
 8012576:	f7ed fe89 	bl	800028c <__adddf3>
 801257a:	4622      	mov	r2, r4
 801257c:	462b      	mov	r3, r5
 801257e:	f7ee f837 	bl	80005f0 <__aeabi_dmul>
 8012582:	4602      	mov	r2, r0
 8012584:	460b      	mov	r3, r1
 8012586:	4620      	mov	r0, r4
 8012588:	4629      	mov	r1, r5
 801258a:	f7ed fe7d 	bl	8000288 <__aeabi_dsub>
 801258e:	e72c      	b.n	80123ea <atan+0x2a>
 8012590:	ee10 0a10 	vmov	r0, s0
 8012594:	2200      	movs	r2, #0
 8012596:	4b57      	ldr	r3, [pc, #348]	; (80126f4 <atan+0x334>)
 8012598:	4629      	mov	r1, r5
 801259a:	f7ed fe75 	bl	8000288 <__aeabi_dsub>
 801259e:	2200      	movs	r2, #0
 80125a0:	4606      	mov	r6, r0
 80125a2:	460f      	mov	r7, r1
 80125a4:	4b53      	ldr	r3, [pc, #332]	; (80126f4 <atan+0x334>)
 80125a6:	4620      	mov	r0, r4
 80125a8:	4629      	mov	r1, r5
 80125aa:	f7ed fe6f 	bl	800028c <__adddf3>
 80125ae:	4602      	mov	r2, r0
 80125b0:	460b      	mov	r3, r1
 80125b2:	4630      	mov	r0, r6
 80125b4:	4639      	mov	r1, r7
 80125b6:	f7ee f945 	bl	8000844 <__aeabi_ddiv>
 80125ba:	f04f 0a01 	mov.w	sl, #1
 80125be:	4604      	mov	r4, r0
 80125c0:	460d      	mov	r5, r1
 80125c2:	e764      	b.n	801248e <atan+0xce>
 80125c4:	4b4d      	ldr	r3, [pc, #308]	; (80126fc <atan+0x33c>)
 80125c6:	429e      	cmp	r6, r3
 80125c8:	dc1d      	bgt.n	8012606 <atan+0x246>
 80125ca:	ee10 0a10 	vmov	r0, s0
 80125ce:	2200      	movs	r2, #0
 80125d0:	4b4b      	ldr	r3, [pc, #300]	; (8012700 <atan+0x340>)
 80125d2:	4629      	mov	r1, r5
 80125d4:	f7ed fe58 	bl	8000288 <__aeabi_dsub>
 80125d8:	2200      	movs	r2, #0
 80125da:	4606      	mov	r6, r0
 80125dc:	460f      	mov	r7, r1
 80125de:	4b48      	ldr	r3, [pc, #288]	; (8012700 <atan+0x340>)
 80125e0:	4620      	mov	r0, r4
 80125e2:	4629      	mov	r1, r5
 80125e4:	f7ee f804 	bl	80005f0 <__aeabi_dmul>
 80125e8:	2200      	movs	r2, #0
 80125ea:	4b42      	ldr	r3, [pc, #264]	; (80126f4 <atan+0x334>)
 80125ec:	f7ed fe4e 	bl	800028c <__adddf3>
 80125f0:	4602      	mov	r2, r0
 80125f2:	460b      	mov	r3, r1
 80125f4:	4630      	mov	r0, r6
 80125f6:	4639      	mov	r1, r7
 80125f8:	f7ee f924 	bl	8000844 <__aeabi_ddiv>
 80125fc:	f04f 0a02 	mov.w	sl, #2
 8012600:	4604      	mov	r4, r0
 8012602:	460d      	mov	r5, r1
 8012604:	e743      	b.n	801248e <atan+0xce>
 8012606:	462b      	mov	r3, r5
 8012608:	ee10 2a10 	vmov	r2, s0
 801260c:	2000      	movs	r0, #0
 801260e:	493d      	ldr	r1, [pc, #244]	; (8012704 <atan+0x344>)
 8012610:	f7ee f918 	bl	8000844 <__aeabi_ddiv>
 8012614:	f04f 0a03 	mov.w	sl, #3
 8012618:	4604      	mov	r4, r0
 801261a:	460d      	mov	r5, r1
 801261c:	e737      	b.n	801248e <atan+0xce>
 801261e:	4640      	mov	r0, r8
 8012620:	4649      	mov	r1, r9
 8012622:	f7ed fe33 	bl	800028c <__adddf3>
 8012626:	4622      	mov	r2, r4
 8012628:	462b      	mov	r3, r5
 801262a:	f7ed ffe1 	bl	80005f0 <__aeabi_dmul>
 801262e:	4e36      	ldr	r6, [pc, #216]	; (8012708 <atan+0x348>)
 8012630:	4b36      	ldr	r3, [pc, #216]	; (801270c <atan+0x34c>)
 8012632:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8012636:	4456      	add	r6, sl
 8012638:	449a      	add	sl, r3
 801263a:	e9da 2300 	ldrd	r2, r3, [sl]
 801263e:	f7ed fe23 	bl	8000288 <__aeabi_dsub>
 8012642:	4622      	mov	r2, r4
 8012644:	462b      	mov	r3, r5
 8012646:	f7ed fe1f 	bl	8000288 <__aeabi_dsub>
 801264a:	4602      	mov	r2, r0
 801264c:	460b      	mov	r3, r1
 801264e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8012652:	f7ed fe19 	bl	8000288 <__aeabi_dsub>
 8012656:	f1bb 0f00 	cmp.w	fp, #0
 801265a:	4604      	mov	r4, r0
 801265c:	460d      	mov	r5, r1
 801265e:	f6bf aece 	bge.w	80123fe <atan+0x3e>
 8012662:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012666:	4604      	mov	r4, r0
 8012668:	461d      	mov	r5, r3
 801266a:	e6c8      	b.n	80123fe <atan+0x3e>
 801266c:	a51c      	add	r5, pc, #112	; (adr r5, 80126e0 <atan+0x320>)
 801266e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012672:	e6c4      	b.n	80123fe <atan+0x3e>
 8012674:	f3af 8000 	nop.w
 8012678:	54442d18 	.word	0x54442d18
 801267c:	bff921fb 	.word	0xbff921fb
 8012680:	8800759c 	.word	0x8800759c
 8012684:	7e37e43c 	.word	0x7e37e43c
 8012688:	e322da11 	.word	0xe322da11
 801268c:	3f90ad3a 	.word	0x3f90ad3a
 8012690:	24760deb 	.word	0x24760deb
 8012694:	3fa97b4b 	.word	0x3fa97b4b
 8012698:	a0d03d51 	.word	0xa0d03d51
 801269c:	3fb10d66 	.word	0x3fb10d66
 80126a0:	c54c206e 	.word	0xc54c206e
 80126a4:	3fb745cd 	.word	0x3fb745cd
 80126a8:	920083ff 	.word	0x920083ff
 80126ac:	3fc24924 	.word	0x3fc24924
 80126b0:	5555550d 	.word	0x5555550d
 80126b4:	3fd55555 	.word	0x3fd55555
 80126b8:	2c6a6c2f 	.word	0x2c6a6c2f
 80126bc:	bfa2b444 	.word	0xbfa2b444
 80126c0:	52defd9a 	.word	0x52defd9a
 80126c4:	3fadde2d 	.word	0x3fadde2d
 80126c8:	af749a6d 	.word	0xaf749a6d
 80126cc:	3fb3b0f2 	.word	0x3fb3b0f2
 80126d0:	fe231671 	.word	0xfe231671
 80126d4:	3fbc71c6 	.word	0x3fbc71c6
 80126d8:	9998ebc4 	.word	0x9998ebc4
 80126dc:	3fc99999 	.word	0x3fc99999
 80126e0:	54442d18 	.word	0x54442d18
 80126e4:	3ff921fb 	.word	0x3ff921fb
 80126e8:	440fffff 	.word	0x440fffff
 80126ec:	7ff00000 	.word	0x7ff00000
 80126f0:	3fdbffff 	.word	0x3fdbffff
 80126f4:	3ff00000 	.word	0x3ff00000
 80126f8:	3ff2ffff 	.word	0x3ff2ffff
 80126fc:	40037fff 	.word	0x40037fff
 8012700:	3ff80000 	.word	0x3ff80000
 8012704:	bff00000 	.word	0xbff00000
 8012708:	0804a000 	.word	0x0804a000
 801270c:	0804a020 	.word	0x0804a020

08012710 <fabs>:
 8012710:	ec53 2b10 	vmov	r2, r3, d0
 8012714:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012718:	ec43 2b10 	vmov	d0, r2, r3
 801271c:	4770      	bx	lr

0801271e <matherr>:
 801271e:	2000      	movs	r0, #0
 8012720:	4770      	bx	lr
 8012722:	0000      	movs	r0, r0
 8012724:	0000      	movs	r0, r0
	...

08012728 <nan>:
 8012728:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012730 <nan+0x8>
 801272c:	4770      	bx	lr
 801272e:	bf00      	nop
 8012730:	00000000 	.word	0x00000000
 8012734:	7ff80000 	.word	0x7ff80000

08012738 <_init>:
 8012738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801273a:	bf00      	nop
 801273c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801273e:	bc08      	pop	{r3}
 8012740:	469e      	mov	lr, r3
 8012742:	4770      	bx	lr

08012744 <_fini>:
 8012744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012746:	bf00      	nop
 8012748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801274a:	bc08      	pop	{r3}
 801274c:	469e      	mov	lr, r3
 801274e:	4770      	bx	lr
