{
    "specify_endspecify/specify_conditional/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "specify_endspecify/specify_conditional/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_conditional/k6_N10_40nm": {
        "test_name": "specify_endspecify/specify_conditional/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_conditional/k6_N10_mem32K_40nm": {
        "test_name": "specify_endspecify/specify_conditional/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_conditional/no_arch": {
        "test_name": "specify_endspecify/specify_conditional/no_arch",
        "architecture": "n/a",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "specify_endspecify/specify_edge_sensitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive/k6_N10_40nm": {
        "test_name": "specify_endspecify/specify_edge_sensitive/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive/k6_N10_mem32K_40nm": {
        "test_name": "specify_endspecify/specify_edge_sensitive/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive/no_arch": {
        "test_name": "specify_endspecify/specify_edge_sensitive/no_arch",
        "architecture": "n/a",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive_vector/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "specify_endspecify/specify_edge_sensitive_vector/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive_vector/k6_N10_40nm": {
        "test_name": "specify_endspecify/specify_edge_sensitive_vector/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive_vector/k6_N10_mem32K_40nm": {
        "test_name": "specify_endspecify/specify_edge_sensitive_vector/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specify_endspecify/specify_edge_sensitive_vector/no_arch": {
        "test_name": "specify_endspecify/specify_edge_sensitive_vector/no_arch",
        "architecture": "n/a",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
