--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 204 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.514ns.
--------------------------------------------------------------------------------
Slack:                  14.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_12 (FF)
  Destination:          ledM/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.245 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_12 to ledM/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_12
    SLICE_X22Y55.A2      net (fanout=17)       3.066   ledM/M_slowclock_value[2]
    SLICE_X22Y55.A       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d151
    OLOGIC_X11Y63.D1     net (fanout=1)        1.005   ledM/M_cSignal_d[15]
    OLOGIC_X11Y63.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ledM/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (1.938ns logic, 4.071ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  14.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_11 (FF)
  Destination:          ledM/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.532ns (1.245 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_11 to ledM/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_11
    SLICE_X22Y55.A3      net (fanout=17)       2.757   ledM/M_slowclock_value[1]
    SLICE_X22Y55.A       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d151
    OLOGIC_X11Y63.D1     net (fanout=1)        1.005   ledM/M_cSignal_d[15]
    OLOGIC_X11Y63.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ledM/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (1.938ns logic, 3.762ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  14.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_10 (FF)
  Destination:          ledM/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.532ns (1.245 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_10 to ledM/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_10
    SLICE_X22Y55.A4      net (fanout=17)       2.694   ledM/M_slowclock_value[0]
    SLICE_X22Y55.A       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d151
    OLOGIC_X11Y63.D1     net (fanout=1)        1.005   ledM/M_cSignal_d[15]
    OLOGIC_X11Y63.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ledM/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.938ns logic, 3.699ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  14.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_12 (FF)
  Destination:          ledM/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.528ns (1.243 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_12 to ledM/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_12
    SLICE_X23Y55.D3      net (fanout=17)       2.756   ledM/M_slowclock_value[2]
    SLICE_X23Y55.D       Tilo                  0.259   ledM/M_cSignal_d[13]
                                                       ledM/Mram_M_cSignal_d131
    OLOGIC_X12Y59.D1     net (fanout=1)        0.796   ledM/M_cSignal_d[13]
    OLOGIC_X12Y59.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ledM/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (1.962ns logic, 3.552ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  14.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledM/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.535ns (1.245 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledM/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y63.SR     net (fanout=17)       3.962   M_reset_cond_out
    OLOGIC_X11Y63.CLK0   Tosrck                1.022   M_cSignal_q_15
                                                       ledM/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (1.547ns logic, 3.962ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_12 (FF)
  Destination:          ledM/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.244 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_12 to ledM/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_12
    SLICE_X22Y55.D3      net (fanout=17)       2.707   ledM/M_slowclock_value[2]
    SLICE_X22Y55.D       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d141
    OLOGIC_X11Y61.D1     net (fanout=1)        0.822   ledM/M_cSignal_d[14]
    OLOGIC_X11Y61.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ledM/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (1.938ns logic, 3.529ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  15.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_10 (FF)
  Destination:          ledM/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.531ns (1.244 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_10 to ledM/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_10
    SLICE_X22Y55.D5      net (fanout=17)       2.658   ledM/M_slowclock_value[0]
    SLICE_X22Y55.D       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d141
    OLOGIC_X11Y61.D1     net (fanout=1)        0.822   ledM/M_cSignal_d[14]
    OLOGIC_X11Y61.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ledM/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (1.938ns logic, 3.480ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  15.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_10 (FF)
  Destination:          ledM/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.243 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_10 to ledM/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_10
    SLICE_X23Y55.D5      net (fanout=17)       2.641   ledM/M_slowclock_value[0]
    SLICE_X23Y55.D       Tilo                  0.259   ledM/M_cSignal_d[13]
                                                       ledM/Mram_M_cSignal_d131
    OLOGIC_X12Y59.D1     net (fanout=1)        0.796   ledM/M_cSignal_d[13]
    OLOGIC_X12Y59.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ledM/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (1.962ns logic, 3.437ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  15.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_12 (FF)
  Destination:          ledM/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.518ns (1.233 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_12 to ledM/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_12
    SLICE_X23Y54.D3      net (fanout=17)       2.559   ledM/M_slowclock_value[2]
    SLICE_X23Y54.D       Tilo                  0.259   ledM/M_cSignal_d[12]
                                                       ledM/Mram_M_cSignal_d121
    OLOGIC_X12Y51.D1     net (fanout=1)        0.778   ledM/M_cSignal_d[12]
    OLOGIC_X12Y51.CLK0   Todck                 1.178   M_cSignal_q_12
                                                       ledM/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (1.962ns logic, 3.337ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  15.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_11 (FF)
  Destination:          ledM/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.531ns (1.244 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_11 to ledM/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_11
    SLICE_X22Y55.D6      net (fanout=17)       2.550   ledM/M_slowclock_value[1]
    SLICE_X22Y55.D       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d141
    OLOGIC_X11Y61.D1     net (fanout=1)        0.822   ledM/M_cSignal_d[14]
    OLOGIC_X11Y61.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ledM/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.938ns logic, 3.372ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  15.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_11 (FF)
  Destination:          ledM/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.243 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_11 to ledM/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_11
    SLICE_X23Y55.D6      net (fanout=17)       2.550   ledM/M_slowclock_value[1]
    SLICE_X23Y55.D       Tilo                  0.259   ledM/M_cSignal_d[13]
                                                       ledM/Mram_M_cSignal_d131
    OLOGIC_X12Y59.D1     net (fanout=1)        0.796   ledM/M_cSignal_d[13]
    OLOGIC_X12Y59.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ledM/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (1.962ns logic, 3.346ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  15.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_13 (FF)
  Destination:          ledM/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.245 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_13 to ledM/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_13
    SLICE_X22Y55.A6      net (fanout=17)       2.356   ledM/M_slowclock_value[3]
    SLICE_X22Y55.A       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d151
    OLOGIC_X11Y63.D1     net (fanout=1)        1.005   ledM/M_cSignal_d[15]
    OLOGIC_X11Y63.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ledM/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (1.938ns logic, 3.361ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  15.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledM/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.534ns (1.244 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledM/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y61.SR     net (fanout=17)       3.745   M_reset_cond_out
    OLOGIC_X11Y61.CLK0   Tosrck                1.022   M_cSignal_q_14
                                                       ledM/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (1.547ns logic, 3.745ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_13 (FF)
  Destination:          ledM/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.528ns (1.243 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_13 to ledM/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_13
    SLICE_X23Y55.D4      net (fanout=17)       2.503   ledM/M_slowclock_value[3]
    SLICE_X23Y55.D       Tilo                  0.259   ledM/M_cSignal_d[13]
                                                       ledM/Mram_M_cSignal_d131
    OLOGIC_X12Y59.D1     net (fanout=1)        0.796   ledM/M_cSignal_d[13]
    OLOGIC_X12Y59.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ledM/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.962ns logic, 3.299ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  15.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_13 (FF)
  Destination:          ledM/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.244 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_13 to ledM/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_13
    SLICE_X22Y55.D4      net (fanout=17)       2.495   ledM/M_slowclock_value[3]
    SLICE_X22Y55.D       Tilo                  0.235   ledM/M_cSignal_d[14]
                                                       ledM/Mram_M_cSignal_d141
    OLOGIC_X11Y61.D1     net (fanout=1)        0.822   ledM/M_cSignal_d[14]
    OLOGIC_X11Y61.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ledM/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (1.938ns logic, 3.317ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  15.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledM/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.533ns (1.243 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledM/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y59.SR     net (fanout=17)       3.693   M_reset_cond_out
    OLOGIC_X12Y59.CLK0   Tosrck                1.022   M_cSignal_q_13
                                                       ledM/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (1.547ns logic, 3.693ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_13 (FF)
  Destination:          ledM/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.518ns (1.233 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_13 to ledM/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_13
    SLICE_X23Y54.D4      net (fanout=17)       2.467   ledM/M_slowclock_value[3]
    SLICE_X23Y54.D       Tilo                  0.259   ledM/M_cSignal_d[12]
                                                       ledM/Mram_M_cSignal_d121
    OLOGIC_X12Y51.D1     net (fanout=1)        0.778   ledM/M_cSignal_d[12]
    OLOGIC_X12Y51.CLK0   Todck                 1.178   M_cSignal_q_12
                                                       ledM/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.962ns logic, 3.245ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  15.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_10 (FF)
  Destination:          ledM/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.520ns (1.233 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_10 to ledM/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_10
    SLICE_X23Y54.D5      net (fanout=17)       2.444   ledM/M_slowclock_value[0]
    SLICE_X23Y54.D       Tilo                  0.259   ledM/M_cSignal_d[12]
                                                       ledM/Mram_M_cSignal_d121
    OLOGIC_X12Y51.D1     net (fanout=1)        0.778   ledM/M_cSignal_d[12]
    OLOGIC_X12Y51.CLK0   Todck                 1.178   M_cSignal_q_12
                                                       ledM/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (1.962ns logic, 3.222ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  15.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_10 (FF)
  Destination:          ledM/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.531ns (1.151 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_10 to ledM/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_10
    SLICE_X20Y11.A2      net (fanout=17)       1.699   ledM/M_slowclock_value[0]
    SLICE_X20Y11.A       Tilo                  0.254   ledM/M_cSignal_d[0]
                                                       ledM/Mram_M_cSignal_d11
    OLOGIC_X9Y3.D1       net (fanout=1)        1.474   ledM/M_cSignal_d[0]
    OLOGIC_X9Y3.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ledM/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.957ns logic, 3.173ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  15.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_11 (FF)
  Destination:          ledM/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.520ns (1.233 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_11 to ledM/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_11
    SLICE_X23Y54.D6      net (fanout=17)       2.353   ledM/M_slowclock_value[1]
    SLICE_X23Y54.D       Tilo                  0.259   ledM/M_cSignal_d[12]
                                                       ledM/Mram_M_cSignal_d121
    OLOGIC_X12Y51.D1     net (fanout=1)        0.778   ledM/M_cSignal_d[12]
    OLOGIC_X12Y51.CLK0   Todck                 1.178   M_cSignal_q_12
                                                       ledM/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.962ns logic, 3.131ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  15.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_12 (FF)
  Destination:          ledM/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.534ns (1.156 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_12 to ledM/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_12
    SLICE_X22Y11.A2      net (fanout=17)       1.914   ledM/M_slowclock_value[2]
    SLICE_X22Y11.A       Tilo                  0.235   ledM/M_cSignal_d[1]
                                                       ledM/Mram_M_cSignal_d111
    OLOGIC_X11Y3.D1      net (fanout=1)        1.124   ledM/M_cSignal_d[1]
    OLOGIC_X11Y3.CLK0    Todck                 1.178   M_cSignal_q_1
                                                       ledM/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (1.938ns logic, 3.038ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  15.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_13 (FF)
  Destination:          ledM/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.924ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.151 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_13 to ledM/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_13
    SLICE_X20Y11.A4      net (fanout=17)       1.493   ledM/M_slowclock_value[3]
    SLICE_X20Y11.A       Tilo                  0.254   ledM/M_cSignal_d[0]
                                                       ledM/Mram_M_cSignal_d11
    OLOGIC_X9Y3.D1       net (fanout=1)        1.474   ledM/M_cSignal_d[0]
    OLOGIC_X9Y3.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ledM/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (1.957ns logic, 2.967ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  15.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_11 (FF)
  Destination:          ledM/M_cSignal_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.522ns (1.235 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_11 to ledM/M_cSignal_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_11
    SLICE_X23Y54.A3      net (fanout=17)       2.569   ledM/M_slowclock_value[1]
    SLICE_X23Y54.A       Tilo                  0.259   ledM/M_cSignal_d[12]
                                                       ledM/Mram_M_cSignal_d1111
    OLOGIC_X12Y49.D1     net (fanout=1)        0.379   ledM/M_cSignal_d[11]
    OLOGIC_X12Y49.CLK0   Todck                 1.178   M_cSignal_q_11
                                                       ledM/M_cSignal_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (1.962ns logic, 2.948ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  15.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_11 (FF)
  Destination:          ledM/M_cSignal_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.524ns (1.237 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_11 to ledM/M_cSignal_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_11
    SLICE_X23Y53.A3      net (fanout=17)       2.527   ledM/M_slowclock_value[1]
    SLICE_X23Y53.A       Tilo                  0.259   ledM/M_cSignal_d[10]
                                                       ledM/Mram_M_cSignal_d101
    OLOGIC_X12Y47.D1     net (fanout=1)        0.379   ledM/M_cSignal_d[10]
    OLOGIC_X12Y47.CLK0   Todck                 1.178   M_cSignal_q_10
                                                       ledM/M_cSignal_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.962ns logic, 2.906ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  15.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_12 (FF)
  Destination:          ledM/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.151 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_12 to ledM/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_12
    SLICE_X20Y11.A5      net (fanout=17)       1.431   ledM/M_slowclock_value[2]
    SLICE_X20Y11.A       Tilo                  0.254   ledM/M_cSignal_d[0]
                                                       ledM/Mram_M_cSignal_d11
    OLOGIC_X9Y3.D1       net (fanout=1)        1.474   ledM/M_cSignal_d[0]
    OLOGIC_X9Y3.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ledM/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (1.957ns logic, 2.905ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  15.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_10 (FF)
  Destination:          ledM/M_cSignal_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.522ns (1.235 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_10 to ledM/M_cSignal_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_10
    SLICE_X23Y54.A4      net (fanout=17)       2.508   ledM/M_slowclock_value[0]
    SLICE_X23Y54.A       Tilo                  0.259   ledM/M_cSignal_d[12]
                                                       ledM/Mram_M_cSignal_d1111
    OLOGIC_X12Y49.D1     net (fanout=1)        0.379   ledM/M_cSignal_d[11]
    OLOGIC_X12Y49.CLK0   Todck                 1.178   M_cSignal_q_11
                                                       ledM/M_cSignal_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.962ns logic, 2.887ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_12 (FF)
  Destination:          ledM/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.533ns (1.155 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_12 to ledM/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   ledM/M_slowclock_value[3]
                                                       ledM/slowclock/M_ctr_q_12
    SLICE_X23Y11.A4      net (fanout=17)       1.716   ledM/M_slowclock_value[2]
    SLICE_X23Y11.A       Tilo                  0.259   ledM/M_cSignal_d[2]
                                                       ledM/Mram_M_cSignal_d21
    OLOGIC_X12Y5.D1      net (fanout=1)        1.162   ledM/M_cSignal_d[2]
    OLOGIC_X12Y5.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ledM/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.962ns logic, 2.878ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  15.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_10 (FF)
  Destination:          ledM/M_cSignal_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.524ns (1.237 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_10 to ledM/M_cSignal_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_10
    SLICE_X23Y53.A4      net (fanout=17)       2.466   ledM/M_slowclock_value[0]
    SLICE_X23Y53.A       Tilo                  0.259   ledM/M_cSignal_d[10]
                                                       ledM/Mram_M_cSignal_d101
    OLOGIC_X12Y47.D1     net (fanout=1)        0.379   ledM/M_cSignal_d[10]
    OLOGIC_X12Y47.CLK0   Todck                 1.178   M_cSignal_q_10
                                                       ledM/M_cSignal_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.962ns logic, 2.845ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  15.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledM/slowclock/M_ctr_q_11 (FF)
  Destination:          ledM/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.531ns (1.151 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledM/slowclock/M_ctr_q_11 to ledM/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.525   ledM/M_slowclock_value[1]
                                                       ledM/slowclock/M_ctr_q_11
    SLICE_X20Y11.A3      net (fanout=17)       1.340   ledM/M_slowclock_value[1]
    SLICE_X20Y11.A       Tilo                  0.254   ledM/M_cSignal_d[0]
                                                       ledM/Mram_M_cSignal_d11
    OLOGIC_X9Y3.D1       net (fanout=1)        1.474   ledM/M_cSignal_d[0]
    OLOGIC_X9Y3.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ledM/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (1.957ns logic, 2.814ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  15.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledM/M_cSignal_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.525ns (1.235 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledM/M_cSignal_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y49.SR     net (fanout=17)       3.213   M_reset_cond_out
    OLOGIC_X12Y49.CLK0   Tosrck                1.022   M_cSignal_q_11
                                                       ledM/M_cSignal_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (1.547ns logic, 3.213ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_0/CLK0
  Logical resource: ledM/M_cSignal_q_0/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_1/CLK0
  Logical resource: ledM/M_cSignal_q_1/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_2/CLK0
  Logical resource: ledM/M_cSignal_q_2/CK0
  Location pin: OLOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_3/CLK0
  Logical resource: ledM/M_cSignal_q_3/CK0
  Location pin: OLOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_4/CLK0
  Logical resource: ledM/M_cSignal_q_4/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_5/CLK0
  Logical resource: ledM/M_cSignal_q_5/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_6/CLK0
  Logical resource: ledM/M_cSignal_q_6/CK0
  Location pin: OLOGIC_X12Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_7/CLK0
  Logical resource: ledM/M_cSignal_q_7/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_8/CLK0
  Logical resource: ledM/M_cSignal_q_8/CK0
  Location pin: OLOGIC_X12Y33.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_9/CLK0
  Logical resource: ledM/M_cSignal_q_9/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_10/CLK0
  Logical resource: ledM/M_cSignal_q_10/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_11/CLK0
  Logical resource: ledM/M_cSignal_q_11/CK0
  Location pin: OLOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_12/CLK0
  Logical resource: ledM/M_cSignal_q_12/CK0
  Location pin: OLOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_13/CLK0
  Logical resource: ledM/M_cSignal_q_13/CK0
  Location pin: OLOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_14/CLK0
  Logical resource: ledM/M_cSignal_q_14/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_15/CLK0
  Logical resource: ledM/M_cSignal_q_15/CK0
  Location pin: OLOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[3]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_0/CK
  Location pin: SLICE_X20Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[3]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_1/CK
  Location pin: SLICE_X20Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[3]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_2/CK
  Location pin: SLICE_X20Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[3]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_3/CK
  Location pin: SLICE_X20Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[7]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_4/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[7]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_5/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[7]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_6/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/slowclock/M_ctr_q[7]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_7/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/M_slowclock_value[1]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_8/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/M_slowclock_value[1]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_9/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/M_slowclock_value[1]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_10/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/M_slowclock_value[1]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_11/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledM/M_slowclock_value[3]/CLK
  Logical resource: ledM/slowclock/M_ctr_q_12/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.514|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 204 paths, 0 nets, and 146 connections

Design statistics:
   Minimum period:   5.514ns{1}   (Maximum frequency: 181.357MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 23 17:33:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



