Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep  9 16:51:14 2021
| Host         : ROG-112-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ssegmain_timing_summary_routed.rpt -pb ssegmain_timing_summary_routed.pb -rpx ssegmain_timing_summary_routed.rpx -warn_on_violation
| Design       : ssegmain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.121        0.000                      0                   48        0.092        0.000                      0                   48        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.121        0.000                      0                   48        0.092        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 2.148ns (77.592%)  route 0.620ns (22.408%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.649 r  Display/mycounter1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    Display/mycounter1/state_reg[20]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.763 r  Display/mycounter1/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    Display/mycounter1/state_reg[24]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.097 r  Display/mycounter1/state_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.097    Display/mycounter1/state_reg[28]_i_1_n_6
    SLICE_X1Y105         FDCE                                         r  Display/mycounter1/state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  Display/mycounter1/state_reg[29]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y105         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 2.037ns (76.656%)  route 0.620ns (23.344%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.649 r  Display/mycounter1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    Display/mycounter1/state_reg[20]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.763 r  Display/mycounter1/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.763    Display/mycounter1/state_reg[24]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.986 r  Display/mycounter1/state_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.986    Display/mycounter1/state_reg[28]_i_1_n_7
    SLICE_X1Y105         FDCE                                         r  Display/mycounter1/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  Display/mycounter1/state_reg[28]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y105         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[28]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 2.034ns (76.630%)  route 0.620ns (23.370%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.649 r  Display/mycounter1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    Display/mycounter1/state_reg[20]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.983 r  Display/mycounter1/state_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.983    Display/mycounter1/state_reg[24]_i_1_n_6
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[25]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[25]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 2.013ns (76.444%)  route 0.620ns (23.556%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.649 r  Display/mycounter1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    Display/mycounter1/state_reg[20]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.962 r  Display/mycounter1/state_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.962    Display/mycounter1/state_reg[24]_i_1_n_4
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[27]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.939ns (75.762%)  route 0.620ns (24.238%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.649 r  Display/mycounter1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    Display/mycounter1/state_reg[20]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.888 r  Display/mycounter1/state_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.888    Display/mycounter1/state_reg[24]_i_1_n_5
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[26]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[26]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.923ns (75.610%)  route 0.620ns (24.390%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.649 r  Display/mycounter1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.649    Display/mycounter1/state_reg[20]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.872 r  Display/mycounter1/state_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.872    Display/mycounter1/state_reg[24]_i_1_n_7
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  Display/mycounter1/state_reg[24]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[24]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.920ns (75.581%)  route 0.620ns (24.419%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.869 r  Display/mycounter1/state_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.869    Display/mycounter1/state_reg[20]_i_1_n_6
    SLICE_X1Y103         FDCE                                         r  Display/mycounter1/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  Display/mycounter1/state_reg[21]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[21]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.899ns (75.378%)  route 0.620ns (24.622%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.848 r  Display/mycounter1/state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.848    Display/mycounter1/state_reg[20]_i_1_n_4
    SLICE_X1Y103         FDCE                                         r  Display/mycounter1/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  Display/mycounter1/state_reg[23]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 SEGG/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGG/mycounter1/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    SEGG/mycounter1/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  SEGG/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  SEGG/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    SEGG/mycounter1/state_reg_n_0_[1]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  SEGG/mycounter1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    SEGG/mycounter1/state_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  SEGG/mycounter1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    SEGG/mycounter1/state_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  SEGG/mycounter1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    SEGG/mycounter1/state_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  SEGG/mycounter1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    SEGG/mycounter1/state_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.880 r  SEGG/mycounter1/state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.880    SEGG/mycounter1/state_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  SEGG/mycounter1/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    SEGG/mycounter1/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  SEGG/mycounter1/state_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    SEGG/mycounter1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 Display/mycounter1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.825ns (74.633%)  route 0.620ns (25.367%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.726     5.329    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  Display/mycounter1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Display/mycounter1/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.404    Display/mycounter1/state_reg_n_0_[1]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  Display/mycounter1/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    Display/mycounter1/state_reg[0]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.193    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.307    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  Display/mycounter1/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    Display/mycounter1/state_reg[16]_i_1__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.774 r  Display/mycounter1/state_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.774    Display/mycounter1/state_reg[20]_i_1_n_5
    SLICE_X1Y103         FDCE                                         r  Display/mycounter1/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  Display/mycounter1/state_reg[22]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)        0.062    15.218    Display/mycounter1/state_reg[22]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  7.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  Display/mycounter1/state_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.988    Display/mycounter1/state_reg[8]_i_1__0_n_7
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  Display/mycounter1/state_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.999    Display/mycounter1/state_reg[8]_i_1__0_n_5
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  Display/mycounter1/state_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.024    Display/mycounter1/state_reg[8]_i_1__0_n_4
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  Display/mycounter1/state_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.024    Display/mycounter1/state_reg[8]_i_1__0_n_6
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  Display/mycounter1/state_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  Display/mycounter1/state_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.027    Display/mycounter1/state_reg[12]_i_1__0_n_7
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  Display/mycounter1/state_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.038    Display/mycounter1/state_reg[12]_i_1__0_n_5
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  Display/mycounter1/state_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.063    Display/mycounter1/state_reg[12]_i_1__0_n_6
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  Display/mycounter1/state_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.063    Display/mycounter1/state_reg[12]_i_1__0_n_4
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  Display/mycounter1/state_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  Display/mycounter1/state_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.066    Display/mycounter1/state_reg[16]_i_1__0_n_7
    SLICE_X1Y102         FDCE                                         r  Display/mycounter1/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  Display/mycounter1/state_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Display/mycounter1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/mycounter1/state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.605     1.524    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Display/mycounter1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display/mycounter1/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    Display/mycounter1/state_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  Display/mycounter1/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    Display/mycounter1/state_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  Display/mycounter1/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    Display/mycounter1/state_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  Display/mycounter1/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    Display/mycounter1/state_reg[12]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  Display/mycounter1/state_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.077    Display/mycounter1/state_reg[16]_i_1__0_n_5
    SLICE_X1Y102         FDCE                                         r  Display/mycounter1/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.872     2.037    Display/mycounter1/clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  Display/mycounter1/state_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.105     1.896    Display/mycounter1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y98     Display/mycounter1/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    Display/mycounter1/state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    Display/mycounter1/state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    Display/mycounter1/state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    Display/mycounter1/state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    Display/mycounter1/state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    Display/mycounter1/state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    Display/mycounter1/state_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    Display/mycounter1/state_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     Display/mycounter1/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     Display/mycounter1/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     Display/mycounter1/state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     Display/mycounter1/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    Display/mycounter1/state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    Display/mycounter1/state_reg[13]/C



