// Seed: 1224965906
macromodule module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3
);
  logic [-1 : 1] id_5;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri id_3,
    input wor id_4,
    output wire id_5,
    output tri id_6,
    output tri1 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wire id_10
);
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_9
  );
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
