/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [18:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_4z = ~((in_data[59] | _00_) & celloutsig_0_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_7z | celloutsig_0_4z) & celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_6z | celloutsig_0_1z) & celloutsig_0_3z);
  assign celloutsig_0_0z = in_data[9] | ~(in_data[22]);
  assign celloutsig_0_12z = celloutsig_0_3z | ~(celloutsig_0_11z);
  assign celloutsig_1_18z = ~(celloutsig_1_3z ^ celloutsig_1_4z[14]);
  assign celloutsig_0_11z = ~(celloutsig_0_0z ^ _00_);
  assign celloutsig_0_1z = ~(in_data[91] ^ celloutsig_0_0z);
  assign celloutsig_1_3z = ~(_01_ ^ in_data[136]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[18] ^ celloutsig_1_2z);
  assign celloutsig_1_15z = ~(_02_ ^ celloutsig_1_4z[16]);
  assign celloutsig_1_19z = { celloutsig_1_8z[9:7], celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_6z } + in_data[145:139];
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_12z } + { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_20z = celloutsig_0_17z + { celloutsig_0_5z[1], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_4z = { in_data[182:165], celloutsig_1_3z } + { celloutsig_1_3z, celloutsig_1_3z, 1'h1, _04_[15], _03_[9], _01_, _03_[7:2], _02_, _04_[5:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z[17:6], 1'h1, celloutsig_1_2z, celloutsig_1_5z } + { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, 1'h1, celloutsig_1_7z, celloutsig_1_6z, 1'h1, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z };
  reg [2:0] _23_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _23_ <= 3'h0;
    else _23_ <= { in_data[90], celloutsig_0_0z, celloutsig_0_0z };
  assign { _00_, _05_[1:0] } = _23_;
  reg [13:0] _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 14'h0000;
    else _24_ <= in_data[153:140];
  assign { _04_[15], _03_[9], _01_, _03_[7:2], _02_, _04_[5:2] } = _24_;
  assign celloutsig_0_5z = { in_data[82], celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, in_data[22:21] };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z } == { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, _00_, _05_[1:0], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[19:1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z } == { in_data[48:27], celloutsig_0_3z, _00_, _05_[1:0] };
  assign celloutsig_1_7z = in_data[185:152] == { celloutsig_1_4z, 1'h1, _04_[15], _03_[9], _01_, _03_[7:2], _02_, _04_[5:2] };
  assign celloutsig_0_7z = celloutsig_0_3z & in_data[47];
  assign celloutsig_0_6z = | in_data[37:34];
  assign celloutsig_1_2z = | in_data[156:153];
  assign celloutsig_1_5z = | { _03_[3:2], _02_, _04_[5:2] };
  assign { _03_[8], _03_[1:0] } = { _01_, _02_, celloutsig_1_3z };
  assign { _04_[18:16], _04_[14:6], _04_[1:0] } = { celloutsig_1_3z, celloutsig_1_3z, 1'h1, _03_[9], _01_, _03_[7:2], _02_, celloutsig_1_2z, celloutsig_1_2z };
  assign _05_[2] = _00_;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
