
*** Running vivado
    with args -log SCS_TT_TEST_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SCS_TT_TEST_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SCS_TT_TEST_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_TT'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.runs/impl_1/{D:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.cache/ip} 
Command: link_design -top SCS_TT_TEST_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_processing_system7_0_0/SCS_TT_TEST_processing_system7_0_0.xdc] for cell 'SCS_TT_TEST_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_processing_system7_0_0/SCS_TT_TEST_processing_system7_0_0.xdc] for cell 'SCS_TT_TEST_i/processing_system7_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_0/SCS_TT_TEST_axi_gpio_0_0_board.xdc] for cell 'SCS_TT_TEST_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_0/SCS_TT_TEST_axi_gpio_0_0_board.xdc] for cell 'SCS_TT_TEST_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_0/SCS_TT_TEST_axi_gpio_0_0.xdc] for cell 'SCS_TT_TEST_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_0/SCS_TT_TEST_axi_gpio_0_0.xdc] for cell 'SCS_TT_TEST_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_1/SCS_TT_TEST_axi_gpio_0_1_board.xdc] for cell 'SCS_TT_TEST_i/DATA0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_1/SCS_TT_TEST_axi_gpio_0_1_board.xdc] for cell 'SCS_TT_TEST_i/DATA0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_1/SCS_TT_TEST_axi_gpio_0_1.xdc] for cell 'SCS_TT_TEST_i/DATA0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_1/SCS_TT_TEST_axi_gpio_0_1.xdc] for cell 'SCS_TT_TEST_i/DATA0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_DATA0_0/SCS_TT_TEST_DATA0_0_board.xdc] for cell 'SCS_TT_TEST_i/DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_DATA0_0/SCS_TT_TEST_DATA0_0_board.xdc] for cell 'SCS_TT_TEST_i/DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_DATA0_0/SCS_TT_TEST_DATA0_0.xdc] for cell 'SCS_TT_TEST_i/DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_DATA0_0/SCS_TT_TEST_DATA0_0.xdc] for cell 'SCS_TT_TEST_i/DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_2/SCS_TT_TEST_axi_gpio_0_2_board.xdc] for cell 'SCS_TT_TEST_i/DATA_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_2/SCS_TT_TEST_axi_gpio_0_2_board.xdc] for cell 'SCS_TT_TEST_i/DATA_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_2/SCS_TT_TEST_axi_gpio_0_2.xdc] for cell 'SCS_TT_TEST_i/DATA_UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_axi_gpio_0_2/SCS_TT_TEST_axi_gpio_0_2.xdc] for cell 'SCS_TT_TEST_i/DATA_UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_clk_wiz_0_0/SCS_TT_TEST_clk_wiz_0_0_board.xdc] for cell 'SCS_TT_TEST_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_clk_wiz_0_0/SCS_TT_TEST_clk_wiz_0_0_board.xdc] for cell 'SCS_TT_TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_clk_wiz_0_0/SCS_TT_TEST_clk_wiz_0_0.xdc] for cell 'SCS_TT_TEST_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_clk_wiz_0_0/SCS_TT_TEST_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_clk_wiz_0_0/SCS_TT_TEST_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.453 ; gain = 558.289
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_clk_wiz_0_0/SCS_TT_TEST_clk_wiz_0_0.xdc] for cell 'SCS_TT_TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_rst_ps7_0_100M_0/SCS_TT_TEST_rst_ps7_0_100M_0_board.xdc] for cell 'SCS_TT_TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_rst_ps7_0_100M_0/SCS_TT_TEST_rst_ps7_0_100M_0_board.xdc] for cell 'SCS_TT_TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_rst_ps7_0_100M_0/SCS_TT_TEST_rst_ps7_0_100M_0.xdc] for cell 'SCS_TT_TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/sources_1/bd/SCS_TT_TEST/ip/SCS_TT_TEST_rst_ps7_0_100M_0/SCS_TT_TEST_rst_ps7_0_100M_0.xdc] for cell 'SCS_TT_TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1268.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.453 ; gain = 956.141
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1268.453 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 143c6dd17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1281.496 ; gain = 13.043

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1094179d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 61 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 150a44d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 10 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f95825bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.742 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 385 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f95825bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f95825bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f95825bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.913 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              61  |                                              0  |
|  Constant propagation         |               4  |              10  |                                              0  |
|  Sweep                        |               0  |             385  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1422.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b81b61cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1422.969 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b81b61cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1422.969 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b81b61cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.969 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.969 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b81b61cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1422.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.runs/impl_1/SCS_TT_TEST_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SCS_TT_TEST_wrapper_drc_opted.rpt -pb SCS_TT_TEST_wrapper_drc_opted.pb -rpx SCS_TT_TEST_wrapper_drc_opted.rpx
Command: report_drc -file SCS_TT_TEST_wrapper_drc_opted.rpt -pb SCS_TT_TEST_wrapper_drc_opted.pb -rpx SCS_TT_TEST_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/SCS_TT_TEST_OV/SCS_TT_TEST_OV.runs/impl_1/SCS_TT_TEST_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.969 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c89a181c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1422.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ea1f4776

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e9770c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e9770c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.969 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 9e9770c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a9bd4527

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 708a40b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.969 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1178ab304

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.969 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1178ab304

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5f4a56ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186fb267d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a329ad93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ee87c781

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c34f42f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12c03d390

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 139165a61

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: a1784073

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 7e3db00f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1422.969 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 7e3db00f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1422.969 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ed492c15

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: ed492c15

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1431.156 ; gain = 8.188
