#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Apr 29 11:40:59 2014
# Process ID: 27394
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/vivado.log
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/hhb_ip_repository/hhb_query'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/hhb_ip_repository/hwfreqscale_simple_adder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5021.293 ; gain = 109.594
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- sfleming:HHB:hhb_query:1.0 - hhb_query_0
Adding component instance block -- sfleming:HHB:hwfreqscale_simple_adder:1.0 - hwfreqscale_simple_adder_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_system> from BD file </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5099.309 ; gain = 65.711
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
</clk_wiz_0/s_axi_lite/Reg> is being mapped into </processing_system7_0/Data> at <0x43C20000[ 64K ]>
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/clk_wiz_0/s_axi_aresetn

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'hhb_query_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'hhb_query_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
Verilog Output written to : zynq_system.v
Verilog Output written to : zynq_system_wrapper.v
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hhb_query_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_xbar_2'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hwfreqscale_simple_adder_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_7'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_8'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_32'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_33'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Tue Apr 29 11:45:38 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 5180.488 ; gain = 81.180
set_property location {3.5 2147 502} [get_bd_cells hhb_query_0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins clk_wiz_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'hhb_query_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'hhb_query_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
Verilog Output written to : zynq_system.v
Verilog Output written to : zynq_system_wrapper.v
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hhb_query_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hwfreqscale_simple_adder_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_9'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_10'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_34'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_35'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Tue Apr 29 11:47:27 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5197.629 ; gain = 0.000
launch_runs impl_1
[Tue Apr 29 11:59:27 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5914.465 ; gain = 14.000
Restoring placement.
Restored 5396 out of 5396 XDEF sites from archive | CPU: 3.660000 secs | Memory: 40.521996 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 42 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 6125.617 ; gain = 908.230
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs synth_1
delete_bd_objs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6125.617 ; gain = 0.000
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'hhb_query_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'hhb_query_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
Verilog Output written to : zynq_system.v
Verilog Output written to : zynq_system_wrapper.v
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hhb_query_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hwfreqscale_simple_adder_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_11'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_12'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_36'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_37'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Tue Apr 29 12:08:43 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 6125.617 ; gain = 0.000
launch_runs impl_1
[Tue Apr 29 12:22:24 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6125.617 ; gain = 0.000
Restoring placement.
Restored 6527 out of 6527 XDEF sites from archive | CPU: 4.430000 secs | Memory: 51.236008 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 6153.219 ; gain = 27.602
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
startgroup
endgroup
validate_bd_design
delete_bd_objs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6161.184 ; gain = 0.000
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
validate_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 6161.184 ; gain = 0.000
success
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'hhb_query_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'hhb_query_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
Verilog Output written to : zynq_system.v
Verilog Output written to : zynq_system_wrapper.v
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hhb_query_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hwfreqscale_simple_adder_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_15'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_16'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_40'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_41'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Tue Apr 29 12:51:33 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
[Tue Apr 29 12:51:33 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 6161.184 ; gain = 0.000
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
startgroup
endgroup
set_property location {4 2406 716} [get_bd_cells hhb_query_0]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/s_axi_aclk]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins clk_wiz_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /clk_wiz_0/s_axi_lite(zynq_system_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0_axi_periph/m02_couplers/auto_cc/M_AXI(zynq_system_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd'
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /clk_wiz_0/s_axi_lite(zynq_system_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0_axi_periph/m02_couplers/auto_cc/M_AXI(zynq_system_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd'
[Tue Apr 29 13:35:27 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6183.906 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
regenerate_bd_layout
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /clk_wiz_0/s_axi_lite(zynq_system_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0_axi_periph/m02_couplers/auto_cc/M_AXI(zynq_system_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd'
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /clk_wiz_0/s_axi_lite(zynq_system_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0_axi_periph/m02_couplers/auto_cc/M_AXI(zynq_system_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd'
[Tue Apr 29 13:56:31 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 6183.906 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins processing_system7_0_axi_periph/M02_ACLK]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'hhb_query_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'hhb_query_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
Verilog Output written to : zynq_system.v
Verilog Output written to : zynq_system_wrapper.v
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hhb_query_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hwfreqscale_simple_adder_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_cc_25'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_50'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_51'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Tue Apr 29 14:01:36 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6183.906 ; gain = 0.000
launch_runs impl_1
[Tue Apr 29 14:14:25 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6198.906 ; gain = 0.000
Restoring placement.
Restored 6271 out of 6271 XDEF sites from archive | CPU: 4.370000 secs | Memory: 48.789719 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 6242.625 ; gain = 58.719
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 29 14:21:53 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/runme.log
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
export_hardware [get_files /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper_bd.bmm
Exporting to file /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
INFO: [BD 41-436] exporting bit file '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6246.844 ; gain = 4.000
launch_sdk -bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit -workspace /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export -hwspec /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit -workspace /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export -hwspec /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
ERROR: [Common 17-70] Application Exception: Not found in path: xsdk
export_hardware [get_files /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper_bd.bmm
Exporting to file /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
INFO: [BD 41-436] exporting bit file '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 6246.844 ; gain = 0.000
launch_sdk -bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit -workspace /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export -hwspec /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit -workspace /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export -hwspec /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
ERROR: [Common 17-70] Application Exception: Not found in path: xsdk
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/M_AXI] [get_bd_intf_pins hwfreqscale_simple_adder_0/S_AXI_BUS_A]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins axi_clock_converter_0/m_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axi_clock_converter_0/m_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins processing_system7_0_axi_periph/M01_ACLK]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_clock_converter_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axi_clock_converter_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-678] Address block </hwfreqscale_simple_adder_0/S_AXI_BUS_A/Reg> is not mapped into any Master Address space. Please use Address Editor to map it.
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6246.844 ; gain = 0.000
success
assign_bd_address
</hwfreqscale_simple_adder_0/S_AXI_BUS_A/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
validate_bd_design
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6246.844 ; gain = 0.000
success
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /hhb_query_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /hhb_query_0/M_AXI_A(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'hhb_query_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'hhb_query_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
Verilog Output written to : zynq_system.v
Verilog Output written to : zynq_system_wrapper.v
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hhb_query_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_hwfreqscale_simple_adder_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_axi_clock_converter_0_26'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_clock_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_56'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_57'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hhb_query_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwfreqscale_simple_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_clock_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Wed Apr 30 11:45:09 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6246.844 ; gain = 0.000
launch_runs impl_1
[Wed Apr 30 11:58:20 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper_early.xdc]
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/.Xil/Vivado-27394-ee-boxer0/dcp/zynq_system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6303.453 ; gain = 0.000
Restoring placement.
Restored 6156 out of 6156 XDEF sites from archive | CPU: 4.190000 secs | Memory: 49.119667 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 6322.266 ; gain = 66.570
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 30 12:15:05 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/runme.log
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
