Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_controller_behav xil_defaultlib.tb_top_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.fixed_float_types
Compiling package ieee.numeric_std
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Bloq_Register [\Bloq_Register(int_be=4,int_be_p...]
Compiling architecture behavioral of entity xil_defaultlib.Bloq_Register [\Bloq_Register(int_be=11,int_be_...]
Compiling architecture behavioral of entity xil_defaultlib.Bloq_Register [\Bloq_Register(int_be=18,int_be_...]
Compiling architecture behavioral of entity xil_defaultlib.Bloq_Register [\Bloq_Register(int_be=14,int_be_...]
Compiling architecture behavioral of entity xil_defaultlib.controller_delta_adc [\controller_delta_adc(g_a1="0110...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture bufgce_v of entity unisim.BUFGCE [\BUFGCE(sim_device="VERSAL_PRIME...]
Compiling architecture behavioral of entity xil_defaultlib.Top_controller [top_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_controller
Built simulation snapshot tb_top_controller_behav
