###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:26:59 2025
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.779
- Arrival Time                  4.903
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.875 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.685 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.554 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.227 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.141 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.018 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2]       | RN ^       | SDFFRQX2M | 0.997 | 0.035 |   4.903 |   10.779 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.849 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.642 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.526 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.410 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.295 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.178 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.144 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.957 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.795 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.720 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.662 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.590 | 
     | CLK_R_M__L5_I3                               | A v -> Y ^ | CLKINVX40M | 0.054 | 0.059 |   1.345 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] | CK ^       | SDFFRQX2M  | 0.054 | 0.001 |   1.346 |   -4.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.779
- Arrival Time                  4.903
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.554 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.227 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.141 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.019 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2]        | RN ^       | SDFFRQX2M | 0.997 | 0.035 |   4.903 |   10.779 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.849 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.642 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.526 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.410 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.295 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.178 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.144 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.957 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.795 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.720 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.662 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.590 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.054 | 0.059 |   1.345 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] | CK ^       | SDFFRQX2M  | 0.054 | 0.001 |   1.346 |   -4.529 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.347
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.779
- Arrival Time                  4.903
= Slack Time                    5.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.687 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.228 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.142 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.020 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.745 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2]        | RN ^       | SDFFRQX2M | 0.997 | 0.034 |   4.903 |   10.779 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.877 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.851 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.755 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.643 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.528 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.412 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.296 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.179 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.145 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.959 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.796 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.721 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.663 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.591 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.054 | 0.059 |   1.345 |   -4.532 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.347 |   -4.530 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.912
= Slack Time                    5.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.687 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.228 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.142 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.020 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.745 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3]       | RN ^       | SDFFRQX2M | 0.997 | 0.043 |   4.912 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.877 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.851 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.755 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.643 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.179 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.145 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.959 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.796 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.721 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.663 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.591 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.528 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.355 |   -4.522 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.354
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.788
- Arrival Time                  4.911
= Slack Time                    5.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.687 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.228 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.143 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.020 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5]       | RN ^       | SDFFRQX2M | 0.997 | 0.042 |   4.911 |   10.788 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.877 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.851 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.755 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.643 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.179 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.145 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.959 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.797 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.722 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.663 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.591 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.528 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.354 |   -4.523 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.788
- Arrival Time                  4.911
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.687 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.556 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.229 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.143 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3]       | RN ^       | SDFFRQX2M | 0.997 | 0.042 |   4.911 |   10.788 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.851 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.644 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.959 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.797 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.722 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.664 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.528 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.355 |   -4.523 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.785
- Arrival Time                  4.908
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.687 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.556 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.229 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.143 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3]       | RN ^       | SDFFRQX2M | 0.997 | 0.039 |   4.908 |   10.785 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.851 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.644 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.959 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.797 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.722 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.664 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.528 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.352 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.785
- Arrival Time                  4.908
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.687 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.556 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.229 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.143 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4]       | RN ^       | SDFFRQX2M | 0.997 | 0.039 |   4.908 |   10.785 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.851 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.644 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.959 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.797 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.722 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.664 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.528 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.352 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.788
- Arrival Time                  4.910
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.556 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.229 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.143 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5]       | RN ^       | SDFFRQX2M | 0.997 | 0.042 |   4.910 |   10.788 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.851 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.644 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.959 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.797 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.722 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.664 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.528 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.355 |   -4.523 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.911
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.556 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.229 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.144 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3]       | RN ^       | SDFFRQX2M | 0.997 | 0.042 |   4.911 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.852 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.644 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.529 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.413 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.960 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.798 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.722 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.664 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.529 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.355 |   -4.523 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.348
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.780
- Arrival Time                  4.902
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.556 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.229 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.144 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1]        | RN ^       | SDFFRQX2M | 0.997 | 0.034 |   4.902 |   10.780 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.852 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.644 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.529 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.413 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.297 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.960 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.798 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.722 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.664 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.054 | 0.059 |   1.345 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.348 |   -4.530 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.347
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.780
- Arrival Time                  4.901
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.230 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.144 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7]        | RN ^       | SDFFRQX2M | 0.997 | 0.033 |   4.901 |   10.780 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.852 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.645 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.529 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.413 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.298 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.960 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.798 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.723 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.665 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.054 | 0.059 |   1.345 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.347 |   -4.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.910
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.230 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.144 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2]       | RN ^       | SDFFRQX2M | 0.997 | 0.042 |   4.910 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.852 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.645 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.529 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.413 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.298 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.960 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.798 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.665 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.592 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.529 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.355 |   -4.523 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.910
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.230 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.144 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.021 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2]       | RN ^       | SDFFRQX2M | 0.997 | 0.042 |   4.910 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.852 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.757 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.645 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.529 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.413 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.298 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.181 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.147 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.960 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.798 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.665 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.593 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.529 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.355 |   -4.523 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.910
= Slack Time                    5.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.879 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.689 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.230 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.145 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.022 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2]       | RN ^       | SDFFRQX2M | 0.997 | 0.041 |   4.910 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.879 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.853 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.757 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.645 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.530 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.414 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.298 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.181 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.147 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.665 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.593 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.355 |   -4.524 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.354
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.787
- Arrival Time                  4.907
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.145 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.023 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5]        | RN ^       | SDFFRQX2M | 0.997 | 0.039 |   4.907 |   10.787 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.853 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.646 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.530 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.414 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.299 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.182 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.148 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.961 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.724 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.666 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.594 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.353 |   -4.526 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.347
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.780
- Arrival Time                  4.900
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.145 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.023 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0]        | RN ^       | SDFFRQX2M | 0.997 | 0.032 |   4.900 |   10.780 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.853 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.646 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.530 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.414 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.299 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.182 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.148 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.961 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.724 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.666 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.594 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.054 | 0.059 |   1.345 |   -4.535 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.347 |   -4.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.788
- Arrival Time                  4.908
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.145 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.023 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3]       | RN ^       | SDFFRQX2M | 0.997 | 0.040 |   4.908 |   10.788 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.853 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.646 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.530 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.414 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.299 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.148 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.724 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.355 |   -4.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.788
- Arrival Time                  4.908
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.145 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.023 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4]       | RN ^       | SDFFRQX2M | 0.997 | 0.040 |   4.908 |   10.788 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.853 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.646 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.530 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.414 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.299 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.148 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.724 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.355 |   -4.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.788
- Arrival Time                  4.908
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.145 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.023 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4]        | RN ^       | SDFFRQX2M | 0.997 | 0.040 |   4.908 |   10.788 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.853 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.646 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.530 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.414 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.299 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.182 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.148 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.961 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.724 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.666 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.594 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.355 |   -4.525 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.355
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.909
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.145 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.023 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1]       | RN ^       | SDFFRQX2M | 0.997 | 0.041 |   4.909 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.854 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.646 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.530 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.414 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.299 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.148 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.724 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.355 |   -4.524 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.353
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.787
- Arrival Time                  4.907
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.146 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.023 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6]       | RN ^       | SDFFRQX2M | 0.997 | 0.039 |   4.907 |   10.787 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.854 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.646 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.531 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.415 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.299 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.148 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.962 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.724 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.353 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.785
- Arrival Time                  4.904
= Slack Time                    5.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.881 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.691 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.559 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.232 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.147 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.024 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.750 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4]        | RN ^       | SDFFRQX2M | 0.997 | 0.035 |   4.904 |   10.785 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.881 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.855 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.759 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.647 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.532 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.416 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.300 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.183 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.149 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.963 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.801 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.726 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.667 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.595 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.532 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] | CK ^       | SDFFRQX2M  | 0.060 | 0.002 |   1.351 |   -4.530 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.350
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.901
= Slack Time                    5.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.881 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.691 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.559 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.233 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.147 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.024 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.750 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7]       | RN ^       | SDFFRQX2M | 0.997 | 0.032 |   4.901 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.881 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.855 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.759 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.647 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.532 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.416 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.300 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.183 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.149 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.963 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.801 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.726 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.668 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.595 | 
     | CLK_R_M__L5_I3                               | A v -> Y ^ | CLKINVX40M | 0.054 | 0.059 |   1.345 |   -4.536 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.350 |   -4.532 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.785
- Arrival Time                  4.904
= Slack Time                    5.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.882 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.692 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.560 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.233 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.147 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.025 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.750 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3]        | RN ^       | SDFFRQX2M | 0.997 | 0.035 |   4.904 |   10.785 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.882 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.856 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.760 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.648 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.532 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.416 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.301 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.184 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.150 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.963 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.801 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.726 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.668 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.596 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.532 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] | CK ^       | SDFFRQX2M  | 0.060 | 0.002 |   1.352 |   -4.530 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.785
- Arrival Time                  4.903
= Slack Time                    5.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.882 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.692 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.560 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.233 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.148 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.025 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.750 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3]        | RN ^       | SDFFRQX2M | 0.997 | 0.035 |   4.903 |   10.785 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.882 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.856 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.760 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.648 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.533 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.417 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.301 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.184 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.150 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.964 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.801 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.726 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.668 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.596 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] | CK ^       | SDFFRQX2M  | 0.060 | 0.002 |   1.352 |   -4.530 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.356
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.907
= Slack Time                    5.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.882 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.692 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.561 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.234 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.148 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.025 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.751 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6]       | RN ^       | SDFFRQX2M | 0.997 | 0.038 |   4.907 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.882 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.856 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.761 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.649 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.533 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.417 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.302 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.185 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.151 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.964 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.802 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.727 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.669 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.597 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.356 |   -4.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.786
- Arrival Time                  4.903
= Slack Time                    5.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.883 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.693 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.561 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.234 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.149 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.026 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.752 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5]        | RN ^       | SDFFRQX2M | 0.997 | 0.034 |   4.903 |   10.786 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.883 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.857 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.761 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.650 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.534 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.418 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.302 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.185 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.151 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.965 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.803 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.728 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.670 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.597 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.534 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.352 |   -4.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.356
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.906
= Slack Time                    5.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.883 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.693 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.562 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.235 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.149 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.026 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.752 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0]       | RN ^       | SDFFRQX2M | 0.997 | 0.037 |   4.906 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.883 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.857 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.762 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.650 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.534 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.418 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.303 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.186 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.152 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.965 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.803 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.728 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.670 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.598 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.534 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.356 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.786
- Arrival Time                  4.902
= Slack Time                    5.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.883 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.693 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.562 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.235 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.149 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.026 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.752 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7]        | RN ^       | SDFFRQX2M | 0.997 | 0.034 |   4.902 |   10.786 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.883 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.857 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.762 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.650 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.534 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.418 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.303 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.186 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.152 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.965 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.803 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.728 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.670 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.598 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.534 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.352 |   -4.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.786
- Arrival Time                  4.902
= Slack Time                    5.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.884 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.694 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.562 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.235 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.149 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.027 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.752 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6]        | RN ^       | SDFFRQX2M | 0.997 | 0.034 |   4.902 |   10.786 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.884 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.857 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.762 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.650 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.534 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.418 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.303 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.186 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.152 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.965 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.803 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.728 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.670 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.598 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.534 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.352 |   -4.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.352
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.786
- Arrival Time                  4.902
= Slack Time                    5.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.884 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.694 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.562 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.235 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.149 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.027 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.752 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7]       | RN ^       | SDFFRQX2M | 0.997 | 0.033 |   4.902 |   10.786 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.884 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.858 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.762 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.650 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.535 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.419 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.303 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.186 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.152 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.966 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.803 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.728 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.670 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.598 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.535 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.352 |   -4.532 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.356
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.905
= Slack Time                    5.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.884 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.694 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.562 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.235 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.150 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.027 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.752 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1]       | RN ^       | SDFFRQX2M | 0.997 | 0.037 |   4.905 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.884 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.858 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.762 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.650 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.535 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.419 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.303 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.186 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.152 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.966 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.804 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.728 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.670 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.598 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.535 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] | CK ^       | SDFFRQX2M  | 0.060 | 0.006 |   1.356 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.353
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.786
- Arrival Time                  4.902
= Slack Time                    5.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.884 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.694 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.562 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.235 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.150 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.027 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.753 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6]        | RN ^       | SDFFRQX2M | 0.997 | 0.034 |   4.902 |   10.786 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.884 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.858 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.762 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.650 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.535 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.419 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.303 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.186 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.152 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.966 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.804 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.729 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.670 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.598 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.535 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.353 |   -4.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.356
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.903
= Slack Time                    5.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.886 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.696 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.564 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.237 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.152 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.029 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.755 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1]       | RN ^       | SDFFRQX2M | 0.997 | 0.035 |   4.903 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.886 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.860 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.764 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.653 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.537 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.421 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.305 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.188 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.154 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.968 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.806 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.731 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.673 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.600 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.537 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] | CK ^       | SDFFRQX2M  | 0.060 | 0.007 |   1.356 |   -4.530 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.356
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  4.897
= Slack Time                    5.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.892 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.702 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.570 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.243 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.157 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.035 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.760 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0]       | RN ^       | SDFFRQX2M | 0.996 | 0.029 |   4.897 |   10.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.892 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.866 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.770 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.658 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.543 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.427 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.311 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.194 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.160 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.974 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.811 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.736 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.678 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.606 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.060 | 0.063 |   1.349 |   -4.543 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] | CK ^       | SDFFRQX2M  | 0.060 | 0.007 |   1.356 |   -4.536 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.370
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.808
- Arrival Time                  4.914
= Slack Time                    5.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.894 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.704 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.572 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.245 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.160 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.037 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.762 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3]        | RN ^       | SDFFRQX2M | 0.999 | 0.046 |   4.914 |   10.808 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.894 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.868 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.772 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.660 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.544 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.429 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.313 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.196 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.162 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.976 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.813 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.738 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.680 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.608 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.542 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] | CK ^       | SDFFRQX2M  | 0.085 | 0.018 |   1.370 |   -4.524 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.371
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.809
- Arrival Time                  4.914
= Slack Time                    5.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.895 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.705 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.574 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.247 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.161 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.038 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.764 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5]        | RN ^       | SDFFRQX2M | 0.999 | 0.045 |   4.914 |   10.809 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.895 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.869 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.773 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.662 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.546 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.430 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.314 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.197 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.163 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.977 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.815 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.740 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.682 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.609 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.544 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] | CK ^       | SDFFRQX2M  | 0.085 | 0.020 |   1.371 |   -4.524 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.372
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.810
- Arrival Time                  4.914
= Slack Time                    5.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.896 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.706 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.574 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.247 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.162 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.039 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.764 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5]       | RN ^       | SDFFRQX2M | 0.999 | 0.045 |   4.914 |   10.810 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.896 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.870 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.774 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.662 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.547 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.431 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.315 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.198 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.164 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.978 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.816 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.740 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.682 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.610 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.544 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] | CK ^       | SDFFRQX2M  | 0.086 | 0.020 |   1.372 |   -4.524 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.372
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  4.914
= Slack Time                    5.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.897 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.707 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.575 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.248 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.162 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.040 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.765 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4]        | RN ^       | SDFFRQX2M | 0.998 | 0.045 |   4.914 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.897 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.871 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.775 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.663 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.547 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.431 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.316 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.199 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.165 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.978 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.816 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.741 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.683 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.611 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.545 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.021 |   1.372 |   -4.524 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.372
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  4.914
= Slack Time                    5.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.897 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.707 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.575 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.248 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.163 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.040 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.765 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4]        | RN ^       | SDFFRQX2M | 0.998 | 0.045 |   4.914 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.897 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.871 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.775 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.663 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.547 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.431 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.316 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.199 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.165 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.978 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.816 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.741 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.683 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.611 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.545 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.021 |   1.372 |   -4.524 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.372
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  4.914
= Slack Time                    5.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.897 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.707 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.575 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.248 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.163 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.040 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.765 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4]       | RN ^       | SDFFRQX2M | 0.998 | 0.045 |   4.914 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.897 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.871 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.775 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.663 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.548 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.432 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.316 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.199 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.165 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.979 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.816 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.741 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.683 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.611 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.545 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.021 |   1.372 |   -4.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.373
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  4.913
= Slack Time                    5.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.899 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.709 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.577 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.250 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.164 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.042 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.767 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5]       | RN ^       | SDFFRQX2M | 0.997 | 0.044 |   4.913 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.899 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.872 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.777 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.665 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.549 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.433 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.318 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.201 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.167 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.980 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.818 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.743 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.685 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.613 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.547 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] | CK ^       | SDFFRQX2M  | 0.086 | 0.021 |   1.373 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.373
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  4.912
= Slack Time                    5.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.899 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.709 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.577 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.250 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.164 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.042 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.767 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4]       | RN ^       | SDFFRQX2M | 0.997 | 0.044 |   4.912 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.899 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.873 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.777 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.665 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.549 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.433 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.318 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.201 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.167 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.980 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.818 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.743 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.685 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.613 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.547 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.021 |   1.373 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.375
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  4.914
= Slack Time                    5.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.900 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.710 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.578 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.251 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.166 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.043 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.768 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4]       | RN ^       | SDFFRQX2M | 0.998 | 0.045 |   4.914 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.900 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.874 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.778 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.666 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.551 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.435 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.319 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.202 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.168 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.982 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.819 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.744 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.686 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.614 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.548 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] | CK ^       | SDFFRQX2M  | 0.087 | 0.024 |   1.375 |   -4.524 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.375
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  4.912
= Slack Time                    5.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.902 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.712 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.580 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.253 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.167 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.045 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.770 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5]       | RN ^       | SDFFRQX2M | 0.997 | 0.043 |   4.912 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.902 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.876 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.780 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.668 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.553 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.437 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.321 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.204 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.170 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.984 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.821 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.746 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.688 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.616 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.550 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] | CK ^       | SDFFRQX2M  | 0.087 | 0.023 |   1.375 |   -4.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.375
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  4.912
= Slack Time                    5.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.902 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.712 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.580 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.253 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.168 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.045 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.770 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3]       | RN ^       | SDFFRQX2M | 0.997 | 0.043 |   4.912 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.902 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.876 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.780 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.668 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.553 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.437 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.321 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.204 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.170 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.984 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.821 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.746 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.688 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.616 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.550 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] | CK ^       | SDFFRQX2M  | 0.087 | 0.024 |   1.375 |   -4.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.375
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  4.912
= Slack Time                    5.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.902 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.712 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.580 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.253 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.168 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.045 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.869 |   10.770 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4]       | RN ^       | SDFFRQX2M | 0.997 | 0.043 |   4.912 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.902 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.876 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.780 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.668 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.553 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.437 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.321 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.204 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.170 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.984 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.821 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.746 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.688 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.616 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.550 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] | CK ^       | SDFFRQX2M  | 0.087 | 0.024 |   1.375 |   -4.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.375
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  4.911
= Slack Time                    5.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.902 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.712 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.580 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.253 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.168 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.045 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.771 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2]       | RN ^       | SDFFRQX2M | 0.997 | 0.043 |   4.911 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.902 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.876 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.780 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.668 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.553 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.437 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.321 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.204 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.170 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.984 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.822 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.156 |   -4.747 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.689 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.616 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.077 | 0.066 |   1.352 |   -4.551 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] | CK ^       | SDFFRQX2M  | 0.087 | 0.024 |   1.375 |   -4.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.367
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.805
- Arrival Time                  4.900
= Slack Time                    5.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.905 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.715 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.868 |   1.678 |    7.583 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 0.947 | 0.673 |   2.351 |    8.256 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.113 | 0.914 |   3.266 |    9.170 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.090 | 0.877 |   4.143 |   10.048 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 0.994 | 0.725 |   4.868 |   10.773 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0]       | RN ^       | SDFFRQX2M | 0.997 | 0.031 |   4.900 |   10.805 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.905 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.879 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.783 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.671 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.556 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.440 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -5.324 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -5.207 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.732 |   -5.173 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.100 | 0.186 |   0.918 |   -4.987 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.108 | 0.162 |   1.080 |   -4.824 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.155 |   -4.749 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.068 | 0.058 |   1.214 |   -4.691 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.072 |   1.286 |   -4.619 | 
     | CLK_R_M__L5_I1                               | A v -> Y ^ | CLKINVX40M | 0.082 | 0.069 |   1.355 |   -4.550 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] | CK ^       | SDFFRQX2M  | 0.083 | 0.012 |   1.367 |   -4.538 | 
     +-------------------------------------------------------------------------------------------------------------+ 

