stratixiii_io_ibuf;3;1;i,ibar,dynamicterminationcontrol;o;bus_hold,simulate_z_as;
stratixiii_io_obuf;6;2;i,oe,dynamicterminationcontrol,seriesterminationcontrol,parallelterminationcontrol,devoe;o,obar;bus_hold,open_drain_output,shift_series_termination_control;
stratixiii_lcell_comb;9;4;dataa,datab,datac,datad,datae,dataf,datag,cin,sharein;combout,sumout,cout,shareout;extended_lut,lut_mask,shared_arith;
dffeas;12;0;clk,d,asdata,clrn,aload,sclr,sload,ena,devclrn,devpor,q,prn;;is_wysiwyg,power_up;
stratixiii_ram_block;22;4;portawe,portare,portaaddrstall,portbwe,portbre,portbaddrstall,clk0,clk1,ena0,ena1,ena2,ena3,clr0,clr1,portadatain,portaaddr,portabyteenamasks,portbdatain,portbaddr,portbbyteenamasks,devclrn,devpor;portadataout,portbdataout,eccstatus,dftout;clk0_core_clock_enable,clk0_input_clock_enable,clk0_output_clock_enable,clock_duty_cycle_dependence,data_interleave_offset_in_bits,data_interleave_width_in_bits,logical_ram_name,mixed_port_feed_through_mode,operation_mode,port_a_address_clear,port_a_address_width,port_a_byte_enable_clock,port_a_data_out_clear,port_a_data_out_clock,port_a_data_width,port_a_first_address,port_a_first_bit_number,port_a_last_address,port_a_logical_ram_depth,port_a_logical_ram_width,port_a_read_during_write_mode,port_b_address_clear,port_b_address_clock,port_b_address_width,port_b_data_out_clear,port_b_data_out_clock,port_b_data_width,port_b_first_address,port_b_first_bit_number,port_b_last_address,port_b_logical_ram_depth,port_b_logical_ram_width,port_b_read_during_write_mode,port_b_read_enable_clock,ram_block_type;
