<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="IS8X8M2" family="ProASIC3" package="pq208"/><componentInstances/><component name="top_0::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="UART_fifo::work"/><component name="sp_fifo::work"/><component name="clok::work"/><SmartGen version="8.0"/></workspace>