DSCH 2.6i
VERSION 4/17/2003 6:46:25 PM
BB(-25,-90,284,120)
SYM  #B
BB(-25,-15,25,25)
TITLE -25 25  #B
MODEL 85
PROP                                                                                                                                                                                                            
REC(-25,-15,40,40,r)
VIS 5
PIN(25,20,0.000,0.000)B0
PIN(25,10,0.000,0.000)B1
PIN(25,0,0.000,0.000)B2
PIN(25,-10,0.000,0.000)B3
LIG(-25,25,15,25)
LIG(-25,-15,-25,25)
LIG(-25,-15,15,-15)
LIG(15,-15,15,25)
LIG(-25,5,15,5)
LIG(-5,-15,-5,25)
LIG(-15,25,-15,-15)
LIG(-25,-5,15,-5)
LIG(5,-15,5,25)
LIG(-25,15,15,15)
LIG(15,20,25,20)
LIG(25,10,15,10)
LIG(15,0,25,0)
LIG(25,-10,15,-10)
LIG(-21,23,-21,17)
LIG(-21,17,-19,17)
LIG(-19,17,-19,23)
LIG(-19,23,-21,23)
LIG(-9,23,-9,17)
LIG(-1,17,1,17)
LIG(1,17,1,19)
LIG(1,19,-1,19)
LIG(-1,19,-1,23)
LIG(-1,23,1,23)
LIG(9,23,11,23)
LIG(11,17,9,17)
LIG(11,17,11,23)
LIG(9,19,11,19)
LIG(-21,7,-21,11)
LIG(-21,11,-19,11)
LIG(-19,7,-19,13)
LIG(-9,7,-11,7)
LIG(-11,7,-11,9)
LIG(-11,9,-9,9)
LIG(-9,9,-9,13)
LIG(-9,13,-11,13)
LIG(-1,7,-1,13)
LIG(-1,13,1,13)
LIG(1,13,1,9)
LIG(1,9,-1,9)
LIG(9,7,11,7)
LIG(11,7,11,13)
LIG(-21,3,-21,-3)
LIG(-21,-3,-19,-3)
LIG(-19,-3,-19,3)
LIG(-19,3,-21,3)
LIG(-21,-1,-19,-1)
LIG(-11,-3,-11,1)
LIG(-11,1,-9,1)
LIG(-11,-3,-9,-3)
LIG(-9,-3,-9,3)
LIG(-1,-3,1,-3)
LIG(1,-3,1,3)
LIG(1,3,-1,3)
LIG(-1,3,-1,-1)
LIG(-1,-1,1,-1)
LIG(9,-3,9,3)
LIG(9,3,11,3)
LIG(11,3,11,1)
LIG(11,1,9,1)
LIG(-19,-11,-21,-11)
LIG(-21,-11,-21,-7)
LIG(-21,-7,-19,-7)
LIG(-11,-9,-11,-7)
LIG(-11,-7,-9,-7)
LIG(-9,-7,-9,-13)
LIG(-11,-9,-9,-9)
LIG(1,-7,-1,-7)
LIG(-1,-7,-1,-13)
LIG(-1,-13,1,-13)
LIG(-1,-11,1,-11)
LIG(9,-7,9,-13)
LIG(9,-13,11,-13)
LIG(9,-9,11,-9)
FSYM
SYM  #A
BB(-25,55,25,95)
TITLE -25 95  #B
MODEL 85
PROP                                                                                                                                                                                                            
REC(-25,55,40,40,r)
VIS 5
PIN(25,90,0.000,0.000)A0
PIN(25,80,0.000,0.000)A1
PIN(25,70,0.000,0.000)A2
PIN(25,60,0.000,0.000)A3
LIG(-25,95,15,95)
LIG(-25,55,-25,95)
LIG(-25,55,15,55)
LIG(15,55,15,95)
LIG(-25,75,15,75)
LIG(-5,55,-5,95)
LIG(-15,95,-15,55)
LIG(-25,65,15,65)
LIG(5,55,5,95)
LIG(-25,85,15,85)
LIG(15,90,25,90)
LIG(25,80,15,80)
LIG(15,70,25,70)
LIG(25,60,15,60)
LIG(-21,93,-21,87)
LIG(-21,87,-19,87)
LIG(-19,87,-19,93)
LIG(-19,93,-21,93)
LIG(-9,93,-9,87)
LIG(-1,87,1,87)
LIG(1,87,1,89)
LIG(1,89,-1,89)
LIG(-1,89,-1,93)
LIG(-1,93,1,93)
LIG(9,93,11,93)
LIG(11,87,9,87)
LIG(11,87,11,93)
LIG(9,89,11,89)
LIG(-21,77,-21,81)
LIG(-21,81,-19,81)
LIG(-19,77,-19,83)
LIG(-9,77,-11,77)
LIG(-11,77,-11,79)
LIG(-11,79,-9,79)
LIG(-9,79,-9,83)
LIG(-9,83,-11,83)
LIG(-1,77,-1,83)
LIG(-1,83,1,83)
LIG(1,83,1,79)
LIG(1,79,-1,79)
LIG(9,77,11,77)
LIG(11,77,11,83)
LIG(-21,73,-21,67)
LIG(-21,67,-19,67)
LIG(-19,67,-19,73)
LIG(-19,73,-21,73)
LIG(-21,69,-19,69)
LIG(-11,67,-11,71)
LIG(-11,71,-9,71)
LIG(-11,67,-9,67)
LIG(-9,67,-9,73)
LIG(-1,67,1,67)
LIG(1,67,1,73)
LIG(1,73,-1,73)
LIG(-1,73,-1,69)
LIG(-1,69,1,69)
LIG(9,67,9,73)
LIG(9,73,11,73)
LIG(11,73,11,71)
LIG(11,71,9,71)
LIG(-19,59,-21,59)
LIG(-21,59,-21,63)
LIG(-21,63,-19,63)
LIG(-11,61,-11,63)
LIG(-11,63,-9,63)
LIG(-9,63,-9,57)
LIG(-11,61,-9,61)
LIG(1,63,-1,63)
LIG(-1,63,-1,57)
LIG(-1,57,1,57)
LIG(-1,59,1,59)
LIG(9,63,9,57)
LIG(9,57,11,57)
LIG(9,61,11,61)
FSYM
SYM  #add
BB(105,70,145,110)
TITLE 115 100  #Fadd
MODEL 6000
PROP                                                                                                                                                                                                            
REC(115,70,20,40,r)
VIS 5
PIN(105,80,0.000,0.000)A
PIN(105,90,0.000,0.000)B
PIN(105,100,0.000,0.000)Cin
PIN(145,80,7.000,0.350)carry
PIN(145,90,7.000,0.140)Sum
LIG(105,80,115,80)
LIG(105,90,115,90)
LIG(105,100,115,100)
LIG(135,80,145,80)
LIG(135,90,145,90)
LIG(115,110,115,70)
LIG(115,110,135,110)
LIG(135,110,135,70)
LIG(135,70,115,70)
VLG      module add( A,B,Cin,carry,Sum);
VLG         input A,B,Cin;
VLG         output carry,Sum;
VLG         wire w1,w2,w3,w4;
VLG         xor xor1(Sum,Cin,w1);
VLG         xor xor2(w1,B,A);
VLG         and and1(w4,A,Cin);
VLG         and and2(w3,B,A);
VLG         and and3(w2,Cin,B);
VLG         or or1(carry,w2,w3,w4);
VLG      endmodule
FSYM
SYM  #inv
BB(60,80,95,100)
TITLE 75 90  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(60,90,0.000,0.000)in
PIN(95,90,0.030,0.210)out
LIG(60,90,70,90)
LIG(70,80,70,100)
LIG(70,80,85,90)
LIG(70,100,85,90)
LIG(87,90,87,90)
LIG(89,90,95,90)
VLG  not not1(out,in);
FSYM
SYM  #vss
BB(80,112,90,120)
TITLE 84 117  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(0,0,0,0,r)
VIS 4
PIN(85,110,0.000,0.000).
LIG(85,110,85,115)
LIG(80,115,90,115)
LIG(80,118,82,115)
LIG(82,118,84,115)
LIG(84,118,86,115)
LIG(86,118,88,115)
FSYM
SYM  #and2
BB(205,-70,240,-50)
TITLE 217 -59  #&
MODEL 402
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(205,-55,0.000,0.000)b
PIN(205,-65,0.000,0.000)a
PIN(240,-60,0.090,0.070)s
LIG(205,-55,213,-55)
LIG(213,-70,213,-50)
LIG(233,-60,240,-60)
LIG(232,-58,229,-54)
LIG(233,-60,232,-58)
LIG(232,-62,233,-60)
LIG(229,-66,232,-62)
LIG(224,-69,229,-66)
LIG(229,-54,224,-51)
LIG(224,-51,213,-50)
LIG(213,-70,224,-69)
LIG(205,-65,213,-65)
VLG  and and2(out,a,b);
FSYM
SYM  #inv
BB(60,30,95,50)
TITLE 75 40  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(60,40,0.000,0.000)in
PIN(95,40,0.030,0.210)out
LIG(60,40,70,40)
LIG(70,30,70,50)
LIG(70,30,85,40)
LIG(70,50,85,40)
LIG(87,40,87,40)
LIG(89,40,95,40)
VLG  not not1(out,in);
FSYM
SYM  #add
BB(105,20,145,60)
TITLE 115 50  #Fadd
MODEL 6000
PROP                                                                                                                                                                                                            
REC(115,20,20,40,r)
VIS 5
PIN(105,30,0.000,0.000)A
PIN(105,40,0.000,0.000)B
PIN(105,50,0.000,0.000)Cin
PIN(145,30,7.000,0.350)carry
PIN(145,40,7.000,0.140)Sum
LIG(105,30,115,30)
LIG(105,40,115,40)
LIG(105,50,115,50)
LIG(135,30,145,30)
LIG(135,40,145,40)
LIG(115,60,115,20)
LIG(115,60,135,60)
LIG(135,60,135,20)
LIG(135,20,115,20)
VLG     module add( A,B,Cin,carry,Sum);
VLG        input A,B,Cin;
VLG        output carry,Sum;
VLG        wire w1,w2,w3,w4;
VLG        xor xor1(Sum,Cin,w1);
VLG        xor xor2(w1,B,A);
VLG        and and1(w4,A,Cin);
VLG        and and2(w3,B,A);
VLG        and and3(w2,Cin,B);
VLG        or or1(carry,w2,w3,w4);
VLG     endmodule
FSYM
SYM  #light5
BB(263,-75,269,-61)
TITLE 265 -60  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(264,-73,4,5,r)
VIS 5
PIN(265,-60,0.000,0.000)AequalB
LIG(268,-68,268,-73)
LIG(268,-73,267,-74)
LIG(264,-73,264,-68)
LIG(267,-63,267,-66)
LIG(266,-63,269,-63)
LIG(266,-61,268,-63)
LIG(267,-61,269,-63)
LIG(263,-66,269,-66)
LIG(265,-66,265,-60)
LIG(263,-68,263,-66)
LIG(269,-68,263,-68)
LIG(269,-66,269,-68)
LIG(265,-74,264,-73)
LIG(267,-74,265,-74)
FSYM
SYM  #and2
BB(205,-15,240,5)
TITLE 217 -4  #&
MODEL 402
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(205,0,0.000,0.000)b
PIN(205,-10,0.000,0.000)a
PIN(240,-5,0.090,0.070)s
LIG(205,0,213,0)
LIG(213,-15,213,5)
LIG(233,-5,240,-5)
LIG(232,-3,229,1)
LIG(233,-5,232,-3)
LIG(232,-7,233,-5)
LIG(229,-11,232,-7)
LIG(224,-14,229,-11)
LIG(229,1,224,4)
LIG(224,4,213,5)
LIG(213,-15,224,-14)
LIG(205,-10,213,-10)
VLG  and and2(out,a,b);
FSYM
SYM  #vdd
BB(190,90,200,100)
TITLE 193 96  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(0,0,0,0,r)
VIS 4
PIN(195,100,0.000,0.000)vdd
LIG(195,100,195,95)
LIG(195,95,190,95)
LIG(190,95,195,90)
LIG(195,90,200,95)
LIG(200,95,195,95)
FSYM
SYM  #add
BB(105,-30,145,10)
TITLE 115 0  #Fadd
MODEL 6000
PROP                                                                                                                                                                                                            
REC(115,-30,20,40,r)
VIS 5
PIN(105,-20,0.000,0.000)A
PIN(105,-10,0.000,0.000)B
PIN(105,0,0.000,0.000)Cin
PIN(145,-20,7.000,0.350)carry
PIN(145,-10,7.000,0.140)Sum
LIG(105,-20,115,-20)
LIG(105,-10,115,-10)
LIG(105,0,115,0)
LIG(135,-20,145,-20)
LIG(135,-10,145,-10)
LIG(115,10,115,-30)
LIG(115,10,135,10)
LIG(135,10,135,-30)
LIG(135,-30,115,-30)
VLG     module add( A,B,Cin,carry,Sum);
VLG        input A,B,Cin;
VLG        output carry,Sum;
VLG        wire w1,w2,w3,w4;
VLG        xor xor1(Sum,Cin,w1);
VLG        xor xor2(w1,B,A);
VLG        and and1(w4,A,Cin);
VLG        and and2(w3,B,A);
VLG        and and3(w2,Cin,B);
VLG        or or1(carry,w2,w3,w4);
VLG     endmodule
FSYM
SYM  #inv
BB(60,-75,95,-55)
TITLE 75 -65  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(60,-65,0.000,0.000)in
PIN(95,-65,0.030,0.210)out
LIG(60,-65,70,-65)
LIG(70,-75,70,-55)
LIG(70,-75,85,-65)
LIG(70,-55,85,-65)
LIG(87,-65,87,-65)
LIG(89,-65,95,-65)
VLG  not not1(out,in);
FSYM
SYM  #and2
BB(210,35,245,55)
TITLE 222 46  #&
MODEL 402
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(210,50,0.000,0.000)b
PIN(210,40,0.000,0.000)a
PIN(245,45,0.090,0.070)s
LIG(210,50,218,50)
LIG(218,35,218,55)
LIG(238,45,245,45)
LIG(237,47,234,51)
LIG(238,45,237,47)
LIG(237,43,238,45)
LIG(234,39,237,43)
LIG(229,36,234,39)
LIG(234,51,229,54)
LIG(229,54,218,55)
LIG(218,35,229,36)
LIG(210,40,218,40)
VLG  and and2(out,a,b);
FSYM
SYM  #and2
BB(210,85,245,105)
TITLE 222 96  #&
MODEL 402
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(210,100,0.000,0.000)b
PIN(210,90,0.000,0.000)a
PIN(245,95,0.090,0.070)s
LIG(210,100,218,100)
LIG(218,85,218,105)
LIG(238,95,245,95)
LIG(237,97,234,101)
LIG(238,95,237,97)
LIG(237,93,238,95)
LIG(234,89,237,93)
LIG(229,86,234,89)
LIG(234,101,229,104)
LIG(229,104,218,105)
LIG(218,85,229,86)
LIG(210,90,218,90)
VLG  and and2(out,a,b);
FSYM
SYM  #add
BB(105,-85,145,-45)
TITLE 115 -55  #Fadd
MODEL 6000
PROP                                                                                                                                                                                                            
REC(115,-85,20,40,r)
VIS 5
PIN(105,-75,0.000,0.000)A
PIN(105,-65,0.000,0.000)B
PIN(105,-55,0.000,0.000)Cin
PIN(145,-75,7.000,0.140)carry
PIN(145,-65,7.000,0.140)Sum
LIG(105,-75,115,-75)
LIG(105,-65,115,-65)
LIG(105,-55,115,-55)
LIG(135,-75,145,-75)
LIG(135,-65,145,-65)
LIG(115,-45,115,-85)
LIG(115,-45,135,-45)
LIG(135,-45,135,-85)
LIG(135,-85,115,-85)
VLG     module add( A,B,Cin,carry,Sum);
VLG        input A,B,Cin;
VLG        output carry,Sum;
VLG        wire w1,w2,w3,w4;
VLG        xor xor1(Sum,Cin,w1);
VLG        xor xor2(w1,B,A);
VLG        and and1(w4,A,Cin);
VLG        and and2(w3,B,A);
VLG        and and3(w2,Cin,B);
VLG        or or1(carry,w2,w3,w4);
VLG     endmodule
FSYM
SYM  #inv
BB(60,-20,95,0)
TITLE 75 -10  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(60,-10,0.000,0.000)in
PIN(95,-10,0.030,0.210)out
LIG(60,-10,70,-10)
LIG(70,-20,70,0)
LIG(70,-20,85,-10)
LIG(70,0,85,-10)
LIG(87,-10,87,-10)
LIG(89,-10,95,-10)
VLG  not not1(out,in);
FSYM
SYM  #light4
BB(278,-90,284,-76)
TITLE 280 -75  #.
MODEL 49
PROP                                                                                                                                                                                                            
REC(279,-88,4,5,r)
VIS 5
PIN(280,-75,0.000,0.000)BgreaterThanA
LIG(283,-83,283,-88)
LIG(283,-88,282,-89)
LIG(279,-88,279,-83)
LIG(282,-78,282,-81)
LIG(281,-78,284,-78)
LIG(281,-76,283,-78)
LIG(282,-76,284,-78)
LIG(278,-81,284,-81)
LIG(280,-81,280,-75)
LIG(278,-83,278,-81)
LIG(284,-83,278,-83)
LIG(284,-81,284,-83)
LIG(280,-89,279,-88)
LIG(282,-89,280,-89)
FSYM
LIG(25,90,60,90)
LIG(95,90,105,90)
LIG(85,110,105,110)
LIG(105,100,105,110)
LIG(245,95,245,65)
LIG(145,90,210,90)
LIG(250,-5,250,-30)
LIG(25,20,50,20)
LIG(50,20,50,75)
LIG(50,75,105,75)
LIG(105,75,105,80)
LIG(25,80,45,80)
LIG(45,80,45,40)
LIG(45,40,60,40)
LIG(95,40,105,40)
LIG(105,50,105,65)
LIG(105,65,145,65)
LIG(145,65,145,80)
LIG(25,10,55,10)
LIG(55,10,55,25)
LIG(55,25,105,25)
LIG(105,25,105,30)
LIG(245,65,195,65)
LIG(25,70,40,70)
LIG(40,70,40,-10)
LIG(40,-10,60,-10)
LIG(95,-10,105,-10)
LIG(145,30,145,15)
LIG(145,15,105,15)
LIG(105,0,105,15)
LIG(25,0,55,0)
LIG(55,0,55,-25)
LIG(55,-25,105,-25)
LIG(105,-25,105,-20)
LIG(195,65,195,50)
LIG(240,-5,250,-5)
LIG(105,-55,105,-35)
LIG(105,-35,145,-35)
LIG(145,-35,145,-20)
LIG(25,60,35,60)
LIG(35,60,35,-65)
LIG(35,-65,60,-65)
LIG(25,-10,25,-85)
LIG(95,-65,105,-65)
LIG(25,-85,105,-85)
LIG(105,-85,105,-75)
LIG(145,-75,280,-75)
LIG(145,-65,205,-65)
LIG(145,-10,205,-10)
LIG(240,-60,265,-60)
LIG(195,-55,205,-55)
LIG(190,15,190,0)
LIG(195,-30,195,-55)
LIG(250,-30,195,-30)
LIG(245,15,190,15)
LIG(195,100,210,100)
LIG(245,45,245,15)
LIG(145,40,210,40)
LIG(195,50,210,50)
LIG(190,0,205,0)
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch2\Book on CMOS\Comp4.sch
