WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2512320 heartbeat IPC: 3.98 cumulative IPC: 3.98 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5023574 heartbeat IPC: 3.982 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6281718 cumulative IPC: 3.98 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6281718 cumulative IPC: 3.98 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 9707624 heartbeat IPC: 2.135 cumulative IPC: 1.459 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 17576681 heartbeat IPC: 1.271 cumulative IPC: 1.328 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 25120303 heartbeat IPC: 1.326 cumulative IPC: 1.327 (Simulation time: 00 hr 03 min 05 sec)
Simulation finished CPU 0 instructions: 25000004 cycles: 18838587 cumulative IPC: 1.327 (Simulation time: 00 hr 03 min 05 sec)
Simulation complete CPU 0 instructions: 25000004 cycles: 18838587 cumulative IPC: 1.327 (Simulation time: 00 hr 03 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ipc1_public/server_001.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.327 instructions: 25000004 cycles: 18838587
CPU 0 Branch Prediction Accuracy: 93.96% MPKI: 10.3 Average ROB Occupancy at Mispredict: 123.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.074
BRANCH_INDIRECT: 0.135
BRANCH_CONDITIONAL: 8.48
BRANCH_DIRECT_CALL: 0.109
BRANCH_INDIRECT_CALL: 0.0267
BRANCH_RETURN: 1.47

LLC TOTAL        ACCESS:     325596 HIT:     190716 MISS:     134880
LLC LOAD         ACCESS:     175403 HIT:      92092 MISS:      83311
LLC RFO          ACCESS:      45335 HIT:       4240 MISS:      41095
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      90551 HIT:      90507 MISS:         44
LLC TRANSLATION  ACCESS:      14307 HIT:       3877 MISS:      10430
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 301.4 cycles
cpu0_DTLB TOTAL        ACCESS:    5263813 HIT:    5042401 MISS:     221412
cpu0_DTLB LOAD         ACCESS:    5263813 HIT:    5042401 MISS:     221412
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.47 cycles
cpu0_ITLB TOTAL        ACCESS:    1540175 HIT:    1402067 MISS:     138108
cpu0_ITLB LOAD         ACCESS:    1540175 HIT:    1402067 MISS:     138108
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.701 cycles
cpu0_L1D TOTAL        ACCESS:    6653164 HIT:    6003661 MISS:     649503
cpu0_L1D LOAD         ACCESS:    3824393 HIT:    3475095 MISS:     349298
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2809254 HIT:    2525884 MISS:     283370
cpu0_L1D TRANSLATION  ACCESS:      19517 HIT:       2682 MISS:      16835
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 61.29 cycles
cpu0_L1I TOTAL        ACCESS:    1809018 HIT:    1404347 MISS:     404671
cpu0_L1I LOAD         ACCESS:    1809018 HIT:    1404347 MISS:     404671
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 19.71 cycles
cpu0_L2C TOTAL        ACCESS:     613060 HIT:     377821 MISS:     235239
cpu0_L2C LOAD         ACCESS:     431593 HIT:     256190 MISS:     175403
cpu0_L2C RFO          ACCESS:      55263 HIT:       9928 MISS:      45335
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     109493 HIT:     109299 MISS:        194
cpu0_L2C TRANSLATION  ACCESS:      16711 HIT:       2404 MISS:      14307
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 193.4 cycles
cpu0_STLB TOTAL        ACCESS:     201900 HIT:     186451 MISS:      15449
cpu0_STLB LOAD         ACCESS:     201900 HIT:     186451 MISS:      15449
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 248.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32032
  ROW_BUFFER_MISS:     102762
 AVG DBUS CONGESTED CYCLE: 3.955
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      12882
  FULL:      60661
