// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_full_n,
        imgRB_write,
        pixWindow_17_i,
        pixWindow_16_i,
        pixWindow_15_i,
        pixWindow_14_i,
        pixWindow_13_i,
        pixWindow_12_i,
        pixWindow_11_i,
        pixWindow_10_i,
        pixWindow_9_i,
        pixWindow_8_i,
        pixWindow_7_i,
        pixWindow_6_i,
        pixWindow_5_i,
        pixWindow_4_i,
        pixWindow_3_i,
        pixWindow_2_i,
        pixWindow_1_i,
        pixWindow_i,
        p_0_2_0_0_09251542_lcssa1588_i,
        p_0_1_0_0_09241539_lcssa1586_i,
        p_0_0_0_0_09231536_lcssa1584_i,
        p_0_2_0_0_09311500_lcssa1576_i,
        p_0_1_0_0_09301497_lcssa1574_i,
        p_0_0_0_0_09291494_lcssa1572_i,
        add_ln630_1_i,
        cmp558_i,
        cmp314_1_i,
        cmp314_i,
        lineBuffer_1_i_address0,
        lineBuffer_1_i_ce0,
        lineBuffer_1_i_we0,
        lineBuffer_1_i_d0,
        lineBuffer_1_i_address1,
        lineBuffer_1_i_ce1,
        lineBuffer_1_i_q1,
        lineBuffer_i_address0,
        lineBuffer_i_ce0,
        lineBuffer_i_we0,
        lineBuffer_i_d0,
        lineBuffer_i_address1,
        lineBuffer_i_ce1,
        lineBuffer_i_q1,
        empty,
        cmp59_i,
        red_i,
        pixWindow_35_i_out,
        pixWindow_35_i_out_ap_vld,
        pixWindow_34_i_out,
        pixWindow_34_i_out_ap_vld,
        pixWindow_33_i_out,
        pixWindow_33_i_out_ap_vld,
        pixWindow_32_i_out,
        pixWindow_32_i_out_ap_vld,
        pixWindow_31_i_out,
        pixWindow_31_i_out_ap_vld,
        pixWindow_30_i_out,
        pixWindow_30_i_out_ap_vld,
        pixWindow_29_i_out,
        pixWindow_29_i_out_ap_vld,
        pixWindow_28_i_out,
        pixWindow_28_i_out_ap_vld,
        pixWindow_27_i_out,
        pixWindow_27_i_out_ap_vld,
        pixWindow_26_i_out,
        pixWindow_26_i_out_ap_vld,
        pixWindow_25_i_out,
        pixWindow_25_i_out_ap_vld,
        pixWindow_24_i_out,
        pixWindow_24_i_out_ap_vld,
        pixWindow_23_i_out,
        pixWindow_23_i_out_ap_vld,
        pixWindow_22_i_out,
        pixWindow_22_i_out_ap_vld,
        pixWindow_21_i_out,
        pixWindow_21_i_out_ap_vld,
        pixWindow_20_i_out,
        pixWindow_20_i_out_ap_vld,
        pixWindow_19_i_out,
        pixWindow_19_i_out_ap_vld,
        pixWindow_18_i_out,
        pixWindow_18_i_out_ap_vld,
        p_0_2_0_0_09251544_i_out,
        p_0_2_0_0_09251544_i_out_ap_vld,
        p_0_1_0_0_09241541_i_out,
        p_0_1_0_0_09241541_i_out_ap_vld,
        p_0_0_0_0_09231538_i_out,
        p_0_0_0_0_09231538_i_out_ap_vld,
        p_0_2_0_0_09311502_i_out,
        p_0_2_0_0_09311502_i_out_ap_vld,
        p_0_1_0_0_09301499_i_out,
        p_0_1_0_0_09301499_i_out_ap_vld,
        p_0_0_0_0_09291496_i_out,
        p_0_0_0_0_09291496_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] imgG_dout;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_empty_n;
output   imgG_read;
output  [47:0] imgRB_din;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_full_n;
output   imgRB_write;
input  [7:0] pixWindow_17_i;
input  [7:0] pixWindow_16_i;
input  [7:0] pixWindow_15_i;
input  [7:0] pixWindow_14_i;
input  [7:0] pixWindow_13_i;
input  [7:0] pixWindow_12_i;
input  [7:0] pixWindow_11_i;
input  [7:0] pixWindow_10_i;
input  [7:0] pixWindow_9_i;
input  [7:0] pixWindow_8_i;
input  [7:0] pixWindow_7_i;
input  [7:0] pixWindow_6_i;
input  [7:0] pixWindow_5_i;
input  [7:0] pixWindow_4_i;
input  [7:0] pixWindow_3_i;
input  [7:0] pixWindow_2_i;
input  [7:0] pixWindow_1_i;
input  [7:0] pixWindow_i;
input  [7:0] p_0_2_0_0_09251542_lcssa1588_i;
input  [7:0] p_0_1_0_0_09241539_lcssa1586_i;
input  [7:0] p_0_0_0_0_09231536_lcssa1584_i;
input  [7:0] p_0_2_0_0_09311500_lcssa1576_i;
input  [7:0] p_0_1_0_0_09301497_lcssa1574_i;
input  [7:0] p_0_0_0_0_09291494_lcssa1572_i;
input  [10:0] add_ln630_1_i;
input  [0:0] cmp558_i;
input  [0:0] cmp314_1_i;
input  [0:0] cmp314_i;
output  [10:0] lineBuffer_1_i_address0;
output   lineBuffer_1_i_ce0;
output   lineBuffer_1_i_we0;
output  [47:0] lineBuffer_1_i_d0;
output  [10:0] lineBuffer_1_i_address1;
output   lineBuffer_1_i_ce1;
input  [47:0] lineBuffer_1_i_q1;
output  [10:0] lineBuffer_i_address0;
output   lineBuffer_i_ce0;
output   lineBuffer_i_we0;
output  [47:0] lineBuffer_i_d0;
output  [10:0] lineBuffer_i_address1;
output   lineBuffer_i_ce1;
input  [47:0] lineBuffer_i_q1;
input  [11:0] empty;
input  [0:0] cmp59_i;
input  [0:0] red_i;
output  [7:0] pixWindow_35_i_out;
output   pixWindow_35_i_out_ap_vld;
output  [7:0] pixWindow_34_i_out;
output   pixWindow_34_i_out_ap_vld;
output  [7:0] pixWindow_33_i_out;
output   pixWindow_33_i_out_ap_vld;
output  [7:0] pixWindow_32_i_out;
output   pixWindow_32_i_out_ap_vld;
output  [7:0] pixWindow_31_i_out;
output   pixWindow_31_i_out_ap_vld;
output  [7:0] pixWindow_30_i_out;
output   pixWindow_30_i_out_ap_vld;
output  [7:0] pixWindow_29_i_out;
output   pixWindow_29_i_out_ap_vld;
output  [7:0] pixWindow_28_i_out;
output   pixWindow_28_i_out_ap_vld;
output  [7:0] pixWindow_27_i_out;
output   pixWindow_27_i_out_ap_vld;
output  [7:0] pixWindow_26_i_out;
output   pixWindow_26_i_out_ap_vld;
output  [7:0] pixWindow_25_i_out;
output   pixWindow_25_i_out_ap_vld;
output  [7:0] pixWindow_24_i_out;
output   pixWindow_24_i_out_ap_vld;
output  [7:0] pixWindow_23_i_out;
output   pixWindow_23_i_out_ap_vld;
output  [7:0] pixWindow_22_i_out;
output   pixWindow_22_i_out_ap_vld;
output  [7:0] pixWindow_21_i_out;
output   pixWindow_21_i_out_ap_vld;
output  [7:0] pixWindow_20_i_out;
output   pixWindow_20_i_out_ap_vld;
output  [7:0] pixWindow_19_i_out;
output   pixWindow_19_i_out_ap_vld;
output  [7:0] pixWindow_18_i_out;
output   pixWindow_18_i_out_ap_vld;
output  [7:0] p_0_2_0_0_09251544_i_out;
output   p_0_2_0_0_09251544_i_out_ap_vld;
output  [7:0] p_0_1_0_0_09241541_i_out;
output   p_0_1_0_0_09241541_i_out_ap_vld;
output  [7:0] p_0_0_0_0_09231538_i_out;
output   p_0_0_0_0_09231538_i_out_ap_vld;
output  [7:0] p_0_2_0_0_09311502_i_out;
output   p_0_2_0_0_09311502_i_out_ap_vld;
output  [7:0] p_0_1_0_0_09301499_i_out;
output   p_0_1_0_0_09301499_i_out_ap_vld;
output  [7:0] p_0_0_0_0_09291496_i_out;
output   p_0_0_0_0_09291496_i_out_ap_vld;

reg ap_idle;
reg imgG_read;
reg imgRB_write;
reg lineBuffer_1_i_ce0;
reg lineBuffer_1_i_we0;
reg lineBuffer_1_i_ce1;
reg lineBuffer_i_ce0;
reg lineBuffer_i_we0;
reg lineBuffer_i_ce1;
reg pixWindow_35_i_out_ap_vld;
reg pixWindow_34_i_out_ap_vld;
reg pixWindow_33_i_out_ap_vld;
reg pixWindow_32_i_out_ap_vld;
reg pixWindow_31_i_out_ap_vld;
reg pixWindow_30_i_out_ap_vld;
reg pixWindow_29_i_out_ap_vld;
reg pixWindow_28_i_out_ap_vld;
reg pixWindow_27_i_out_ap_vld;
reg pixWindow_26_i_out_ap_vld;
reg pixWindow_25_i_out_ap_vld;
reg pixWindow_24_i_out_ap_vld;
reg pixWindow_23_i_out_ap_vld;
reg pixWindow_22_i_out_ap_vld;
reg pixWindow_21_i_out_ap_vld;
reg pixWindow_20_i_out_ap_vld;
reg pixWindow_19_i_out_ap_vld;
reg pixWindow_18_i_out_ap_vld;
reg p_0_2_0_0_09251544_i_out_ap_vld;
reg p_0_1_0_0_09241541_i_out_ap_vld;
reg p_0_0_0_0_09231538_i_out_ap_vld;
reg p_0_2_0_0_09311502_i_out_ap_vld;
reg p_0_1_0_0_09301499_i_out_ap_vld;
reg p_0_0_0_0_09291496_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln633_reg_3703;
reg   [0:0] icmp_ln643_reg_3707;
wire   [0:0] cmp59_i_read_reg_3681;
reg    ap_predicate_op157_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln833_reg_3751;
reg   [0:0] and_ln833_reg_3751_pp0_iter2_reg;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln633_fu_1356_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgRB_blk_n;
wire    ap_block_pp0_stage0;
reg    imgG_blk_n;
reg   [7:0] pix_8_reg_803;
reg   [7:0] pix_8_reg_803_pp0_iter2_reg;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] pix_5_reg_813;
reg   [7:0] pix_5_reg_813_pp0_iter2_reg;
wire   [0:0] cmp314_i_read_reg_3685;
wire   [0:0] cmp314_1_i_read_reg_3689;
reg   [0:0] icmp_ln633_reg_3703_pp0_iter1_reg;
reg   [0:0] icmp_ln633_reg_3703_pp0_iter2_reg;
wire   [0:0] icmp_ln643_fu_1384_p2;
reg   [10:0] lineBuffer_i_addr_reg_3711;
reg   [10:0] lineBuffer_1_i_addr_reg_3717;
wire   [0:0] cmp161_i_fu_1390_p2;
reg   [0:0] cmp161_i_reg_3723;
wire   [0:0] and_ln833_fu_1410_p2;
reg   [0:0] and_ln833_reg_3751_pp0_iter1_reg;
reg   [7:0] pixWindow_21_reg_3755;
reg   [7:0] pixWindow_22_reg_3760;
reg   [7:0] pixWindow_23_reg_3765;
reg   [7:0] pixWindow_27_reg_3770;
reg   [7:0] pixWindow_28_reg_3776;
reg   [7:0] pixWindow_29_reg_3781;
reg   [7:0] pixWindow_33_reg_3787;
reg   [7:0] pixWindow_34_reg_3792;
reg   [7:0] pixWindow_35_reg_3797;
reg   [7:0] p_0_0_0_0_09291496_i_load_reg_3802;
reg   [7:0] p_0_1_0_0_09301499_i_load_reg_3808;
reg   [7:0] p_0_2_0_0_09311502_i_load_reg_3813;
reg   [7:0] p_0_0_0_0_09231538_i_load_reg_3819;
reg   [7:0] p_0_1_0_0_09241541_i_load_reg_3825;
reg   [7:0] p_0_2_0_0_09251544_i_load_reg_3830;
reg   [7:0] pixWindow_18_reg_3836;
reg   [7:0] pixWindow_19_reg_3842;
reg   [7:0] pixWindow_20_reg_3847;
reg   [7:0] pixWindow_24_reg_3853;
reg   [7:0] pixWindow_25_reg_3859;
reg   [7:0] pixWindow_26_reg_3864;
reg   [7:0] pixWindow_30_reg_3870;
reg   [7:0] pixWindow_31_reg_3876;
reg   [7:0] pixWindow_32_reg_3881;
wire   [7:0] select_ln710_fu_1705_p3;
wire   [7:0] select_ln710_2_fu_1720_p3;
wire   [7:0] select_ln710_3_fu_1727_p3;
wire   [7:0] select_ln710_5_fu_1742_p3;
wire   [7:0] select_ln710_6_fu_1749_p3;
wire   [7:0] select_ln710_8_fu_1764_p3;
wire   [7:0] select_ln710_9_fu_1771_p3;
wire   [7:0] select_ln710_11_fu_1786_p3;
wire   [7:0] select_ln710_15_fu_1817_p3;
wire   [7:0] select_ln710_17_fu_1832_p3;
wire   [7:0] select_ln710_18_fu_1839_p3;
wire   [7:0] select_ln710_20_fu_1854_p3;
wire   [8:0] zext_ln790_1_fu_1993_p1;
reg   [8:0] zext_ln790_1_reg_3947;
wire   [8:0] zext_ln791_fu_2029_p1;
reg   [8:0] zext_ln791_reg_3952;
wire   [0:0] enable_fu_2137_p2;
reg   [0:0] enable_reg_3957;
wire   [0:0] icmp_ln796_fu_2143_p2;
reg   [0:0] icmp_ln796_reg_3963;
wire   [0:0] icmp_ln797_fu_2149_p2;
reg   [0:0] icmp_ln797_reg_3968;
wire   [0:0] icmp_ln798_fu_2155_p2;
reg   [0:0] icmp_ln798_reg_3973;
wire   [0:0] icmp_ln799_fu_2161_p2;
reg   [0:0] icmp_ln799_reg_3978;
wire   [0:0] icmp_ln800_fu_2167_p2;
reg   [0:0] icmp_ln800_reg_3983;
wire   [8:0] sub_ln819_fu_2184_p2;
reg   [8:0] sub_ln819_reg_3988;
wire   [8:0] sub_ln820_fu_2201_p2;
reg   [8:0] sub_ln820_reg_3993;
wire   [8:0] zext_ln790_3_fu_2211_p1;
reg   [8:0] zext_ln790_3_reg_3998;
wire   [8:0] zext_ln791_1_fu_2247_p1;
reg   [8:0] zext_ln791_1_reg_4003;
wire   [0:0] enable_8_fu_2355_p2;
reg   [0:0] enable_8_reg_4008;
wire   [0:0] icmp_ln796_1_fu_2361_p2;
reg   [0:0] icmp_ln796_1_reg_4014;
wire   [0:0] icmp_ln797_1_fu_2367_p2;
reg   [0:0] icmp_ln797_1_reg_4019;
wire   [0:0] icmp_ln798_1_fu_2373_p2;
reg   [0:0] icmp_ln798_1_reg_4024;
wire   [0:0] icmp_ln799_1_fu_2379_p2;
reg   [0:0] icmp_ln799_1_reg_4029;
wire   [0:0] icmp_ln800_1_fu_2385_p2;
reg   [0:0] icmp_ln800_1_reg_4034;
wire   [8:0] sub_ln819_1_fu_2402_p2;
reg   [8:0] sub_ln819_1_reg_4039;
wire   [8:0] sub_ln820_3_fu_2419_p2;
reg   [8:0] sub_ln820_3_reg_4044;
wire   [9:0] zext_ln763_fu_2500_p1;
wire   [9:0] zext_ln765_fu_2504_p1;
wire   [7:0] CH_fu_2508_p3;
reg   [7:0] CH_reg_4059;
wire   [5:0] enable_7_fu_2601_p3;
wire   [10:0] add_ln820_1_fu_2730_p2;
reg   [10:0] add_ln820_1_reg_4068;
wire   [9:0] zext_ln763_1_fu_2736_p1;
wire   [9:0] zext_ln765_1_fu_2740_p1;
wire   [7:0] CH_1_fu_2744_p3;
reg   [7:0] CH_1_reg_4085;
wire   [5:0] enable_15_fu_2837_p3;
wire   [10:0] add_ln820_3_fu_2966_p2;
reg   [10:0] add_ln820_3_reg_4094;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [7:0] ap_phi_mux_pixWindow_53_phi_fu_623_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_53_reg_620;
wire   [7:0] pixWindow_47_fu_1577_p4;
reg   [7:0] ap_phi_mux_pixWindow_52_phi_fu_632_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_52_reg_629;
wire   [7:0] pixWindow_46_fu_1566_p4;
reg   [7:0] ap_phi_mux_pixWindow_51_phi_fu_641_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_51_reg_638;
wire   [7:0] pixWindow_45_fu_1555_p4;
reg   [7:0] ap_phi_mux_pixWindow_50_phi_fu_650_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_50_reg_647;
wire   [7:0] pixWindow_44_fu_1543_p4;
reg   [7:0] ap_phi_mux_pixWindow_49_phi_fu_659_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_49_reg_656;
wire   [7:0] pixWindow_43_fu_1531_p4;
reg   [7:0] ap_phi_mux_pixWindow_48_phi_fu_668_p4;
wire   [7:0] trunc_ln666_fu_1645_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_48_reg_665;
wire   [7:0] pixWindow_42_fu_1525_p1;
reg   [7:0] ap_phi_mux_pixWindow_68_phi_fu_677_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_68_reg_674;
reg   [7:0] ap_phi_mux_pixWindow_67_phi_fu_687_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_67_reg_684;
reg   [7:0] ap_phi_mux_pixWindow_66_phi_fu_697_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_66_reg_694;
reg   [7:0] ap_phi_mux_pixWindow_59_phi_fu_707_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_59_reg_704;
reg   [7:0] ap_phi_mux_pixWindow_58_phi_fu_716_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_58_reg_713;
reg   [7:0] ap_phi_mux_pixWindow_57_phi_fu_725_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_57_reg_722;
reg   [7:0] ap_phi_mux_pixWindow_65_phi_fu_734_p4;
wire   [7:0] pixWindow_38_fu_1604_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_65_reg_731;
reg   [7:0] ap_phi_mux_pixWindow_64_phi_fu_743_p4;
wire   [7:0] pixWindow_37_fu_1593_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_64_reg_740;
reg   [7:0] ap_phi_mux_pixWindow_63_phi_fu_752_p4;
wire   [7:0] pixWindow_36_fu_1588_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_63_reg_749;
reg   [7:0] ap_phi_mux_downleft_3_phi_fu_761_p4;
wire   [7:0] select_ln710_16_fu_1824_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_downleft_3_reg_758;
reg   [7:0] ap_phi_mux_downleft_1_phi_fu_770_p4;
wire   [7:0] select_ln710_19_fu_1846_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_downleft_1_reg_767;
reg   [7:0] ap_phi_mux_downright_2_phi_fu_779_p4;
wire   [7:0] select_ln710_21_fu_1861_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_downright_2_reg_776;
reg   [7:0] ap_phi_mux_downright_1_phi_fu_788_p4;
wire   [7:0] select_ln710_22_fu_1869_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_downright_1_reg_785;
reg   [7:0] ap_phi_mux_downright_phi_fu_797_p4;
wire   [7:0] select_ln710_23_fu_1877_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_downright_reg_794;
reg   [7:0] ap_phi_mux_pix_8_phi_fu_806_p4;
wire   [7:0] select_ln710_4_fu_1734_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_8_reg_803;
reg   [7:0] ap_phi_mux_pix_5_phi_fu_816_p4;
wire   [7:0] select_ln710_1_fu_1712_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_5_reg_813;
reg   [7:0] ap_phi_mux_upleft_4_phi_fu_826_p4;
wire   [7:0] select_ln710_7_fu_1756_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_upleft_4_reg_823;
reg   [7:0] ap_phi_mux_upleft_1_phi_fu_835_p4;
wire   [7:0] select_ln710_10_fu_1778_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_upleft_1_reg_832;
reg   [7:0] ap_phi_mux_upright_2_phi_fu_844_p4;
wire   [7:0] select_ln710_12_fu_1793_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_upright_2_reg_841;
reg   [7:0] ap_phi_mux_upright_1_phi_fu_853_p4;
wire   [7:0] select_ln710_13_fu_1801_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_upright_1_reg_850;
reg   [7:0] ap_phi_mux_upright_phi_fu_862_p4;
wire   [7:0] select_ln710_14_fu_1809_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_upright_reg_859;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_5_reg_868;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_5_reg_868;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_5_reg_868;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_4_reg_877;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_4_reg_877;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_4_reg_877;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_2_reg_886;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_2_reg_886;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_2_reg_886;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_reg_895;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_reg_895;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_reg_895;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_9_reg_904;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_9_reg_904;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_9_reg_904;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_7_reg_913;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_7_reg_913;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_7_reg_913;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_6_reg_922;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_6_reg_922;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_6_reg_922;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_reg_931;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_reg_931;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_reg_931;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_5_reg_940;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_5_reg_940;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_5_reg_940;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_3_reg_949;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_3_reg_949;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_3_reg_949;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_2_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_2_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_2_reg_958;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_reg_967;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_reg_967;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_reg_967;
reg   [0:0] ap_phi_mux_en_rgd_3_phi_fu_979_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_3_reg_976;
reg   [0:0] ap_phi_mux_en_rgd_2_phi_fu_1005_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_2_reg_1002;
reg   [0:0] ap_phi_mux_en_rgd_1_phi_fu_1031_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_1_reg_1028;
reg   [0:0] ap_phi_mux_en_rgd_phi_fu_1057_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_reg_1054;
reg   [0:0] ap_phi_mux_en_rgd_7_phi_fu_1083_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_7_reg_1080;
reg   [0:0] ap_phi_mux_en_rgd_6_phi_fu_1109_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_6_reg_1106;
reg   [0:0] ap_phi_mux_en_rgd_5_phi_fu_1135_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_5_reg_1132;
reg   [0:0] ap_phi_mux_en_rgd_4_phi_fu_1161_p14;
wire   [0:0] ap_phi_reg_pp0_iter2_en_rgd_4_reg_1158;
reg   [9:0] ap_phi_mux_r_1_phi_fu_1187_p4;
wire   [9:0] r_fu_3030_p3;
reg   [9:0] ap_phi_reg_pp0_iter3_r_1_reg_1184;
wire   [9:0] ap_phi_reg_pp0_iter0_r_1_reg_1184;
reg   [9:0] ap_phi_reg_pp0_iter1_r_1_reg_1184;
reg   [9:0] ap_phi_reg_pp0_iter2_r_1_reg_1184;
reg   [9:0] ap_phi_mux_b_1_phi_fu_1196_p4;
wire   [9:0] b_fu_3038_p3;
reg   [9:0] ap_phi_reg_pp0_iter3_b_1_reg_1193;
wire   [9:0] ap_phi_reg_pp0_iter0_b_1_reg_1193;
reg   [9:0] ap_phi_reg_pp0_iter1_b_1_reg_1193;
reg   [9:0] ap_phi_reg_pp0_iter2_b_1_reg_1193;
reg   [9:0] ap_phi_mux_r_4_phi_fu_1205_p4;
wire   [9:0] r_3_fu_3216_p3;
reg   [9:0] ap_phi_reg_pp0_iter3_r_4_reg_1202;
wire   [9:0] ap_phi_reg_pp0_iter0_r_4_reg_1202;
reg   [9:0] ap_phi_reg_pp0_iter1_r_4_reg_1202;
reg   [9:0] ap_phi_reg_pp0_iter2_r_4_reg_1202;
reg   [9:0] ap_phi_mux_b_4_phi_fu_1214_p4;
wire   [9:0] b_3_fu_3224_p3;
reg   [9:0] ap_phi_reg_pp0_iter3_b_4_reg_1211;
wire   [9:0] ap_phi_reg_pp0_iter0_b_4_reg_1211;
reg   [9:0] ap_phi_reg_pp0_iter1_b_4_reg_1211;
reg   [9:0] ap_phi_reg_pp0_iter2_b_4_reg_1211;
wire   [63:0] zext_ln641_fu_1372_p1;
reg   [11:0] x_fu_282;
wire   [11:0] x_5_fu_1416_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_x_4;
reg   [10:0] z_fu_286;
wire   [10:0] add_ln638_fu_1362_p2;
reg   [10:0] ap_sig_allocacmp_z_1;
reg   [7:0] pixWindow_fu_290;
reg   [7:0] pixWindow_1_fu_294;
reg   [7:0] pixWindow_2_fu_298;
reg   [7:0] pixWindow_3_fu_302;
reg   [7:0] pixWindow_4_fu_306;
reg   [7:0] pixWindow_5_fu_310;
reg   [7:0] pixWindow_6_fu_314;
reg   [7:0] pixWindow_7_fu_318;
reg   [7:0] pixWindow_8_fu_322;
reg   [7:0] p_0_0_0_0_09291496_i_fu_326;
reg   [7:0] p_0_1_0_0_09301499_i_fu_330;
reg   [7:0] p_0_2_0_0_09311502_i_fu_334;
reg   [7:0] p_0_0_0_0_09231538_i_fu_338;
reg   [7:0] p_0_1_0_0_09241541_i_fu_342;
reg   [7:0] p_0_2_0_0_09251544_i_fu_346;
reg   [7:0] pixWindow_9_fu_350;
reg   [7:0] pixWindow_10_fu_354;
reg   [7:0] pixWindow_11_fu_358;
reg   [7:0] pixWindow_12_fu_362;
reg   [7:0] pixWindow_13_fu_366;
reg   [7:0] pixWindow_14_fu_370;
reg   [7:0] pixWindow_15_fu_374;
reg   [7:0] pixWindow_16_fu_378;
reg   [7:0] pixWindow_17_fu_382;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] zext_ln633_fu_1368_p1;
wire   [12:0] out_x_fu_1378_p2;
wire   [0:0] tmp_19_fu_1396_p3;
wire   [0:0] xor_ln833_fu_1404_p2;
wire   [7:0] PixBufVal_5_fu_1885_p3;
wire   [7:0] PixBufVal_4_fu_1892_p3;
wire   [7:0] PixBufVal_3_fu_1899_p3;
wire   [7:0] PixBufVal_2_fu_1906_p3;
wire   [7:0] PixBufVal_1_fu_1913_p3;
wire   [7:0] PixBufVal_fu_1920_p3;
wire   [8:0] zext_ln790_fu_1989_p1;
wire   [8:0] sub_ln790_fu_1997_p2;
wire   [7:0] trunc_ln61_fu_2003_p1;
wire   [0:0] tmp_1_fu_2013_p3;
wire   [7:0] sub_ln61_fu_2007_p2;
wire   [8:0] sub_ln791_fu_2033_p2;
wire   [7:0] trunc_ln61_1_fu_2039_p1;
wire   [0:0] tmp_2_fu_2049_p3;
wire   [7:0] sub_ln61_1_fu_2043_p2;
wire   [8:0] zext_ln792_fu_2065_p1;
wire   [8:0] sub_ln792_fu_2069_p2;
wire   [7:0] trunc_ln61_2_fu_2075_p1;
wire   [0:0] tmp_3_fu_2085_p3;
wire   [7:0] sub_ln61_2_fu_2079_p2;
wire   [8:0] zext_ln793_fu_2101_p1;
wire   [8:0] sub_ln793_fu_2105_p2;
wire   [7:0] trunc_ln61_3_fu_2111_p1;
wire   [0:0] tmp_4_fu_2121_p3;
wire   [7:0] sub_ln61_3_fu_2115_p2;
wire   [7:0] agdiff_fu_2021_p3;
wire   [7:0] agdiff_1_fu_2057_p3;
wire   [7:0] agdiff_2_fu_2093_p3;
wire   [7:0] agdiff_3_fu_2129_p3;
wire   [7:0] select_ln819_fu_2173_p3;
wire   [8:0] zext_ln819_fu_2180_p1;
wire   [7:0] select_ln820_fu_2190_p3;
wire   [8:0] zext_ln820_fu_2197_p1;
wire   [8:0] zext_ln790_2_fu_2207_p1;
wire   [8:0] sub_ln790_1_fu_2215_p2;
wire   [7:0] trunc_ln61_4_fu_2221_p1;
wire   [0:0] tmp_10_fu_2231_p3;
wire   [7:0] sub_ln61_4_fu_2225_p2;
wire   [8:0] sub_ln791_1_fu_2251_p2;
wire   [7:0] trunc_ln61_5_fu_2257_p1;
wire   [0:0] tmp_11_fu_2267_p3;
wire   [7:0] sub_ln61_5_fu_2261_p2;
wire   [8:0] zext_ln792_1_fu_2283_p1;
wire   [8:0] sub_ln792_1_fu_2287_p2;
wire   [7:0] trunc_ln61_6_fu_2293_p1;
wire   [0:0] tmp_12_fu_2303_p3;
wire   [7:0] sub_ln61_6_fu_2297_p2;
wire   [8:0] zext_ln793_1_fu_2319_p1;
wire   [8:0] sub_ln793_1_fu_2323_p2;
wire   [7:0] trunc_ln61_7_fu_2329_p1;
wire   [0:0] tmp_13_fu_2339_p3;
wire   [7:0] sub_ln61_7_fu_2333_p2;
wire   [7:0] agdiff_4_fu_2239_p3;
wire   [7:0] agdiff_5_fu_2275_p3;
wire   [7:0] agdiff_6_fu_2311_p3;
wire   [7:0] agdiff_7_fu_2347_p3;
wire   [7:0] select_ln819_2_fu_2391_p3;
wire   [8:0] zext_ln819_1_fu_2398_p1;
wire   [7:0] select_ln820_3_fu_2408_p3;
wire   [8:0] zext_ln820_1_fu_2415_p1;
wire   [1:0] or_ln_i_fu_2518_p3;
wire   [1:0] zext_ln769_fu_2515_p1;
wire   [1:0] enable_1_fu_2525_p3;
wire   [2:0] enable_2_fu_2536_p3;
wire   [2:0] zext_ln769_1_fu_2532_p1;
wire   [2:0] enable_3_fu_2544_p3;
wire   [3:0] or_ln1_i_fu_2555_p3;
wire   [3:0] zext_ln769_2_fu_2551_p1;
wire   [3:0] enable_4_fu_2563_p3;
wire   [4:0] enable_5_fu_2574_p3;
wire   [4:0] zext_ln769_3_fu_2570_p1;
wire   [4:0] enable_6_fu_2582_p3;
wire   [5:0] or_ln2_i_fu_2593_p3;
wire   [5:0] zext_ln769_4_fu_2589_p1;
wire   [7:0] select_ln817_fu_2608_p3;
wire   [8:0] zext_ln817_fu_2615_p1;
wire   [8:0] sub_ln817_fu_2619_p2;
wire   [8:0] select_ln817_1_fu_2624_p3;
wire   [8:0] and_ln817_fu_2632_p2;
wire   [7:0] select_ln818_fu_2642_p3;
wire   [8:0] zext_ln818_fu_2649_p1;
wire   [8:0] sub_ln818_fu_2653_p2;
wire   [8:0] select_ln818_1_fu_2658_p3;
wire   [8:0] and_ln818_fu_2666_p2;
wire  signed [9:0] sext_ln817_fu_2672_p1;
wire  signed [9:0] sext_ln818_fu_2638_p1;
wire   [8:0] select_ln819_1_fu_2682_p3;
wire   [9:0] add_ln817_fu_2676_p2;
wire   [8:0] and_ln819_fu_2690_p2;
wire   [8:0] select_ln820_1_fu_2703_p3;
wire   [8:0] and_ln820_fu_2711_p2;
wire  signed [9:0] sext_ln820_fu_2699_p1;
wire  signed [9:0] sext_ln820_1_fu_2716_p1;
wire   [9:0] add_ln820_fu_2720_p2;
wire  signed [10:0] sext_ln820_2_fu_2726_p1;
wire  signed [10:0] sext_ln818_1_fu_2695_p1;
wire   [1:0] or_ln796_1_i_fu_2754_p3;
wire   [1:0] zext_ln769_5_fu_2751_p1;
wire   [1:0] enable_9_fu_2761_p3;
wire   [2:0] enable_10_fu_2772_p3;
wire   [2:0] zext_ln769_6_fu_2768_p1;
wire   [2:0] enable_11_fu_2780_p3;
wire   [3:0] or_ln798_1_i_fu_2791_p3;
wire   [3:0] zext_ln769_7_fu_2787_p1;
wire   [3:0] enable_12_fu_2799_p3;
wire   [4:0] enable_13_fu_2810_p3;
wire   [4:0] zext_ln769_8_fu_2806_p1;
wire   [4:0] enable_14_fu_2818_p3;
wire   [5:0] or_ln800_1_i_fu_2829_p3;
wire   [5:0] zext_ln769_9_fu_2825_p1;
wire   [7:0] select_ln817_2_fu_2844_p3;
wire   [8:0] zext_ln817_2_fu_2851_p1;
wire   [8:0] sub_ln817_2_fu_2855_p2;
wire   [8:0] select_ln817_3_fu_2860_p3;
wire   [8:0] and_ln817_1_fu_2868_p2;
wire   [7:0] select_ln818_2_fu_2878_p3;
wire   [8:0] zext_ln818_1_fu_2885_p1;
wire   [8:0] sub_ln818_1_fu_2889_p2;
wire   [8:0] select_ln818_3_fu_2894_p3;
wire   [8:0] and_ln818_1_fu_2902_p2;
wire  signed [9:0] sext_ln817_1_fu_2908_p1;
wire  signed [9:0] sext_ln818_2_fu_2874_p1;
wire   [8:0] select_ln819_3_fu_2918_p3;
wire   [9:0] add_ln817_1_fu_2912_p2;
wire   [8:0] and_ln819_1_fu_2926_p2;
wire   [8:0] select_ln820_4_fu_2939_p3;
wire   [8:0] and_ln820_1_fu_2947_p2;
wire  signed [9:0] sext_ln820_3_fu_2935_p1;
wire  signed [9:0] sext_ln820_4_fu_2952_p1;
wire   [9:0] add_ln820_2_fu_2956_p2;
wire  signed [10:0] sext_ln820_5_fu_2962_p1;
wire  signed [10:0] sext_ln818_3_fu_2931_p1;
wire   [10:0] sub_ln820_1_fu_2982_p2;
wire   [9:0] trunc_ln820_1_i_fu_2987_p4;
wire   [0:0] tmp_5_fu_2975_p3;
wire   [9:0] sub_ln820_2_fu_2997_p2;
wire   [9:0] trunc_ln820_2_i_fu_3003_p4;
wire   [9:0] zext_ln817_1_fu_3020_p1;
wire   [9:0] select_ln820_2_fu_3012_p3;
wire   [9:0] zext_ln788_fu_2972_p1;
wire   [9:0] CV_fu_3024_p2;
wire   [1:0] tmp_7_fu_3054_p4;
wire   [0:0] tmp_6_fu_3046_p3;
wire   [0:0] xor_ln827_fu_3074_p2;
wire   [0:0] icmp_ln827_fu_3064_p2;
wire   [0:0] or_ln827_fu_3088_p2;
wire   [7:0] select_ln827_fu_3080_p3;
wire   [7:0] trunc_ln827_fu_3070_p1;
wire   [1:0] tmp_9_fu_3110_p4;
wire   [0:0] tmp_8_fu_3102_p3;
wire   [0:0] xor_ln829_fu_3130_p2;
wire   [0:0] icmp_ln829_fu_3120_p2;
wire   [0:0] or_ln829_fu_3144_p2;
wire   [7:0] select_ln829_fu_3136_p3;
wire   [7:0] trunc_ln829_fu_3126_p1;
wire   [10:0] sub_ln820_4_fu_3168_p2;
wire   [9:0] trunc_ln820_4_i_fu_3173_p4;
wire   [0:0] tmp_14_fu_3161_p3;
wire   [9:0] sub_ln820_5_fu_3183_p2;
wire   [9:0] trunc_ln820_5_i_fu_3189_p4;
wire   [9:0] zext_ln817_3_fu_3206_p1;
wire   [9:0] select_ln820_5_fu_3198_p3;
wire   [9:0] zext_ln788_1_fu_3158_p1;
wire   [9:0] CV_1_fu_3210_p2;
wire   [1:0] tmp_16_fu_3240_p4;
wire   [0:0] tmp_15_fu_3232_p3;
wire   [0:0] xor_ln827_1_fu_3260_p2;
wire   [0:0] icmp_ln827_1_fu_3250_p2;
wire   [0:0] or_ln827_1_fu_3274_p2;
wire   [7:0] select_ln827_2_fu_3266_p3;
wire   [7:0] trunc_ln827_1_fu_3256_p1;
wire   [1:0] tmp_18_fu_3296_p4;
wire   [0:0] tmp_17_fu_3288_p3;
wire   [0:0] xor_ln829_1_fu_3316_p2;
wire   [0:0] icmp_ln829_1_fu_3306_p2;
wire   [0:0] or_ln829_1_fu_3330_p2;
wire   [7:0] select_ln829_2_fu_3322_p3;
wire   [7:0] trunc_ln829_1_fu_3312_p1;
wire   [7:0] select_ln829_3_fu_3336_p3;
wire   [7:0] select_ln827_3_fu_3280_p3;
wire   [7:0] select_ln829_1_fu_3150_p3;
wire   [7:0] select_ln827_1_fu_3094_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op104_load_state1;
reg    ap_enable_operation_104;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op142_load_state2;
reg    ap_enable_operation_142;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op164_store_state2;
reg    ap_enable_operation_164;
reg    ap_predicate_op105_load_state1;
reg    ap_enable_operation_105;
reg    ap_predicate_op149_load_state2;
reg    ap_enable_operation_149;
reg    ap_predicate_op203_store_state2;
reg    ap_enable_operation_203;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_348;
reg    ap_condition_2313;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 x_fu_282 = 12'd0;
#0 z_fu_286 = 11'd0;
#0 pixWindow_fu_290 = 8'd0;
#0 pixWindow_1_fu_294 = 8'd0;
#0 pixWindow_2_fu_298 = 8'd0;
#0 pixWindow_3_fu_302 = 8'd0;
#0 pixWindow_4_fu_306 = 8'd0;
#0 pixWindow_5_fu_310 = 8'd0;
#0 pixWindow_6_fu_314 = 8'd0;
#0 pixWindow_7_fu_318 = 8'd0;
#0 pixWindow_8_fu_322 = 8'd0;
#0 p_0_0_0_0_09291496_i_fu_326 = 8'd0;
#0 p_0_1_0_0_09301499_i_fu_330 = 8'd0;
#0 p_0_2_0_0_09311502_i_fu_334 = 8'd0;
#0 p_0_0_0_0_09231538_i_fu_338 = 8'd0;
#0 p_0_1_0_0_09241541_i_fu_342 = 8'd0;
#0 p_0_2_0_0_09251544_i_fu_346 = 8'd0;
#0 pixWindow_9_fu_350 = 8'd0;
#0 pixWindow_10_fu_354 = 8'd0;
#0 pixWindow_11_fu_358 = 8'd0;
#0 pixWindow_12_fu_362 = 8'd0;
#0 pixWindow_13_fu_366 = 8'd0;
#0 pixWindow_14_fu_370 = 8'd0;
#0 pixWindow_15_fu_374 = 8'd0;
#0 pixWindow_16_fu_378 = 8'd0;
#0 pixWindow_17_fu_382 = 8'd0;
#0 ap_done_reg = 1'b0;
end

system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_2_reg_886 <= p_0_2_0_0_09251544_i_fu_346;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_2_reg_886 <= select_ln710_18_fu_1839_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_downleft_2_reg_886 <= ap_phi_reg_pp0_iter1_downleft_2_reg_886;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_4_reg_877 <= pixWindow_15_fu_374;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_4_reg_877 <= select_ln710_17_fu_1832_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_downleft_4_reg_877 <= ap_phi_reg_pp0_iter1_downleft_4_reg_877;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_5_reg_868 <= pixWindow_17_fu_382;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_5_reg_868 <= select_ln710_15_fu_1817_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_downleft_5_reg_868 <= ap_phi_reg_pp0_iter1_downleft_5_reg_868;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_reg_895 <= p_0_0_0_0_09231538_i_fu_338;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_downleft_reg_895 <= select_ln710_20_fu_1854_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_downleft_reg_895 <= ap_phi_reg_pp0_iter1_downleft_reg_895;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_6_reg_922 <= pixWindow_5_fu_310;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_6_reg_922 <= select_ln710_2_fu_1720_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pix_6_reg_922 <= ap_phi_reg_pp0_iter1_pix_6_reg_922;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_7_reg_913 <= pixWindow_12_fu_362;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_7_reg_913 <= select_ln710_3_fu_1727_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pix_7_reg_913 <= ap_phi_reg_pp0_iter1_pix_7_reg_913;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_9_reg_904 <= pixWindow_14_fu_370;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_9_reg_904 <= select_ln710_5_fu_1742_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pix_9_reg_904 <= ap_phi_reg_pp0_iter1_pix_9_reg_904;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_reg_931 <= pixWindow_3_fu_302;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_pix_reg_931 <= select_ln710_fu_1705_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pix_reg_931 <= ap_phi_reg_pp0_iter1_pix_reg_931;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_2_reg_958 <= p_0_2_0_0_09311502_i_fu_334;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_2_reg_958 <= select_ln710_9_fu_1771_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_upleft_2_reg_958 <= ap_phi_reg_pp0_iter1_upleft_2_reg_958;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_3_reg_949 <= pixWindow_9_fu_350;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_3_reg_949 <= select_ln710_8_fu_1764_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_upleft_3_reg_949 <= ap_phi_reg_pp0_iter1_upleft_3_reg_949;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_5_reg_940 <= pixWindow_11_fu_358;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_5_reg_940 <= select_ln710_6_fu_1749_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_upleft_5_reg_940 <= ap_phi_reg_pp0_iter1_upleft_5_reg_940;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_reg_967 <= p_0_0_0_0_09291496_i_fu_326;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_upleft_reg_967 <= select_ln710_11_fu_1786_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_upleft_reg_967 <= ap_phi_reg_pp0_iter1_upleft_reg_967;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_b_1_reg_1193 <= zext_ln765_fu_2504_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_b_1_reg_1193 <= ap_phi_reg_pp0_iter2_b_1_reg_1193;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_b_4_reg_1211 <= zext_ln765_1_fu_2740_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_b_4_reg_1211 <= ap_phi_reg_pp0_iter2_b_4_reg_1211;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_r_1_reg_1184 <= zext_ln763_fu_2500_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_r_1_reg_1184 <= ap_phi_reg_pp0_iter2_r_1_reg_1184;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_r_4_reg_1202 <= zext_ln763_1_fu_2736_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_r_4_reg_1202 <= ap_phi_reg_pp0_iter2_r_4_reg_1202;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_0_0_0_09231538_i_fu_338 <= p_0_0_0_0_09231536_lcssa1584_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_0_0_0_09231538_i_fu_338 <= ap_phi_mux_downright_phi_fu_797_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_0_0_0_09291496_i_fu_326 <= p_0_0_0_0_09291494_lcssa1572_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_0_0_0_09291496_i_fu_326 <= ap_phi_mux_upright_phi_fu_862_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_1_0_0_09241541_i_fu_342 <= p_0_1_0_0_09241539_lcssa1586_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_1_0_0_09241541_i_fu_342 <= ap_phi_mux_downright_1_phi_fu_788_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_1_0_0_09301499_i_fu_330 <= p_0_1_0_0_09301497_lcssa1574_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_1_0_0_09301499_i_fu_330 <= ap_phi_mux_upright_1_phi_fu_853_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_2_0_0_09251544_i_fu_346 <= p_0_2_0_0_09251542_lcssa1588_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_2_0_0_09251544_i_fu_346 <= ap_phi_mux_downright_2_phi_fu_779_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_2_0_0_09311502_i_fu_334 <= p_0_2_0_0_09311500_lcssa1576_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_2_0_0_09311502_i_fu_334 <= ap_phi_mux_upright_2_phi_fu_844_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_10_fu_354 <= pixWindow_1_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_10_fu_354 <= ap_phi_mux_pixWindow_64_phi_fu_743_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_11_fu_358 <= pixWindow_2_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_11_fu_358 <= ap_phi_mux_pixWindow_65_phi_fu_734_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_12_fu_362 <= pixWindow_6_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_12_fu_362 <= ap_phi_mux_pixWindow_57_phi_fu_725_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_13_fu_366 <= pixWindow_7_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_13_fu_366 <= ap_phi_mux_pixWindow_58_phi_fu_716_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_14_fu_370 <= pixWindow_8_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_14_fu_370 <= ap_phi_mux_pixWindow_59_phi_fu_707_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_15_fu_374 <= pixWindow_12_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_15_fu_374 <= ap_phi_mux_pixWindow_66_phi_fu_697_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_16_fu_378 <= pixWindow_13_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_16_fu_378 <= ap_phi_mux_pixWindow_67_phi_fu_687_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_17_fu_382 <= pixWindow_14_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_17_fu_382 <= ap_phi_mux_pixWindow_68_phi_fu_677_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_1_fu_294 <= pixWindow_4_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_1_fu_294 <= {{lineBuffer_1_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_2_fu_298 <= pixWindow_5_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_2_fu_298 <= {{lineBuffer_1_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_3_fu_302 <= pixWindow_9_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_3_fu_302 <= {{lineBuffer_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_4_fu_306 <= pixWindow_10_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_4_fu_306 <= {{lineBuffer_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_5_fu_310 <= pixWindow_11_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_5_fu_310 <= {{lineBuffer_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_6_fu_314 <= pixWindow_15_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_6_fu_314 <= ap_phi_mux_pixWindow_51_phi_fu_641_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_7_fu_318 <= pixWindow_16_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_7_fu_318 <= ap_phi_mux_pixWindow_52_phi_fu_632_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_8_fu_322 <= pixWindow_17_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_8_fu_322 <= ap_phi_mux_pixWindow_53_phi_fu_623_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_9_fu_350 <= pixWindow_i;
        end else if (((icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_9_fu_350 <= ap_phi_mux_pixWindow_63_phi_fu_752_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_fu_290 <= pixWindow_3_i;
        end else if ((1'b1 == ap_condition_2313)) begin
            pixWindow_fu_290 <= {{lineBuffer_1_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            pix_5_reg_813 <= pixWindow_4_fu_306;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            pix_5_reg_813 <= select_ln710_1_fu_1712_p3;
        end else if (~(icmp_ln633_reg_3703 == 1'd1)) begin
            pix_5_reg_813 <= ap_phi_reg_pp0_iter1_pix_5_reg_813;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if (((icmp_ln643_reg_3707 == 1'd0) & (icmp_ln633_reg_3703 == 1'd0))) begin
            pix_8_reg_803 <= pixWindow_13_fu_366;
        end else if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
            pix_8_reg_803 <= select_ln710_4_fu_1734_p3;
        end else if (~(icmp_ln633_reg_3703 == 1'd1)) begin
            pix_8_reg_803 <= ap_phi_reg_pp0_iter1_pix_8_reg_803;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln633_fu_1356_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_282 <= x_5_fu_1416_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_282 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln633_fu_1356_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            z_fu_286 <= add_ln638_fu_1362_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            z_fu_286 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        CH_1_reg_4085 <= CH_1_fu_2744_p3;
        CH_reg_4059 <= CH_fu_2508_p3;
        add_ln820_1_reg_4068 <= add_ln820_1_fu_2730_p2;
        add_ln820_3_reg_4094 <= add_ln820_3_fu_2966_p2;
        and_ln833_reg_3751_pp0_iter2_reg <= and_ln833_reg_3751_pp0_iter1_reg;
        icmp_ln633_reg_3703_pp0_iter2_reg <= icmp_ln633_reg_3703_pp0_iter1_reg;
        pix_5_reg_813_pp0_iter2_reg <= pix_5_reg_813;
        pix_8_reg_803_pp0_iter2_reg <= pix_8_reg_803;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln833_reg_3751 <= and_ln833_fu_1410_p2;
        and_ln833_reg_3751_pp0_iter1_reg <= and_ln833_reg_3751;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp161_i_reg_3723 <= cmp161_i_fu_1390_p2;
        enable_8_reg_4008 <= enable_8_fu_2355_p2;
        enable_reg_3957 <= enable_fu_2137_p2;
        icmp_ln633_reg_3703 <= icmp_ln633_fu_1356_p2;
        icmp_ln633_reg_3703_pp0_iter1_reg <= icmp_ln633_reg_3703;
        icmp_ln643_reg_3707 <= icmp_ln643_fu_1384_p2;
        icmp_ln796_1_reg_4014 <= icmp_ln796_1_fu_2361_p2;
        icmp_ln796_reg_3963 <= icmp_ln796_fu_2143_p2;
        icmp_ln797_1_reg_4019 <= icmp_ln797_1_fu_2367_p2;
        icmp_ln797_reg_3968 <= icmp_ln797_fu_2149_p2;
        icmp_ln798_1_reg_4024 <= icmp_ln798_1_fu_2373_p2;
        icmp_ln798_reg_3973 <= icmp_ln798_fu_2155_p2;
        icmp_ln799_1_reg_4029 <= icmp_ln799_1_fu_2379_p2;
        icmp_ln799_reg_3978 <= icmp_ln799_fu_2161_p2;
        icmp_ln800_1_reg_4034 <= icmp_ln800_1_fu_2385_p2;
        icmp_ln800_reg_3983 <= icmp_ln800_fu_2167_p2;
        lineBuffer_1_i_addr_reg_3717 <= zext_ln641_fu_1372_p1;
        lineBuffer_i_addr_reg_3711 <= zext_ln641_fu_1372_p1;
        sub_ln819_1_reg_4039 <= sub_ln819_1_fu_2402_p2;
        sub_ln819_reg_3988 <= sub_ln819_fu_2184_p2;
        sub_ln820_3_reg_4044 <= sub_ln820_3_fu_2419_p2;
        sub_ln820_reg_3993 <= sub_ln820_fu_2201_p2;
        zext_ln790_1_reg_3947[7 : 0] <= zext_ln790_1_fu_1993_p1[7 : 0];
        zext_ln790_3_reg_3998[7 : 0] <= zext_ln790_3_fu_2211_p1[7 : 0];
        zext_ln791_1_reg_4003[7 : 0] <= zext_ln791_1_fu_2247_p1[7 : 0];
        zext_ln791_reg_3952[7 : 0] <= zext_ln791_fu_2029_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_1_reg_1193 <= ap_phi_reg_pp0_iter0_b_1_reg_1193;
        ap_phi_reg_pp0_iter1_b_4_reg_1211 <= ap_phi_reg_pp0_iter0_b_4_reg_1211;
        ap_phi_reg_pp0_iter1_downleft_2_reg_886 <= ap_phi_reg_pp0_iter0_downleft_2_reg_886;
        ap_phi_reg_pp0_iter1_downleft_4_reg_877 <= ap_phi_reg_pp0_iter0_downleft_4_reg_877;
        ap_phi_reg_pp0_iter1_downleft_5_reg_868 <= ap_phi_reg_pp0_iter0_downleft_5_reg_868;
        ap_phi_reg_pp0_iter1_downleft_reg_895 <= ap_phi_reg_pp0_iter0_downleft_reg_895;
        ap_phi_reg_pp0_iter1_pix_6_reg_922 <= ap_phi_reg_pp0_iter0_pix_6_reg_922;
        ap_phi_reg_pp0_iter1_pix_7_reg_913 <= ap_phi_reg_pp0_iter0_pix_7_reg_913;
        ap_phi_reg_pp0_iter1_pix_9_reg_904 <= ap_phi_reg_pp0_iter0_pix_9_reg_904;
        ap_phi_reg_pp0_iter1_pix_reg_931 <= ap_phi_reg_pp0_iter0_pix_reg_931;
        ap_phi_reg_pp0_iter1_r_1_reg_1184 <= ap_phi_reg_pp0_iter0_r_1_reg_1184;
        ap_phi_reg_pp0_iter1_r_4_reg_1202 <= ap_phi_reg_pp0_iter0_r_4_reg_1202;
        ap_phi_reg_pp0_iter1_upleft_2_reg_958 <= ap_phi_reg_pp0_iter0_upleft_2_reg_958;
        ap_phi_reg_pp0_iter1_upleft_3_reg_949 <= ap_phi_reg_pp0_iter0_upleft_3_reg_949;
        ap_phi_reg_pp0_iter1_upleft_5_reg_940 <= ap_phi_reg_pp0_iter0_upleft_5_reg_940;
        ap_phi_reg_pp0_iter1_upleft_reg_967 <= ap_phi_reg_pp0_iter0_upleft_reg_967;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_1_reg_1193 <= ap_phi_reg_pp0_iter1_b_1_reg_1193;
        ap_phi_reg_pp0_iter2_b_4_reg_1211 <= ap_phi_reg_pp0_iter1_b_4_reg_1211;
        ap_phi_reg_pp0_iter2_r_1_reg_1184 <= ap_phi_reg_pp0_iter1_r_1_reg_1184;
        ap_phi_reg_pp0_iter2_r_4_reg_1202 <= ap_phi_reg_pp0_iter1_r_4_reg_1202;
        p_0_0_0_0_09231538_i_load_reg_3819 <= p_0_0_0_0_09231538_i_fu_338;
        p_0_0_0_0_09291496_i_load_reg_3802 <= p_0_0_0_0_09291496_i_fu_326;
        p_0_1_0_0_09241541_i_load_reg_3825 <= p_0_1_0_0_09241541_i_fu_342;
        p_0_1_0_0_09301499_i_load_reg_3808 <= p_0_1_0_0_09301499_i_fu_330;
        p_0_2_0_0_09251544_i_load_reg_3830 <= p_0_2_0_0_09251544_i_fu_346;
        p_0_2_0_0_09311502_i_load_reg_3813 <= p_0_2_0_0_09311502_i_fu_334;
        pixWindow_18_reg_3836 <= pixWindow_9_fu_350;
        pixWindow_19_reg_3842 <= pixWindow_10_fu_354;
        pixWindow_20_reg_3847 <= pixWindow_11_fu_358;
        pixWindow_21_reg_3755 <= pixWindow_fu_290;
        pixWindow_22_reg_3760 <= pixWindow_1_fu_294;
        pixWindow_23_reg_3765 <= pixWindow_2_fu_298;
        pixWindow_24_reg_3853 <= pixWindow_12_fu_362;
        pixWindow_25_reg_3859 <= pixWindow_13_fu_366;
        pixWindow_26_reg_3864 <= pixWindow_14_fu_370;
        pixWindow_27_reg_3770 <= pixWindow_3_fu_302;
        pixWindow_28_reg_3776 <= pixWindow_4_fu_306;
        pixWindow_29_reg_3781 <= pixWindow_5_fu_310;
        pixWindow_30_reg_3870 <= pixWindow_15_fu_374;
        pixWindow_31_reg_3876 <= pixWindow_16_fu_378;
        pixWindow_32_reg_3881 <= pixWindow_17_fu_382;
        pixWindow_33_reg_3787 <= pixWindow_6_fu_314;
        pixWindow_34_reg_3792 <= pixWindow_7_fu_318;
        pixWindow_35_reg_3797 <= pixWindow_8_fu_322;
    end
end

always @ (*) begin
    if (((icmp_ln633_fu_1356_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln633_reg_3703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_3703_pp0_iter2_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1))) begin
        ap_phi_mux_b_1_phi_fu_1196_p4 = b_fu_3038_p3;
    end else begin
        ap_phi_mux_b_1_phi_fu_1196_p4 = ap_phi_reg_pp0_iter3_b_1_reg_1193;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_3703_pp0_iter2_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1))) begin
        ap_phi_mux_b_4_phi_fu_1214_p4 = b_3_fu_3224_p3;
    end else begin
        ap_phi_mux_b_4_phi_fu_1214_p4 = ap_phi_reg_pp0_iter3_b_4_reg_1211;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_downleft_1_phi_fu_770_p4 = p_0_1_0_0_09241541_i_fu_342;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_downleft_1_phi_fu_770_p4 = select_ln710_19_fu_1846_p3;
        end else begin
            ap_phi_mux_downleft_1_phi_fu_770_p4 = ap_phi_reg_pp0_iter1_downleft_1_reg_767;
        end
    end else begin
        ap_phi_mux_downleft_1_phi_fu_770_p4 = ap_phi_reg_pp0_iter1_downleft_1_reg_767;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_downleft_3_phi_fu_761_p4 = pixWindow_16_fu_378;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_downleft_3_phi_fu_761_p4 = select_ln710_16_fu_1824_p3;
        end else begin
            ap_phi_mux_downleft_3_phi_fu_761_p4 = ap_phi_reg_pp0_iter1_downleft_3_reg_758;
        end
    end else begin
        ap_phi_mux_downleft_3_phi_fu_761_p4 = ap_phi_reg_pp0_iter1_downleft_3_reg_758;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_downright_1_phi_fu_788_p4 = pixWindow_7_fu_318;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_downright_1_phi_fu_788_p4 = select_ln710_22_fu_1869_p3;
        end else begin
            ap_phi_mux_downright_1_phi_fu_788_p4 = ap_phi_reg_pp0_iter1_downright_1_reg_785;
        end
    end else begin
        ap_phi_mux_downright_1_phi_fu_788_p4 = ap_phi_reg_pp0_iter1_downright_1_reg_785;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_downright_2_phi_fu_779_p4 = pixWindow_8_fu_322;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_downright_2_phi_fu_779_p4 = select_ln710_21_fu_1861_p3;
        end else begin
            ap_phi_mux_downright_2_phi_fu_779_p4 = ap_phi_reg_pp0_iter1_downright_2_reg_776;
        end
    end else begin
        ap_phi_mux_downright_2_phi_fu_779_p4 = ap_phi_reg_pp0_iter1_downright_2_reg_776;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_downright_phi_fu_797_p4 = pixWindow_6_fu_314;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_downright_phi_fu_797_p4 = select_ln710_23_fu_1877_p3;
        end else begin
            ap_phi_mux_downright_phi_fu_797_p4 = ap_phi_reg_pp0_iter1_downright_reg_794;
        end
    end else begin
        ap_phi_mux_downright_phi_fu_797_p4 = ap_phi_reg_pp0_iter1_downright_reg_794;
    end
end

always @ (*) begin
    if ((((enable_7_fu_2601_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 
    == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_1_phi_fu_1031_p14 = 1'd1;
    end else if (((~(enable_7_fu_2601_p3 == 6'd33) & ~(enable_7_fu_2601_p3 == 6'd32) & ~(enable_7_fu_2601_p3 == 6'd1) & ~(enable_7_fu_2601_p3 == 6'd0) & ~(enable_7_fu_2601_p3 == 6'd26) & ~(enable_7_fu_2601_p3 == 6'd24) & ~(enable_7_fu_2601_p3 == 6'd10) & ~(enable_7_fu_2601_p3 == 6'd8) & ~(enable_7_fu_2601_p3 == 6'd60) & ~(enable_7_fu_2601_p3 == 6'd56) & ~(enable_7_fu_2601_p3 == 6'd52) & ~(enable_7_fu_2601_p3 == 6'd48) & ~(enable_7_fu_2601_p3 == 6'd15) & ~(enable_7_fu_2601_p3 == 6'd11) & ~(enable_7_fu_2601_p3 == 6'd7) & ~(enable_7_fu_2601_p3 == 6'd3) & ~(enable_7_fu_2601_p3 == 6'd55) & ~(enable_7_fu_2601_p3 == 6'd53) & ~(enable_7_fu_2601_p3 == 6'd39) & ~(enable_7_fu_2601_p3 == 6'd37) & ~(enable_7_fu_2601_p3 == 6'd63) & ~(enable_7_fu_2601_p3 == 6'd62) & ~(enable_7_fu_2601_p3 == 6'd31) & ~(enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_1_phi_fu_1031_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_1_phi_fu_1031_p14 = ap_phi_reg_pp0_iter2_en_rgd_1_reg_1028;
    end
end

always @ (*) begin
    if ((((enable_7_fu_2601_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 
    == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_2_phi_fu_1005_p14 = 1'd1;
    end else if (((~(enable_7_fu_2601_p3 == 6'd33) & ~(enable_7_fu_2601_p3 == 6'd32) & ~(enable_7_fu_2601_p3 == 6'd1) & ~(enable_7_fu_2601_p3 == 6'd0) & ~(enable_7_fu_2601_p3 == 6'd26) & ~(enable_7_fu_2601_p3 == 6'd24) & ~(enable_7_fu_2601_p3 == 6'd10) & ~(enable_7_fu_2601_p3 == 6'd8) & ~(enable_7_fu_2601_p3 == 6'd60) & ~(enable_7_fu_2601_p3 == 6'd56) & ~(enable_7_fu_2601_p3 == 6'd52) & ~(enable_7_fu_2601_p3 == 6'd48) & ~(enable_7_fu_2601_p3 == 6'd15) & ~(enable_7_fu_2601_p3 == 6'd11) & ~(enable_7_fu_2601_p3 == 6'd7) & ~(enable_7_fu_2601_p3 == 6'd3) & ~(enable_7_fu_2601_p3 == 6'd55) & ~(enable_7_fu_2601_p3 == 6'd53) & ~(enable_7_fu_2601_p3 == 6'd39) & ~(enable_7_fu_2601_p3 == 6'd37) & ~(enable_7_fu_2601_p3 == 6'd63) & ~(enable_7_fu_2601_p3 == 6'd62) & ~(enable_7_fu_2601_p3 == 6'd31) & ~(enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_2_phi_fu_1005_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_2_phi_fu_1005_p14 = ap_phi_reg_pp0_iter2_en_rgd_2_reg_1002;
    end
end

always @ (*) begin
    if ((((enable_7_fu_2601_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 
    == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_3_phi_fu_979_p14 = 1'd1;
    end else if (((~(enable_7_fu_2601_p3 == 6'd33) & ~(enable_7_fu_2601_p3 == 6'd32) & ~(enable_7_fu_2601_p3 == 6'd1) & ~(enable_7_fu_2601_p3 == 6'd0) & ~(enable_7_fu_2601_p3 == 6'd26) & ~(enable_7_fu_2601_p3 == 6'd24) & ~(enable_7_fu_2601_p3 == 6'd10) & ~(enable_7_fu_2601_p3 == 6'd8) & ~(enable_7_fu_2601_p3 == 6'd60) & ~(enable_7_fu_2601_p3 == 6'd56) & ~(enable_7_fu_2601_p3 == 6'd52) & ~(enable_7_fu_2601_p3 == 6'd48) & ~(enable_7_fu_2601_p3 == 6'd15) & ~(enable_7_fu_2601_p3 == 6'd11) & ~(enable_7_fu_2601_p3 == 6'd7) & ~(enable_7_fu_2601_p3 == 6'd3) & ~(enable_7_fu_2601_p3 == 6'd55) & ~(enable_7_fu_2601_p3 == 6'd53) & ~(enable_7_fu_2601_p3 == 6'd39) & ~(enable_7_fu_2601_p3 == 6'd37) & ~(enable_7_fu_2601_p3 == 6'd63) & ~(enable_7_fu_2601_p3 == 6'd62) & ~(enable_7_fu_2601_p3 == 6'd31) & ~(enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_3_phi_fu_979_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_3_phi_fu_979_p14 = ap_phi_reg_pp0_iter2_en_rgd_3_reg_976;
    end
end

always @ (*) begin
    if ((((enable_15_fu_2837_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) 
    & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_4_phi_fu_1161_p14 = 1'd1;
    end else if (((~(enable_15_fu_2837_p3 == 6'd33) & ~(enable_15_fu_2837_p3 == 6'd32) & ~(enable_15_fu_2837_p3 == 6'd1) & ~(enable_15_fu_2837_p3 == 6'd0) & ~(enable_15_fu_2837_p3 == 6'd26) & ~(enable_15_fu_2837_p3 == 6'd24) & ~(enable_15_fu_2837_p3 == 6'd10) & ~(enable_15_fu_2837_p3 == 6'd8) & ~(enable_15_fu_2837_p3 == 6'd60) & ~(enable_15_fu_2837_p3 == 6'd56) & ~(enable_15_fu_2837_p3 == 6'd52) & ~(enable_15_fu_2837_p3 == 6'd48) & ~(enable_15_fu_2837_p3 == 6'd15) & ~(enable_15_fu_2837_p3 == 6'd11) & ~(enable_15_fu_2837_p3 == 6'd7) & ~(enable_15_fu_2837_p3 == 6'd3) & ~(enable_15_fu_2837_p3 == 6'd55) & ~(enable_15_fu_2837_p3 == 6'd53) & ~(enable_15_fu_2837_p3 == 6'd39) & ~(enable_15_fu_2837_p3 == 6'd37) & ~(enable_15_fu_2837_p3 == 6'd63) & ~(enable_15_fu_2837_p3 == 6'd62) & ~(enable_15_fu_2837_p3 == 6'd31) & ~(enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 
    == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg 
    == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_4_phi_fu_1161_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_4_phi_fu_1161_p14 = ap_phi_reg_pp0_iter2_en_rgd_4_reg_1158;
    end
end

always @ (*) begin
    if ((((enable_15_fu_2837_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 
    1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_5_phi_fu_1135_p14 = 1'd1;
    end else if (((~(enable_15_fu_2837_p3 == 6'd33) & ~(enable_15_fu_2837_p3 == 6'd32) & ~(enable_15_fu_2837_p3 == 6'd1) & ~(enable_15_fu_2837_p3 == 6'd0) & ~(enable_15_fu_2837_p3 == 6'd26) & ~(enable_15_fu_2837_p3 == 6'd24) & ~(enable_15_fu_2837_p3 == 6'd10) & ~(enable_15_fu_2837_p3 == 6'd8) & ~(enable_15_fu_2837_p3 == 6'd60) & ~(enable_15_fu_2837_p3 == 6'd56) & ~(enable_15_fu_2837_p3 == 6'd52) & ~(enable_15_fu_2837_p3 == 6'd48) & ~(enable_15_fu_2837_p3 == 6'd15) & ~(enable_15_fu_2837_p3 == 6'd11) & ~(enable_15_fu_2837_p3 == 6'd7) & ~(enable_15_fu_2837_p3 == 6'd3) & ~(enable_15_fu_2837_p3 == 6'd55) & ~(enable_15_fu_2837_p3 == 6'd53) & ~(enable_15_fu_2837_p3 == 6'd39) & ~(enable_15_fu_2837_p3 == 6'd37) & ~(enable_15_fu_2837_p3 == 6'd63) & ~(enable_15_fu_2837_p3 == 6'd62) & ~(enable_15_fu_2837_p3 == 6'd31) & ~(enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 
    == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg 
    == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_5_phi_fu_1135_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_5_phi_fu_1135_p14 = ap_phi_reg_pp0_iter2_en_rgd_5_reg_1132;
    end
end

always @ (*) begin
    if ((((enable_15_fu_2837_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) 
    & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_6_phi_fu_1109_p14 = 1'd1;
    end else if (((~(enable_15_fu_2837_p3 == 6'd33) & ~(enable_15_fu_2837_p3 == 6'd32) & ~(enable_15_fu_2837_p3 == 6'd1) & ~(enable_15_fu_2837_p3 == 6'd0) & ~(enable_15_fu_2837_p3 == 6'd26) & ~(enable_15_fu_2837_p3 == 6'd24) & ~(enable_15_fu_2837_p3 == 6'd10) & ~(enable_15_fu_2837_p3 == 6'd8) & ~(enable_15_fu_2837_p3 == 6'd60) & ~(enable_15_fu_2837_p3 == 6'd56) & ~(enable_15_fu_2837_p3 == 6'd52) & ~(enable_15_fu_2837_p3 == 6'd48) & ~(enable_15_fu_2837_p3 == 6'd15) & ~(enable_15_fu_2837_p3 == 6'd11) & ~(enable_15_fu_2837_p3 == 6'd7) & ~(enable_15_fu_2837_p3 == 6'd3) & ~(enable_15_fu_2837_p3 == 6'd55) & ~(enable_15_fu_2837_p3 == 6'd53) & ~(enable_15_fu_2837_p3 == 6'd39) & ~(enable_15_fu_2837_p3 == 6'd37) & ~(enable_15_fu_2837_p3 == 6'd63) & ~(enable_15_fu_2837_p3 == 6'd62) & ~(enable_15_fu_2837_p3 == 6'd31) & ~(enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 
    == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg 
    == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_6_phi_fu_1109_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_6_phi_fu_1109_p14 = ap_phi_reg_pp0_iter2_en_rgd_6_reg_1106;
    end
end

always @ (*) begin
    if ((((enable_15_fu_2837_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) 
    & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_7_phi_fu_1083_p14 = 1'd1;
    end else if (((~(enable_15_fu_2837_p3 == 6'd33) & ~(enable_15_fu_2837_p3 == 6'd32) & ~(enable_15_fu_2837_p3 == 6'd1) & ~(enable_15_fu_2837_p3 == 6'd0) & ~(enable_15_fu_2837_p3 == 6'd26) & ~(enable_15_fu_2837_p3 == 6'd24) & ~(enable_15_fu_2837_p3 == 6'd10) & ~(enable_15_fu_2837_p3 == 6'd8) & ~(enable_15_fu_2837_p3 == 6'd60) & ~(enable_15_fu_2837_p3 == 6'd56) & ~(enable_15_fu_2837_p3 == 6'd52) & ~(enable_15_fu_2837_p3 == 6'd48) & ~(enable_15_fu_2837_p3 == 6'd15) & ~(enable_15_fu_2837_p3 == 6'd11) & ~(enable_15_fu_2837_p3 == 6'd7) & ~(enable_15_fu_2837_p3 == 6'd3) & ~(enable_15_fu_2837_p3 == 6'd55) & ~(enable_15_fu_2837_p3 == 6'd53) & ~(enable_15_fu_2837_p3 == 6'd39) & ~(enable_15_fu_2837_p3 == 6'd37) & ~(enable_15_fu_2837_p3 == 6'd63) & ~(enable_15_fu_2837_p3 == 6'd62) & ~(enable_15_fu_2837_p3 == 6'd31) & ~(enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 
    == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg 
    == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)) | ((enable_15_fu_2837_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1)))) begin
        ap_phi_mux_en_rgd_7_phi_fu_1083_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_7_phi_fu_1083_p14 = ap_phi_reg_pp0_iter2_en_rgd_7_reg_1080;
    end
end

always @ (*) begin
    if ((((enable_7_fu_2601_p3 == 6'd15) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd11) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd7) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd3) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd55) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd53) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd39) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd37) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd63) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 
    == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd62) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd31) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_phi_fu_1057_p14 = 1'd1;
    end else if (((~(enable_7_fu_2601_p3 == 6'd33) & ~(enable_7_fu_2601_p3 == 6'd32) & ~(enable_7_fu_2601_p3 == 6'd1) & ~(enable_7_fu_2601_p3 == 6'd0) & ~(enable_7_fu_2601_p3 == 6'd26) & ~(enable_7_fu_2601_p3 == 6'd24) & ~(enable_7_fu_2601_p3 == 6'd10) & ~(enable_7_fu_2601_p3 == 6'd8) & ~(enable_7_fu_2601_p3 == 6'd60) & ~(enable_7_fu_2601_p3 == 6'd56) & ~(enable_7_fu_2601_p3 == 6'd52) & ~(enable_7_fu_2601_p3 == 6'd48) & ~(enable_7_fu_2601_p3 == 6'd15) & ~(enable_7_fu_2601_p3 == 6'd11) & ~(enable_7_fu_2601_p3 == 6'd7) & ~(enable_7_fu_2601_p3 == 6'd3) & ~(enable_7_fu_2601_p3 == 6'd55) & ~(enable_7_fu_2601_p3 == 6'd53) & ~(enable_7_fu_2601_p3 == 6'd39) & ~(enable_7_fu_2601_p3 == 6'd37) & ~(enable_7_fu_2601_p3 == 6'd63) & ~(enable_7_fu_2601_p3 == 6'd62) & ~(enable_7_fu_2601_p3 == 6'd31) & ~(enable_7_fu_2601_p3 == 6'd30) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd33) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd32) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd1) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd0) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd26) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd24) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd10) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd8) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd60) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd56) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 
    == 6'd52) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)) | ((enable_7_fu_2601_p3 == 6'd48) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1)))) begin
        ap_phi_mux_en_rgd_phi_fu_1057_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_phi_fu_1057_p14 = ap_phi_reg_pp0_iter2_en_rgd_reg_1054;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
        if ((cmp59_i_read_reg_3681 == 1'd0)) begin
            ap_phi_mux_pixWindow_48_phi_fu_668_p4 = pixWindow_42_fu_1525_p1;
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_48_phi_fu_668_p4 = trunc_ln666_fu_1645_p1;
        end else begin
            ap_phi_mux_pixWindow_48_phi_fu_668_p4 = ap_phi_reg_pp0_iter1_pixWindow_48_reg_665;
        end
    end else begin
        ap_phi_mux_pixWindow_48_phi_fu_668_p4 = ap_phi_reg_pp0_iter1_pixWindow_48_reg_665;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
        if ((cmp59_i_read_reg_3681 == 1'd0)) begin
            ap_phi_mux_pixWindow_49_phi_fu_659_p4 = {{lineBuffer_i_q1[15:8]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_49_phi_fu_659_p4 = {{imgG_dout[15:8]}};
        end else begin
            ap_phi_mux_pixWindow_49_phi_fu_659_p4 = ap_phi_reg_pp0_iter1_pixWindow_49_reg_656;
        end
    end else begin
        ap_phi_mux_pixWindow_49_phi_fu_659_p4 = ap_phi_reg_pp0_iter1_pixWindow_49_reg_656;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
        if ((cmp59_i_read_reg_3681 == 1'd0)) begin
            ap_phi_mux_pixWindow_50_phi_fu_650_p4 = {{lineBuffer_i_q1[23:16]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_50_phi_fu_650_p4 = {{imgG_dout[23:16]}};
        end else begin
            ap_phi_mux_pixWindow_50_phi_fu_650_p4 = ap_phi_reg_pp0_iter1_pixWindow_50_reg_647;
        end
    end else begin
        ap_phi_mux_pixWindow_50_phi_fu_650_p4 = ap_phi_reg_pp0_iter1_pixWindow_50_reg_647;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
        if ((cmp59_i_read_reg_3681 == 1'd0)) begin
            ap_phi_mux_pixWindow_51_phi_fu_641_p4 = {{lineBuffer_i_q1[31:24]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_51_phi_fu_641_p4 = {{imgG_dout[31:24]}};
        end else begin
            ap_phi_mux_pixWindow_51_phi_fu_641_p4 = ap_phi_reg_pp0_iter1_pixWindow_51_reg_638;
        end
    end else begin
        ap_phi_mux_pixWindow_51_phi_fu_641_p4 = ap_phi_reg_pp0_iter1_pixWindow_51_reg_638;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
        if ((cmp59_i_read_reg_3681 == 1'd0)) begin
            ap_phi_mux_pixWindow_52_phi_fu_632_p4 = {{lineBuffer_i_q1[39:32]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_52_phi_fu_632_p4 = {{imgG_dout[39:32]}};
        end else begin
            ap_phi_mux_pixWindow_52_phi_fu_632_p4 = ap_phi_reg_pp0_iter1_pixWindow_52_reg_629;
        end
    end else begin
        ap_phi_mux_pixWindow_52_phi_fu_632_p4 = ap_phi_reg_pp0_iter1_pixWindow_52_reg_629;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0))) begin
        if ((cmp59_i_read_reg_3681 == 1'd0)) begin
            ap_phi_mux_pixWindow_53_phi_fu_623_p4 = {{lineBuffer_i_q1[47:40]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_53_phi_fu_623_p4 = {{imgG_dout[47:40]}};
        end else begin
            ap_phi_mux_pixWindow_53_phi_fu_623_p4 = ap_phi_reg_pp0_iter1_pixWindow_53_reg_620;
        end
    end else begin
        ap_phi_mux_pixWindow_53_phi_fu_623_p4 = ap_phi_reg_pp0_iter1_pixWindow_53_reg_620;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_57_phi_fu_725_p4 = pixWindow_3_fu_302;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_57_phi_fu_725_p4 = pixWindow_42_fu_1525_p1;
        end else begin
            ap_phi_mux_pixWindow_57_phi_fu_725_p4 = ap_phi_reg_pp0_iter1_pixWindow_57_reg_722;
        end
    end else begin
        ap_phi_mux_pixWindow_57_phi_fu_725_p4 = ap_phi_reg_pp0_iter1_pixWindow_57_reg_722;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_58_phi_fu_716_p4 = pixWindow_4_fu_306;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_58_phi_fu_716_p4 = {{lineBuffer_i_q1[15:8]}};
        end else begin
            ap_phi_mux_pixWindow_58_phi_fu_716_p4 = ap_phi_reg_pp0_iter1_pixWindow_58_reg_713;
        end
    end else begin
        ap_phi_mux_pixWindow_58_phi_fu_716_p4 = ap_phi_reg_pp0_iter1_pixWindow_58_reg_713;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_59_phi_fu_707_p4 = pixWindow_5_fu_310;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_59_phi_fu_707_p4 = {{lineBuffer_i_q1[23:16]}};
        end else begin
            ap_phi_mux_pixWindow_59_phi_fu_707_p4 = ap_phi_reg_pp0_iter1_pixWindow_59_reg_704;
        end
    end else begin
        ap_phi_mux_pixWindow_59_phi_fu_707_p4 = ap_phi_reg_pp0_iter1_pixWindow_59_reg_704;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_63_phi_fu_752_p4 = pixWindow_fu_290;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_63_phi_fu_752_p4 = pixWindow_36_fu_1588_p1;
        end else begin
            ap_phi_mux_pixWindow_63_phi_fu_752_p4 = ap_phi_reg_pp0_iter1_pixWindow_63_reg_749;
        end
    end else begin
        ap_phi_mux_pixWindow_63_phi_fu_752_p4 = ap_phi_reg_pp0_iter1_pixWindow_63_reg_749;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_64_phi_fu_743_p4 = pixWindow_1_fu_294;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_64_phi_fu_743_p4 = {{lineBuffer_1_i_q1[15:8]}};
        end else begin
            ap_phi_mux_pixWindow_64_phi_fu_743_p4 = ap_phi_reg_pp0_iter1_pixWindow_64_reg_740;
        end
    end else begin
        ap_phi_mux_pixWindow_64_phi_fu_743_p4 = ap_phi_reg_pp0_iter1_pixWindow_64_reg_740;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_65_phi_fu_734_p4 = pixWindow_2_fu_298;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_65_phi_fu_734_p4 = {{lineBuffer_1_i_q1[23:16]}};
        end else begin
            ap_phi_mux_pixWindow_65_phi_fu_734_p4 = ap_phi_reg_pp0_iter1_pixWindow_65_reg_731;
        end
    end else begin
        ap_phi_mux_pixWindow_65_phi_fu_734_p4 = ap_phi_reg_pp0_iter1_pixWindow_65_reg_731;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_66_phi_fu_697_p4 = pixWindow_6_fu_314;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_66_phi_fu_697_p4 = ap_phi_mux_pixWindow_48_phi_fu_668_p4;
        end else begin
            ap_phi_mux_pixWindow_66_phi_fu_697_p4 = ap_phi_reg_pp0_iter1_pixWindow_66_reg_694;
        end
    end else begin
        ap_phi_mux_pixWindow_66_phi_fu_697_p4 = ap_phi_reg_pp0_iter1_pixWindow_66_reg_694;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_67_phi_fu_687_p4 = pixWindow_7_fu_318;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_67_phi_fu_687_p4 = ap_phi_mux_pixWindow_49_phi_fu_659_p4;
        end else begin
            ap_phi_mux_pixWindow_67_phi_fu_687_p4 = ap_phi_reg_pp0_iter1_pixWindow_67_reg_684;
        end
    end else begin
        ap_phi_mux_pixWindow_67_phi_fu_687_p4 = ap_phi_reg_pp0_iter1_pixWindow_67_reg_684;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pixWindow_68_phi_fu_677_p4 = pixWindow_8_fu_322;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pixWindow_68_phi_fu_677_p4 = ap_phi_mux_pixWindow_50_phi_fu_650_p4;
        end else begin
            ap_phi_mux_pixWindow_68_phi_fu_677_p4 = ap_phi_reg_pp0_iter1_pixWindow_68_reg_674;
        end
    end else begin
        ap_phi_mux_pixWindow_68_phi_fu_677_p4 = ap_phi_reg_pp0_iter1_pixWindow_68_reg_674;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pix_5_phi_fu_816_p4 = pixWindow_4_fu_306;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pix_5_phi_fu_816_p4 = select_ln710_1_fu_1712_p3;
        end else begin
            ap_phi_mux_pix_5_phi_fu_816_p4 = ap_phi_reg_pp0_iter1_pix_5_reg_813;
        end
    end else begin
        ap_phi_mux_pix_5_phi_fu_816_p4 = ap_phi_reg_pp0_iter1_pix_5_reg_813;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_pix_8_phi_fu_806_p4 = pixWindow_13_fu_366;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_pix_8_phi_fu_806_p4 = select_ln710_4_fu_1734_p3;
        end else begin
            ap_phi_mux_pix_8_phi_fu_806_p4 = ap_phi_reg_pp0_iter1_pix_8_reg_803;
        end
    end else begin
        ap_phi_mux_pix_8_phi_fu_806_p4 = ap_phi_reg_pp0_iter1_pix_8_reg_803;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_3703_pp0_iter2_reg == 1'd0) & (cmp314_i_read_reg_3685 == 1'd1))) begin
        ap_phi_mux_r_1_phi_fu_1187_p4 = r_fu_3030_p3;
    end else begin
        ap_phi_mux_r_1_phi_fu_1187_p4 = ap_phi_reg_pp0_iter3_r_1_reg_1184;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_3703_pp0_iter2_reg == 1'd0) & (cmp314_1_i_read_reg_3689 == 1'd1))) begin
        ap_phi_mux_r_4_phi_fu_1205_p4 = r_3_fu_3216_p3;
    end else begin
        ap_phi_mux_r_4_phi_fu_1205_p4 = ap_phi_reg_pp0_iter3_r_4_reg_1202;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_upleft_1_phi_fu_835_p4 = p_0_1_0_0_09301499_i_fu_330;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_upleft_1_phi_fu_835_p4 = select_ln710_10_fu_1778_p3;
        end else begin
            ap_phi_mux_upleft_1_phi_fu_835_p4 = ap_phi_reg_pp0_iter1_upleft_1_reg_832;
        end
    end else begin
        ap_phi_mux_upleft_1_phi_fu_835_p4 = ap_phi_reg_pp0_iter1_upleft_1_reg_832;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_upleft_4_phi_fu_826_p4 = pixWindow_10_fu_354;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_upleft_4_phi_fu_826_p4 = select_ln710_7_fu_1756_p3;
        end else begin
            ap_phi_mux_upleft_4_phi_fu_826_p4 = ap_phi_reg_pp0_iter1_upleft_4_reg_823;
        end
    end else begin
        ap_phi_mux_upleft_4_phi_fu_826_p4 = ap_phi_reg_pp0_iter1_upleft_4_reg_823;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_upright_1_phi_fu_853_p4 = pixWindow_1_fu_294;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_upright_1_phi_fu_853_p4 = select_ln710_13_fu_1801_p3;
        end else begin
            ap_phi_mux_upright_1_phi_fu_853_p4 = ap_phi_reg_pp0_iter1_upright_1_reg_850;
        end
    end else begin
        ap_phi_mux_upright_1_phi_fu_853_p4 = ap_phi_reg_pp0_iter1_upright_1_reg_850;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_upright_2_phi_fu_844_p4 = pixWindow_2_fu_298;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_upright_2_phi_fu_844_p4 = select_ln710_12_fu_1793_p3;
        end else begin
            ap_phi_mux_upright_2_phi_fu_844_p4 = ap_phi_reg_pp0_iter1_upright_2_reg_841;
        end
    end else begin
        ap_phi_mux_upright_2_phi_fu_844_p4 = ap_phi_reg_pp0_iter1_upright_2_reg_841;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_3703 == 1'd0)) begin
        if ((icmp_ln643_reg_3707 == 1'd0)) begin
            ap_phi_mux_upright_phi_fu_862_p4 = pixWindow_fu_290;
        end else if ((icmp_ln643_reg_3707 == 1'd1)) begin
            ap_phi_mux_upright_phi_fu_862_p4 = select_ln710_14_fu_1809_p3;
        end else begin
            ap_phi_mux_upright_phi_fu_862_p4 = ap_phi_reg_pp0_iter1_upright_reg_859;
        end
    end else begin
        ap_phi_mux_upright_phi_fu_862_p4 = ap_phi_reg_pp0_iter1_upright_reg_859;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_4 = 12'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_z_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_z_1 = z_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op157_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_blk_n = imgG_empty_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op157_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_read = 1'b1;
    end else begin
        imgG_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln833_reg_3751_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        imgRB_blk_n = imgRB_full_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln833_reg_3751_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        imgRB_write = 1'b1;
    end else begin
        imgRB_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_i_ce0 = 1'b1;
    end else begin
        lineBuffer_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_i_ce1 = 1'b1;
    end else begin
        lineBuffer_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_i_we0 = 1'b1;
    end else begin
        lineBuffer_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        p_0_0_0_0_09231538_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09231538_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        p_0_0_0_0_09291496_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09291496_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        p_0_1_0_0_09241541_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09241541_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        p_0_1_0_0_09301499_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09301499_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        p_0_2_0_0_09251544_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09251544_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        p_0_2_0_0_09311502_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09311502_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_18_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_18_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_19_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_19_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_20_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_20_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_21_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_21_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_22_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_22_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_23_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_23_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_24_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_24_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_25_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_25_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_26_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_26_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_27_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_27_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_28_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_28_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_29_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_29_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_30_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_30_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_31_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_31_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_32_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_32_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_33_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_33_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_34_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_34_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_3703_pp0_iter1_reg == 1'd1))) begin
        pixWindow_35_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_35_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CH_1_fu_2744_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_pix_reg_931 : ap_phi_reg_pp0_iter2_pix_6_reg_922);

assign CH_fu_2508_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_pix_7_reg_913 : ap_phi_reg_pp0_iter2_pix_9_reg_904);

assign CV_1_fu_3210_p2 = (zext_ln817_3_fu_3206_p1 - select_ln820_5_fu_3198_p3);

assign CV_fu_3024_p2 = (zext_ln817_1_fu_3020_p1 - select_ln820_2_fu_3012_p3);

assign PixBufVal_1_fu_1913_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_43_fu_1531_p4 : ap_phi_mux_pixWindow_49_phi_fu_659_p4);

assign PixBufVal_2_fu_1906_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_44_fu_1543_p4 : ap_phi_mux_pixWindow_50_phi_fu_650_p4);

assign PixBufVal_3_fu_1899_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_45_fu_1555_p4 : ap_phi_mux_pixWindow_51_phi_fu_641_p4);

assign PixBufVal_4_fu_1892_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_46_fu_1566_p4 : ap_phi_mux_pixWindow_52_phi_fu_632_p4);

assign PixBufVal_5_fu_1885_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_47_fu_1577_p4 : ap_phi_mux_pixWindow_53_phi_fu_623_p4);

assign PixBufVal_fu_1920_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_42_fu_1525_p1 : ap_phi_mux_pixWindow_48_phi_fu_668_p4);

assign add_ln638_fu_1362_p2 = (ap_sig_allocacmp_z_1 + 11'd1);

assign add_ln817_1_fu_2912_p2 = ($signed(sext_ln817_1_fu_2908_p1) + $signed(sext_ln818_2_fu_2874_p1));

assign add_ln817_fu_2676_p2 = ($signed(sext_ln817_fu_2672_p1) + $signed(sext_ln818_fu_2638_p1));

assign add_ln820_1_fu_2730_p2 = ($signed(sext_ln820_2_fu_2726_p1) + $signed(sext_ln818_1_fu_2695_p1));

assign add_ln820_2_fu_2956_p2 = ($signed(sext_ln820_3_fu_2935_p1) + $signed(sext_ln820_4_fu_2952_p1));

assign add_ln820_3_fu_2966_p2 = ($signed(sext_ln820_5_fu_2962_p1) + $signed(sext_ln818_3_fu_2931_p1));

assign add_ln820_fu_2720_p2 = ($signed(sext_ln820_fu_2699_p1) + $signed(sext_ln820_1_fu_2716_p1));

assign agdiff_1_fu_2057_p3 = ((tmp_2_fu_2049_p3[0:0] == 1'b1) ? sub_ln61_1_fu_2043_p2 : trunc_ln61_1_fu_2039_p1);

assign agdiff_2_fu_2093_p3 = ((tmp_3_fu_2085_p3[0:0] == 1'b1) ? sub_ln61_2_fu_2079_p2 : trunc_ln61_2_fu_2075_p1);

assign agdiff_3_fu_2129_p3 = ((tmp_4_fu_2121_p3[0:0] == 1'b1) ? sub_ln61_3_fu_2115_p2 : trunc_ln61_3_fu_2111_p1);

assign agdiff_4_fu_2239_p3 = ((tmp_10_fu_2231_p3[0:0] == 1'b1) ? sub_ln61_4_fu_2225_p2 : trunc_ln61_4_fu_2221_p1);

assign agdiff_5_fu_2275_p3 = ((tmp_11_fu_2267_p3[0:0] == 1'b1) ? sub_ln61_5_fu_2261_p2 : trunc_ln61_5_fu_2257_p1);

assign agdiff_6_fu_2311_p3 = ((tmp_12_fu_2303_p3[0:0] == 1'b1) ? sub_ln61_6_fu_2297_p2 : trunc_ln61_6_fu_2293_p1);

assign agdiff_7_fu_2347_p3 = ((tmp_13_fu_2339_p3[0:0] == 1'b1) ? sub_ln61_7_fu_2333_p2 : trunc_ln61_7_fu_2329_p1);

assign agdiff_fu_2021_p3 = ((tmp_1_fu_2013_p3[0:0] == 1'b1) ? sub_ln61_fu_2007_p2 : trunc_ln61_fu_2003_p1);

assign and_ln817_1_fu_2868_p2 = (sub_ln817_2_fu_2855_p2 & select_ln817_3_fu_2860_p3);

assign and_ln817_fu_2632_p2 = (sub_ln817_fu_2619_p2 & select_ln817_1_fu_2624_p3);

assign and_ln818_1_fu_2902_p2 = (sub_ln818_1_fu_2889_p2 & select_ln818_3_fu_2894_p3);

assign and_ln818_fu_2666_p2 = (sub_ln818_fu_2653_p2 & select_ln818_1_fu_2658_p3);

assign and_ln819_1_fu_2926_p2 = (sub_ln819_1_reg_4039 & select_ln819_3_fu_2918_p3);

assign and_ln819_fu_2690_p2 = (sub_ln819_reg_3988 & select_ln819_1_fu_2682_p3);

assign and_ln820_1_fu_2947_p2 = (sub_ln820_3_reg_4044 & select_ln820_4_fu_2939_p3);

assign and_ln820_fu_2711_p2 = (sub_ln820_reg_3993 & select_ln820_1_fu_2703_p3);

assign and_ln833_fu_1410_p2 = (xor_ln833_fu_1404_p2 & cmp558_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op157_read_state2 == 1'b1) & (imgG_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((imgRB_full_n == 1'b0) & (1'd1 == and_ln833_reg_3751_pp0_iter2_reg));
end

always @ (*) begin
    ap_condition_2313 = ((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_348 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_142 = (ap_predicate_op142_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_164 = (ap_predicate_op164_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_203 = (ap_predicate_op203_store_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_1_reg_1193 = 'bx;

assign ap_phi_reg_pp0_iter0_b_4_reg_1211 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_2_reg_886 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_4_reg_877 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_5_reg_868 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_reg_895 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_6_reg_922 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_7_reg_913 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_9_reg_904 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_reg_931 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_1184 = 'bx;

assign ap_phi_reg_pp0_iter0_r_4_reg_1202 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_2_reg_958 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_3_reg_949 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_5_reg_940 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_reg_967 = 'bx;

assign ap_phi_reg_pp0_iter1_downleft_1_reg_767 = 'bx;

assign ap_phi_reg_pp0_iter1_downleft_3_reg_758 = 'bx;

assign ap_phi_reg_pp0_iter1_downright_1_reg_785 = 'bx;

assign ap_phi_reg_pp0_iter1_downright_2_reg_776 = 'bx;

assign ap_phi_reg_pp0_iter1_downright_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_48_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_49_reg_656 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_50_reg_647 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_51_reg_638 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_52_reg_629 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_53_reg_620 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_57_reg_722 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_58_reg_713 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_59_reg_704 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_63_reg_749 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_64_reg_740 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_65_reg_731 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_66_reg_694 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_67_reg_684 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_68_reg_674 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_5_reg_813 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_8_reg_803 = 'bx;

assign ap_phi_reg_pp0_iter1_upleft_1_reg_832 = 'bx;

assign ap_phi_reg_pp0_iter1_upleft_4_reg_823 = 'bx;

assign ap_phi_reg_pp0_iter1_upright_1_reg_850 = 'bx;

assign ap_phi_reg_pp0_iter1_upright_2_reg_841 = 'bx;

assign ap_phi_reg_pp0_iter1_upright_reg_859 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_1_reg_1028 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_2_reg_1002 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_3_reg_976 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_4_reg_1158 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_5_reg_1132 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_6_reg_1106 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_7_reg_1080 = 'bx;

assign ap_phi_reg_pp0_iter2_en_rgd_reg_1054 = 'bx;

always @ (*) begin
    ap_predicate_op104_load_state1 = ((icmp_ln633_fu_1356_p2 == 1'd0) & (icmp_ln643_fu_1384_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op105_load_state1 = ((icmp_ln633_fu_1356_p2 == 1'd0) & (icmp_ln643_fu_1384_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op142_load_state2 = ((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_load_state2 = ((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0));
end

always @ (*) begin
    ap_predicate_op157_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0));
end

always @ (*) begin
    ap_predicate_op164_store_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0));
end

always @ (*) begin
    ap_predicate_op203_store_state2 = ((icmp_ln643_reg_3707 == 1'd1) & (icmp_ln633_reg_3703 == 1'd0));
end

assign b_3_fu_3224_p3 = ((red_i[0:0] == 1'b1) ? CV_1_fu_3210_p2 : zext_ln788_1_fu_3158_p1);

assign b_fu_3038_p3 = ((red_i[0:0] == 1'b1) ? CV_fu_3024_p2 : zext_ln788_fu_2972_p1);

assign cmp161_i_fu_1390_p2 = ((ap_sig_allocacmp_x_4 == 12'd0) ? 1'b1 : 1'b0);

assign cmp314_1_i_read_reg_3689 = cmp314_1_i;

assign cmp314_i_read_reg_3685 = cmp314_i;

assign cmp59_i_read_reg_3681 = cmp59_i;

assign enable_10_fu_2772_p3 = {{1'd1}, {enable_9_fu_2761_p3}};

assign enable_11_fu_2780_p3 = ((icmp_ln797_1_reg_4019[0:0] == 1'b1) ? enable_10_fu_2772_p3 : zext_ln769_6_fu_2768_p1);

assign enable_12_fu_2799_p3 = ((icmp_ln798_1_reg_4024[0:0] == 1'b1) ? or_ln798_1_i_fu_2791_p3 : zext_ln769_7_fu_2787_p1);

assign enable_13_fu_2810_p3 = {{1'd1}, {enable_12_fu_2799_p3}};

assign enable_14_fu_2818_p3 = ((icmp_ln799_1_reg_4029[0:0] == 1'b1) ? enable_13_fu_2810_p3 : zext_ln769_8_fu_2806_p1);

assign enable_15_fu_2837_p3 = ((icmp_ln800_1_reg_4034[0:0] == 1'b1) ? or_ln800_1_i_fu_2829_p3 : zext_ln769_9_fu_2825_p1);

assign enable_1_fu_2525_p3 = ((icmp_ln796_reg_3963[0:0] == 1'b1) ? or_ln_i_fu_2518_p3 : zext_ln769_fu_2515_p1);

assign enable_2_fu_2536_p3 = {{1'd1}, {enable_1_fu_2525_p3}};

assign enable_3_fu_2544_p3 = ((icmp_ln797_reg_3968[0:0] == 1'b1) ? enable_2_fu_2536_p3 : zext_ln769_1_fu_2532_p1);

assign enable_4_fu_2563_p3 = ((icmp_ln798_reg_3973[0:0] == 1'b1) ? or_ln1_i_fu_2555_p3 : zext_ln769_2_fu_2551_p1);

assign enable_5_fu_2574_p3 = {{1'd1}, {enable_4_fu_2563_p3}};

assign enable_6_fu_2582_p3 = ((icmp_ln799_reg_3978[0:0] == 1'b1) ? enable_5_fu_2574_p3 : zext_ln769_3_fu_2570_p1);

assign enable_7_fu_2601_p3 = ((icmp_ln800_reg_3983[0:0] == 1'b1) ? or_ln2_i_fu_2593_p3 : zext_ln769_4_fu_2589_p1);

assign enable_8_fu_2355_p2 = ((agdiff_4_fu_2239_p3 < agdiff_5_fu_2275_p3) ? 1'b1 : 1'b0);

assign enable_9_fu_2761_p3 = ((icmp_ln796_1_reg_4014[0:0] == 1'b1) ? or_ln796_1_i_fu_2754_p3 : zext_ln769_5_fu_2751_p1);

assign enable_fu_2137_p2 = ((agdiff_fu_2021_p3 < agdiff_1_fu_2057_p3) ? 1'b1 : 1'b0);

assign icmp_ln633_fu_1356_p2 = ((ap_sig_allocacmp_z_1 == add_ln630_1_i) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_1384_p2 = ((ap_sig_allocacmp_x_4 < empty) ? 1'b1 : 1'b0);

assign icmp_ln796_1_fu_2361_p2 = ((agdiff_4_fu_2239_p3 < agdiff_6_fu_2311_p3) ? 1'b1 : 1'b0);

assign icmp_ln796_fu_2143_p2 = ((agdiff_fu_2021_p3 < agdiff_2_fu_2093_p3) ? 1'b1 : 1'b0);

assign icmp_ln797_1_fu_2367_p2 = ((agdiff_4_fu_2239_p3 < agdiff_7_fu_2347_p3) ? 1'b1 : 1'b0);

assign icmp_ln797_fu_2149_p2 = ((agdiff_fu_2021_p3 < agdiff_3_fu_2129_p3) ? 1'b1 : 1'b0);

assign icmp_ln798_1_fu_2373_p2 = ((agdiff_5_fu_2275_p3 < agdiff_6_fu_2311_p3) ? 1'b1 : 1'b0);

assign icmp_ln798_fu_2155_p2 = ((agdiff_1_fu_2057_p3 < agdiff_2_fu_2093_p3) ? 1'b1 : 1'b0);

assign icmp_ln799_1_fu_2379_p2 = ((agdiff_5_fu_2275_p3 < agdiff_7_fu_2347_p3) ? 1'b1 : 1'b0);

assign icmp_ln799_fu_2161_p2 = ((agdiff_1_fu_2057_p3 < agdiff_3_fu_2129_p3) ? 1'b1 : 1'b0);

assign icmp_ln800_1_fu_2385_p2 = ((agdiff_6_fu_2311_p3 < agdiff_7_fu_2347_p3) ? 1'b1 : 1'b0);

assign icmp_ln800_fu_2167_p2 = ((agdiff_2_fu_2093_p3 < agdiff_3_fu_2129_p3) ? 1'b1 : 1'b0);

assign icmp_ln827_1_fu_3250_p2 = ((tmp_16_fu_3240_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln827_fu_3064_p2 = ((tmp_7_fu_3054_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_1_fu_3306_p2 = ((tmp_18_fu_3296_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_fu_3120_p2 = ((tmp_9_fu_3110_p4 == 2'd1) ? 1'b1 : 1'b0);

assign imgRB_din = {{{{{{select_ln829_3_fu_3336_p3}, {pix_5_reg_813_pp0_iter2_reg}}, {select_ln827_3_fu_3280_p3}}, {select_ln829_1_fu_3150_p3}}, {pix_8_reg_803_pp0_iter2_reg}}, {select_ln827_1_fu_3094_p3}};

assign lineBuffer_1_i_address0 = lineBuffer_1_i_addr_reg_3717;

assign lineBuffer_1_i_address1 = zext_ln641_fu_1372_p1;

assign lineBuffer_1_i_d0 = {{{{{{PixBufVal_5_fu_1885_p3}, {PixBufVal_4_fu_1892_p3}}, {PixBufVal_3_fu_1899_p3}}, {PixBufVal_2_fu_1906_p3}}, {PixBufVal_1_fu_1913_p3}}, {PixBufVal_fu_1920_p3}};

assign lineBuffer_i_address0 = lineBuffer_i_addr_reg_3711;

assign lineBuffer_i_address1 = zext_ln641_fu_1372_p1;

assign lineBuffer_i_d0 = imgG_dout;

assign or_ln1_i_fu_2555_p3 = {{1'd1}, {enable_3_fu_2544_p3}};

assign or_ln2_i_fu_2593_p3 = {{1'd1}, {enable_6_fu_2582_p3}};

assign or_ln796_1_i_fu_2754_p3 = {{1'd1}, {enable_8_reg_4008}};

assign or_ln798_1_i_fu_2791_p3 = {{1'd1}, {enable_11_fu_2780_p3}};

assign or_ln800_1_i_fu_2829_p3 = {{1'd1}, {enable_14_fu_2818_p3}};

assign or_ln827_1_fu_3274_p2 = (tmp_15_fu_3232_p3 | icmp_ln827_1_fu_3250_p2);

assign or_ln827_fu_3088_p2 = (tmp_6_fu_3046_p3 | icmp_ln827_fu_3064_p2);

assign or_ln829_1_fu_3330_p2 = (tmp_17_fu_3288_p3 | icmp_ln829_1_fu_3306_p2);

assign or_ln829_fu_3144_p2 = (tmp_8_fu_3102_p3 | icmp_ln829_fu_3120_p2);

assign or_ln_i_fu_2518_p3 = {{1'd1}, {enable_reg_3957}};

assign out_x_fu_1378_p2 = ($signed(zext_ln633_fu_1368_p1) + $signed(13'd8190));

assign p_0_0_0_0_09231538_i_out = p_0_0_0_0_09231538_i_load_reg_3819;

assign p_0_0_0_0_09291496_i_out = p_0_0_0_0_09291496_i_load_reg_3802;

assign p_0_1_0_0_09241541_i_out = p_0_1_0_0_09241541_i_load_reg_3825;

assign p_0_1_0_0_09301499_i_out = p_0_1_0_0_09301499_i_load_reg_3808;

assign p_0_2_0_0_09251544_i_out = p_0_2_0_0_09251544_i_load_reg_3830;

assign p_0_2_0_0_09311502_i_out = p_0_2_0_0_09311502_i_load_reg_3813;

assign pixWindow_18_i_out = pixWindow_18_reg_3836;

assign pixWindow_19_i_out = pixWindow_19_reg_3842;

assign pixWindow_20_i_out = pixWindow_20_reg_3847;

assign pixWindow_21_i_out = pixWindow_21_reg_3755;

assign pixWindow_22_i_out = pixWindow_22_reg_3760;

assign pixWindow_23_i_out = pixWindow_23_reg_3765;

assign pixWindow_24_i_out = pixWindow_24_reg_3853;

assign pixWindow_25_i_out = pixWindow_25_reg_3859;

assign pixWindow_26_i_out = pixWindow_26_reg_3864;

assign pixWindow_27_i_out = pixWindow_27_reg_3770;

assign pixWindow_28_i_out = pixWindow_28_reg_3776;

assign pixWindow_29_i_out = pixWindow_29_reg_3781;

assign pixWindow_30_i_out = pixWindow_30_reg_3870;

assign pixWindow_31_i_out = pixWindow_31_reg_3876;

assign pixWindow_32_i_out = pixWindow_32_reg_3881;

assign pixWindow_33_i_out = pixWindow_33_reg_3787;

assign pixWindow_34_i_out = pixWindow_34_reg_3792;

assign pixWindow_35_i_out = pixWindow_35_reg_3797;

assign pixWindow_36_fu_1588_p1 = lineBuffer_1_i_q1[7:0];

assign pixWindow_37_fu_1593_p4 = {{lineBuffer_1_i_q1[15:8]}};

assign pixWindow_38_fu_1604_p4 = {{lineBuffer_1_i_q1[23:16]}};

assign pixWindow_42_fu_1525_p1 = lineBuffer_i_q1[7:0];

assign pixWindow_43_fu_1531_p4 = {{lineBuffer_i_q1[15:8]}};

assign pixWindow_44_fu_1543_p4 = {{lineBuffer_i_q1[23:16]}};

assign pixWindow_45_fu_1555_p4 = {{lineBuffer_i_q1[31:24]}};

assign pixWindow_46_fu_1566_p4 = {{lineBuffer_i_q1[39:32]}};

assign pixWindow_47_fu_1577_p4 = {{lineBuffer_i_q1[47:40]}};

assign r_3_fu_3216_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_1_fu_3158_p1 : CV_1_fu_3210_p2);

assign r_fu_3030_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_fu_2972_p1 : CV_fu_3024_p2);

assign select_ln710_10_fu_1778_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_37_fu_1593_p4 : p_0_1_0_0_09301499_i_fu_330);

assign select_ln710_11_fu_1786_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_36_fu_1588_p1 : p_0_0_0_0_09291496_i_fu_326);

assign select_ln710_12_fu_1793_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_38_fu_1604_p4 : pixWindow_2_fu_298);

assign select_ln710_13_fu_1801_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_37_fu_1593_p4 : pixWindow_1_fu_294);

assign select_ln710_14_fu_1809_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_36_fu_1588_p1 : pixWindow_fu_290);

assign select_ln710_15_fu_1817_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_50_phi_fu_650_p4 : pixWindow_17_fu_382);

assign select_ln710_16_fu_1824_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_49_phi_fu_659_p4 : pixWindow_16_fu_378);

assign select_ln710_17_fu_1832_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_48_phi_fu_668_p4 : pixWindow_15_fu_374);

assign select_ln710_18_fu_1839_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_50_phi_fu_650_p4 : p_0_2_0_0_09251544_i_fu_346);

assign select_ln710_19_fu_1846_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_49_phi_fu_659_p4 : p_0_1_0_0_09241541_i_fu_342);

assign select_ln710_1_fu_1712_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_43_fu_1531_p4 : pixWindow_4_fu_306);

assign select_ln710_20_fu_1854_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_48_phi_fu_668_p4 : p_0_0_0_0_09231538_i_fu_338);

assign select_ln710_21_fu_1861_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_50_phi_fu_650_p4 : pixWindow_8_fu_322);

assign select_ln710_22_fu_1869_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_49_phi_fu_659_p4 : pixWindow_7_fu_318);

assign select_ln710_23_fu_1877_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? ap_phi_mux_pixWindow_48_phi_fu_668_p4 : pixWindow_6_fu_314);

assign select_ln710_2_fu_1720_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_44_fu_1543_p4 : pixWindow_5_fu_310);

assign select_ln710_3_fu_1727_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_42_fu_1525_p1 : pixWindow_12_fu_362);

assign select_ln710_4_fu_1734_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_43_fu_1531_p4 : pixWindow_13_fu_366);

assign select_ln710_5_fu_1742_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_44_fu_1543_p4 : pixWindow_14_fu_370);

assign select_ln710_6_fu_1749_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_38_fu_1604_p4 : pixWindow_11_fu_358);

assign select_ln710_7_fu_1756_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_37_fu_1593_p4 : pixWindow_10_fu_354);

assign select_ln710_8_fu_1764_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_36_fu_1588_p1 : pixWindow_9_fu_350);

assign select_ln710_9_fu_1771_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_38_fu_1604_p4 : p_0_2_0_0_09311502_i_fu_334);

assign select_ln710_fu_1705_p3 = ((cmp161_i_reg_3723[0:0] == 1'b1) ? pixWindow_42_fu_1525_p1 : pixWindow_3_fu_302);

assign select_ln817_1_fu_2624_p3 = ((ap_phi_mux_en_rgd_phi_fu_1057_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln817_2_fu_2844_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_upleft_5_reg_940 : ap_phi_reg_pp0_iter2_upleft_3_reg_949);

assign select_ln817_3_fu_2860_p3 = ((ap_phi_mux_en_rgd_4_phi_fu_1161_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln817_fu_2608_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_upleft_2_reg_958 : ap_phi_reg_pp0_iter2_upleft_reg_967);

assign select_ln818_1_fu_2658_p3 = ((ap_phi_mux_en_rgd_1_phi_fu_1031_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln818_2_fu_2878_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_downleft_5_reg_868 : ap_phi_reg_pp0_iter2_downleft_4_reg_877);

assign select_ln818_3_fu_2894_p3 = ((ap_phi_mux_en_rgd_5_phi_fu_1135_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln818_fu_2642_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_downleft_2_reg_886 : ap_phi_reg_pp0_iter2_downleft_reg_895);

assign select_ln819_1_fu_2682_p3 = ((ap_phi_mux_en_rgd_2_phi_fu_1005_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln819_2_fu_2391_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_pixWindow_65_phi_fu_734_p4 : ap_phi_mux_pixWindow_63_phi_fu_752_p4);

assign select_ln819_3_fu_2918_p3 = ((ap_phi_mux_en_rgd_6_phi_fu_1109_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln819_fu_2173_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_upright_2_phi_fu_844_p4 : ap_phi_mux_upright_phi_fu_862_p4);

assign select_ln820_1_fu_2703_p3 = ((ap_phi_mux_en_rgd_3_phi_fu_979_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln820_2_fu_3012_p3 = ((tmp_5_fu_2975_p3[0:0] == 1'b1) ? sub_ln820_2_fu_2997_p2 : trunc_ln820_2_i_fu_3003_p4);

assign select_ln820_3_fu_2408_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_pixWindow_68_phi_fu_677_p4 : ap_phi_mux_pixWindow_66_phi_fu_697_p4);

assign select_ln820_4_fu_2939_p3 = ((ap_phi_mux_en_rgd_7_phi_fu_1083_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln820_5_fu_3198_p3 = ((tmp_14_fu_3161_p3[0:0] == 1'b1) ? sub_ln820_5_fu_3183_p2 : trunc_ln820_5_i_fu_3189_p4);

assign select_ln820_fu_2190_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_downright_2_phi_fu_779_p4 : ap_phi_mux_downright_phi_fu_797_p4);

assign select_ln827_1_fu_3094_p3 = ((or_ln827_fu_3088_p2[0:0] == 1'b1) ? select_ln827_fu_3080_p3 : trunc_ln827_fu_3070_p1);

assign select_ln827_2_fu_3266_p3 = ((xor_ln827_1_fu_3260_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln827_3_fu_3280_p3 = ((or_ln827_1_fu_3274_p2[0:0] == 1'b1) ? select_ln827_2_fu_3266_p3 : trunc_ln827_1_fu_3256_p1);

assign select_ln827_fu_3080_p3 = ((xor_ln827_fu_3074_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln829_1_fu_3150_p3 = ((or_ln829_fu_3144_p2[0:0] == 1'b1) ? select_ln829_fu_3136_p3 : trunc_ln829_fu_3126_p1);

assign select_ln829_2_fu_3322_p3 = ((xor_ln829_1_fu_3316_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln829_3_fu_3336_p3 = ((or_ln829_1_fu_3330_p2[0:0] == 1'b1) ? select_ln829_2_fu_3322_p3 : trunc_ln829_1_fu_3312_p1);

assign select_ln829_fu_3136_p3 = ((xor_ln829_fu_3130_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln817_1_fu_2908_p1 = $signed(and_ln818_1_fu_2902_p2);

assign sext_ln817_fu_2672_p1 = $signed(and_ln818_fu_2666_p2);

assign sext_ln818_1_fu_2695_p1 = $signed(add_ln817_fu_2676_p2);

assign sext_ln818_2_fu_2874_p1 = $signed(and_ln817_1_fu_2868_p2);

assign sext_ln818_3_fu_2931_p1 = $signed(add_ln817_1_fu_2912_p2);

assign sext_ln818_fu_2638_p1 = $signed(and_ln817_fu_2632_p2);

assign sext_ln820_1_fu_2716_p1 = $signed(and_ln820_fu_2711_p2);

assign sext_ln820_2_fu_2726_p1 = $signed(add_ln820_fu_2720_p2);

assign sext_ln820_3_fu_2935_p1 = $signed(and_ln819_1_fu_2926_p2);

assign sext_ln820_4_fu_2952_p1 = $signed(and_ln820_1_fu_2947_p2);

assign sext_ln820_5_fu_2962_p1 = $signed(add_ln820_2_fu_2956_p2);

assign sext_ln820_fu_2699_p1 = $signed(and_ln819_fu_2690_p2);

assign sub_ln61_1_fu_2043_p2 = (8'd0 - trunc_ln61_1_fu_2039_p1);

assign sub_ln61_2_fu_2079_p2 = (8'd0 - trunc_ln61_2_fu_2075_p1);

assign sub_ln61_3_fu_2115_p2 = (8'd0 - trunc_ln61_3_fu_2111_p1);

assign sub_ln61_4_fu_2225_p2 = (8'd0 - trunc_ln61_4_fu_2221_p1);

assign sub_ln61_5_fu_2261_p2 = (8'd0 - trunc_ln61_5_fu_2257_p1);

assign sub_ln61_6_fu_2297_p2 = (8'd0 - trunc_ln61_6_fu_2293_p1);

assign sub_ln61_7_fu_2333_p2 = (8'd0 - trunc_ln61_7_fu_2329_p1);

assign sub_ln61_fu_2007_p2 = (8'd0 - trunc_ln61_fu_2003_p1);

assign sub_ln790_1_fu_2215_p2 = (zext_ln790_2_fu_2207_p1 - zext_ln790_3_fu_2211_p1);

assign sub_ln790_fu_1997_p2 = (zext_ln790_fu_1989_p1 - zext_ln790_1_fu_1993_p1);

assign sub_ln791_1_fu_2251_p2 = (zext_ln790_2_fu_2207_p1 - zext_ln791_1_fu_2247_p1);

assign sub_ln791_fu_2033_p2 = (zext_ln790_fu_1989_p1 - zext_ln791_fu_2029_p1);

assign sub_ln792_1_fu_2287_p2 = (zext_ln790_2_fu_2207_p1 - zext_ln792_1_fu_2283_p1);

assign sub_ln792_fu_2069_p2 = (zext_ln790_fu_1989_p1 - zext_ln792_fu_2065_p1);

assign sub_ln793_1_fu_2323_p2 = (zext_ln790_2_fu_2207_p1 - zext_ln793_1_fu_2319_p1);

assign sub_ln793_fu_2105_p2 = (zext_ln790_fu_1989_p1 - zext_ln793_fu_2101_p1);

assign sub_ln817_2_fu_2855_p2 = (zext_ln790_3_reg_3998 - zext_ln817_2_fu_2851_p1);

assign sub_ln817_fu_2619_p2 = (zext_ln790_1_reg_3947 - zext_ln817_fu_2615_p1);

assign sub_ln818_1_fu_2889_p2 = (zext_ln791_1_reg_4003 - zext_ln818_1_fu_2885_p1);

assign sub_ln818_fu_2653_p2 = (zext_ln791_reg_3952 - zext_ln818_fu_2649_p1);

assign sub_ln819_1_fu_2402_p2 = (zext_ln792_1_fu_2283_p1 - zext_ln819_1_fu_2398_p1);

assign sub_ln819_fu_2184_p2 = (zext_ln792_fu_2065_p1 - zext_ln819_fu_2180_p1);

assign sub_ln820_1_fu_2982_p2 = (11'd0 - add_ln820_1_reg_4068);

assign sub_ln820_2_fu_2997_p2 = (10'd0 - trunc_ln820_1_i_fu_2987_p4);

assign sub_ln820_3_fu_2419_p2 = (zext_ln793_1_fu_2319_p1 - zext_ln820_1_fu_2415_p1);

assign sub_ln820_4_fu_3168_p2 = (11'd0 - add_ln820_3_reg_4094);

assign sub_ln820_5_fu_3183_p2 = (10'd0 - trunc_ln820_4_i_fu_3173_p4);

assign sub_ln820_fu_2201_p2 = (zext_ln793_fu_2101_p1 - zext_ln820_fu_2197_p1);

assign tmp_10_fu_2231_p3 = sub_ln790_1_fu_2215_p2[32'd8];

assign tmp_11_fu_2267_p3 = sub_ln791_1_fu_2251_p2[32'd8];

assign tmp_12_fu_2303_p3 = sub_ln792_1_fu_2287_p2[32'd8];

assign tmp_13_fu_2339_p3 = sub_ln793_1_fu_2323_p2[32'd8];

assign tmp_14_fu_3161_p3 = add_ln820_3_reg_4094[32'd10];

assign tmp_15_fu_3232_p3 = ap_phi_mux_r_4_phi_fu_1205_p4[32'd9];

assign tmp_16_fu_3240_p4 = {{ap_phi_mux_r_4_phi_fu_1205_p4[9:8]}};

assign tmp_17_fu_3288_p3 = ap_phi_mux_b_4_phi_fu_1214_p4[32'd9];

assign tmp_18_fu_3296_p4 = {{ap_phi_mux_b_4_phi_fu_1214_p4[9:8]}};

assign tmp_19_fu_1396_p3 = out_x_fu_1378_p2[32'd12];

assign tmp_1_fu_2013_p3 = sub_ln790_fu_1997_p2[32'd8];

assign tmp_2_fu_2049_p3 = sub_ln791_fu_2033_p2[32'd8];

assign tmp_3_fu_2085_p3 = sub_ln792_fu_2069_p2[32'd8];

assign tmp_4_fu_2121_p3 = sub_ln793_fu_2105_p2[32'd8];

assign tmp_5_fu_2975_p3 = add_ln820_1_reg_4068[32'd10];

assign tmp_6_fu_3046_p3 = ap_phi_mux_r_1_phi_fu_1187_p4[32'd9];

assign tmp_7_fu_3054_p4 = {{ap_phi_mux_r_1_phi_fu_1187_p4[9:8]}};

assign tmp_8_fu_3102_p3 = ap_phi_mux_b_1_phi_fu_1196_p4[32'd9];

assign tmp_9_fu_3110_p4 = {{ap_phi_mux_b_1_phi_fu_1196_p4[9:8]}};

assign trunc_ln61_1_fu_2039_p1 = sub_ln791_fu_2033_p2[7:0];

assign trunc_ln61_2_fu_2075_p1 = sub_ln792_fu_2069_p2[7:0];

assign trunc_ln61_3_fu_2111_p1 = sub_ln793_fu_2105_p2[7:0];

assign trunc_ln61_4_fu_2221_p1 = sub_ln790_1_fu_2215_p2[7:0];

assign trunc_ln61_5_fu_2257_p1 = sub_ln791_1_fu_2251_p2[7:0];

assign trunc_ln61_6_fu_2293_p1 = sub_ln792_1_fu_2287_p2[7:0];

assign trunc_ln61_7_fu_2329_p1 = sub_ln793_1_fu_2323_p2[7:0];

assign trunc_ln61_fu_2003_p1 = sub_ln790_fu_1997_p2[7:0];

assign trunc_ln666_fu_1645_p1 = imgG_dout[7:0];

assign trunc_ln820_1_i_fu_2987_p4 = {{sub_ln820_1_fu_2982_p2[10:1]}};

assign trunc_ln820_2_i_fu_3003_p4 = {{add_ln820_1_reg_4068[10:1]}};

assign trunc_ln820_4_i_fu_3173_p4 = {{sub_ln820_4_fu_3168_p2[10:1]}};

assign trunc_ln820_5_i_fu_3189_p4 = {{add_ln820_3_reg_4094[10:1]}};

assign trunc_ln827_1_fu_3256_p1 = ap_phi_mux_r_4_phi_fu_1205_p4[7:0];

assign trunc_ln827_fu_3070_p1 = ap_phi_mux_r_1_phi_fu_1187_p4[7:0];

assign trunc_ln829_1_fu_3312_p1 = ap_phi_mux_b_4_phi_fu_1214_p4[7:0];

assign trunc_ln829_fu_3126_p1 = ap_phi_mux_b_1_phi_fu_1196_p4[7:0];

assign x_5_fu_1416_p2 = (ap_sig_allocacmp_x_4 + 12'd2);

assign xor_ln827_1_fu_3260_p2 = (tmp_15_fu_3232_p3 ^ 1'd1);

assign xor_ln827_fu_3074_p2 = (tmp_6_fu_3046_p3 ^ 1'd1);

assign xor_ln829_1_fu_3316_p2 = (tmp_17_fu_3288_p3 ^ 1'd1);

assign xor_ln829_fu_3130_p2 = (tmp_8_fu_3102_p3 ^ 1'd1);

assign xor_ln833_fu_1404_p2 = (tmp_19_fu_1396_p3 ^ 1'd1);

assign zext_ln633_fu_1368_p1 = ap_sig_allocacmp_x_4;

assign zext_ln641_fu_1372_p1 = add_ln638_fu_1362_p2;

assign zext_ln763_1_fu_2736_p1 = ap_phi_reg_pp0_iter2_pix_reg_931;

assign zext_ln763_fu_2500_p1 = ap_phi_reg_pp0_iter2_pix_7_reg_913;

assign zext_ln765_1_fu_2740_p1 = ap_phi_reg_pp0_iter2_pix_6_reg_922;

assign zext_ln765_fu_2504_p1 = ap_phi_reg_pp0_iter2_pix_9_reg_904;

assign zext_ln769_1_fu_2532_p1 = enable_1_fu_2525_p3;

assign zext_ln769_2_fu_2551_p1 = enable_3_fu_2544_p3;

assign zext_ln769_3_fu_2570_p1 = enable_4_fu_2563_p3;

assign zext_ln769_4_fu_2589_p1 = enable_6_fu_2582_p3;

assign zext_ln769_5_fu_2751_p1 = enable_8_reg_4008;

assign zext_ln769_6_fu_2768_p1 = enable_9_fu_2761_p3;

assign zext_ln769_7_fu_2787_p1 = enable_11_fu_2780_p3;

assign zext_ln769_8_fu_2806_p1 = enable_12_fu_2799_p3;

assign zext_ln769_9_fu_2825_p1 = enable_14_fu_2818_p3;

assign zext_ln769_fu_2515_p1 = enable_reg_3957;

assign zext_ln788_1_fu_3158_p1 = CH_1_reg_4085;

assign zext_ln788_fu_2972_p1 = CH_reg_4059;

assign zext_ln790_1_fu_1993_p1 = ap_phi_mux_upleft_1_phi_fu_835_p4;

assign zext_ln790_2_fu_2207_p1 = ap_phi_mux_pix_5_phi_fu_816_p4;

assign zext_ln790_3_fu_2211_p1 = ap_phi_mux_upleft_4_phi_fu_826_p4;

assign zext_ln790_fu_1989_p1 = ap_phi_mux_pix_8_phi_fu_806_p4;

assign zext_ln791_1_fu_2247_p1 = ap_phi_mux_downleft_3_phi_fu_761_p4;

assign zext_ln791_fu_2029_p1 = ap_phi_mux_downleft_1_phi_fu_770_p4;

assign zext_ln792_1_fu_2283_p1 = ap_phi_mux_pixWindow_64_phi_fu_743_p4;

assign zext_ln792_fu_2065_p1 = ap_phi_mux_upright_1_phi_fu_853_p4;

assign zext_ln793_1_fu_2319_p1 = ap_phi_mux_pixWindow_67_phi_fu_687_p4;

assign zext_ln793_fu_2101_p1 = ap_phi_mux_downright_1_phi_fu_788_p4;

assign zext_ln817_1_fu_3020_p1 = pix_8_reg_803_pp0_iter2_reg;

assign zext_ln817_2_fu_2851_p1 = select_ln817_2_fu_2844_p3;

assign zext_ln817_3_fu_3206_p1 = pix_5_reg_813_pp0_iter2_reg;

assign zext_ln817_fu_2615_p1 = select_ln817_fu_2608_p3;

assign zext_ln818_1_fu_2885_p1 = select_ln818_2_fu_2878_p3;

assign zext_ln818_fu_2649_p1 = select_ln818_fu_2642_p3;

assign zext_ln819_1_fu_2398_p1 = select_ln819_2_fu_2391_p3;

assign zext_ln819_fu_2180_p1 = select_ln819_fu_2173_p3;

assign zext_ln820_1_fu_2415_p1 = select_ln820_3_fu_2408_p3;

assign zext_ln820_fu_2197_p1 = select_ln820_fu_2190_p3;

always @ (posedge ap_clk) begin
    zext_ln790_1_reg_3947[8] <= 1'b0;
    zext_ln791_reg_3952[8] <= 1'b0;
    zext_ln790_3_reg_3998[8] <= 1'b0;
    zext_ln791_1_reg_4003[8] <= 1'b0;
end

endmodule //system_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
