{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    output logic shift_ena\n);\n\n    logic [1:0] counter; // 2-bit counter to track the 4 cycles\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            shift_ena <= 1'b0;\n            counter <= 2'b00;\n        end else begin\n            if (counter < 2'b11) begin\n                shift_ena <= 1'b1;\n                counter <= counter + 1'b1;\n            end else begin\n                shift_ena <= 1'b0;\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 4,
        "passfail": "R"
    }
}