
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a618  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  0800a7f8  0800a7f8  0001a7f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad68  0800ad68  00020bc8  2**0
                  CONTENTS
  4 .ARM          00000000  0800ad68  0800ad68  00020bc8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ad68  0800ad68  00020bc8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad68  0800ad68  0001ad68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad6c  0800ad6c  0001ad6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000bc8  20000000  0800ad70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20000bc8  0800b938  00020bc8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001068  0800b938  00021068  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020bc8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000284db  00000000  00000000  00020bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000547f  00000000  00000000  000490d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d58  00000000  00000000  0004e558  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a30  00000000  00000000  000502b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ff26  00000000  00000000  00051ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001fbd6  00000000  00000000  00081c06  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001242e2  00000000  00000000  000a17dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c5abe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007dcc  00000000  00000000  001c5b3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000bc8 	.word	0x20000bc8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a7e0 	.word	0x0800a7e0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000bcc 	.word	0x20000bcc
 800021c:	0800a7e0 	.word	0x0800a7e0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <DM_Init>:
 *
 *
 *
 */
void DM_Init()
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 80002c4:	f008 fde8 	bl	8008e98 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80002c8:	2003      	movs	r0, #3
 80002ca:	f008 fd87 	bl	8008ddc <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 80002ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80002d2:	f009 f807 	bl	80092e4 <ILI9341_Fill_Screen>

}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
	...

080002dc <DM_PostInit>:
 *
 *
 *
 */
void DM_PostInit()
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 80002e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80002e6:	9301      	str	r3, [sp, #4]
 80002e8:	2301      	movs	r3, #1
 80002ea:	9300      	str	r3, [sp, #0]
 80002ec:	2300      	movs	r3, #0
 80002ee:	220a      	movs	r2, #10
 80002f0:	210a      	movs	r1, #10
 80002f2:	4807      	ldr	r0, [pc, #28]	; (8000310 <DM_PostInit+0x34>)
 80002f4:	f008 fc46 	bl	8008b84 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 80002f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002fc:	f002 ff34 	bl	8003168 <HAL_Delay>

	  DM_RefreshBackgroundLayout();
 8000300:	f000 fb96 	bl	8000a30 <DM_RefreshBackgroundLayout>
	  printf("Init Completed\n");
 8000304:	4803      	ldr	r0, [pc, #12]	; (8000314 <DM_PostInit+0x38>)
 8000306:	f009 faef 	bl	80098e8 <puts>
}
 800030a:	bf00      	nop
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	0800a7f8 	.word	0x0800a7f8
 8000314:	0800a808 	.word	0x0800a808

08000318 <DM_UpdateDisplay>:
 *
 *
 */

void DM_UpdateDisplay()
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b084      	sub	sp, #16
 800031c:	af02      	add	r7, sp, #8


	if(eNextFuncMenuStatus)		//  == ENABLE_FUNCMENU
 800031e:	4b4a      	ldr	r3, [pc, #296]	; (8000448 <DM_UpdateDisplay+0x130>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d002      	beq.n	800032c <DM_UpdateDisplay+0x14>
 		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DrawFuncSelectMenu();
 8000326:	f000 f8b9 	bl	800049c <_DrawFuncSelectMenu>
 800032a:	e06d      	b.n	8000408 <DM_UpdateDisplay+0xf0>
	}
	else if(eNextGainMenuStatus)		//  == ENABLE_GAINMENU
 800032c:	4b47      	ldr	r3, [pc, #284]	; (800044c <DM_UpdateDisplay+0x134>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	2b00      	cmp	r3, #0
 8000332:	d002      	beq.n	800033a <DM_UpdateDisplay+0x22>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DrawGainSelectMenu();
 8000334:	f000 fa7c 	bl	8000830 <_DrawGainSelectMenu>
 8000338:	e066      	b.n	8000408 <DM_UpdateDisplay+0xf0>
	}
	else if(eNextFreqMenuStatus)		//  == ENABLE_FREQMENU
 800033a:	4b45      	ldr	r3, [pc, #276]	; (8000450 <DM_UpdateDisplay+0x138>)
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d02e      	beq.n	80003a0 <DM_UpdateDisplay+0x88>
	{
		ILI9341_Draw_Text("1Hz", 24, 210, BLACK, 2, DARKCYAN);
 8000342:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000346:	9301      	str	r3, [sp, #4]
 8000348:	2302      	movs	r3, #2
 800034a:	9300      	str	r3, [sp, #0]
 800034c:	2300      	movs	r3, #0
 800034e:	22d2      	movs	r2, #210	; 0xd2
 8000350:	2118      	movs	r1, #24
 8000352:	4840      	ldr	r0, [pc, #256]	; (8000454 <DM_UpdateDisplay+0x13c>)
 8000354:	f008 fc16 	bl	8008b84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("100Hz", 93, 210, BLACK, 2, DARKGREEN);
 8000358:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 800035c:	9301      	str	r3, [sp, #4]
 800035e:	2302      	movs	r3, #2
 8000360:	9300      	str	r3, [sp, #0]
 8000362:	2300      	movs	r3, #0
 8000364:	22d2      	movs	r2, #210	; 0xd2
 8000366:	215d      	movs	r1, #93	; 0x5d
 8000368:	483b      	ldr	r0, [pc, #236]	; (8000458 <DM_UpdateDisplay+0x140>)
 800036a:	f008 fc0b 	bl	8008b84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("1KHz", 175, 210, BLACK, 2, YELLOW);
 800036e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000372:	9301      	str	r3, [sp, #4]
 8000374:	2302      	movs	r3, #2
 8000376:	9300      	str	r3, [sp, #0]
 8000378:	2300      	movs	r3, #0
 800037a:	22d2      	movs	r2, #210	; 0xd2
 800037c:	21af      	movs	r1, #175	; 0xaf
 800037e:	4837      	ldr	r0, [pc, #220]	; (800045c <DM_UpdateDisplay+0x144>)
 8000380:	f008 fc00 	bl	8008b84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("100KHz", 247, 210, BLACK, 2, RED);
 8000384:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000388:	9301      	str	r3, [sp, #4]
 800038a:	2302      	movs	r3, #2
 800038c:	9300      	str	r3, [sp, #0]
 800038e:	2300      	movs	r3, #0
 8000390:	22d2      	movs	r2, #210	; 0xd2
 8000392:	21f7      	movs	r1, #247	; 0xf7
 8000394:	4832      	ldr	r0, [pc, #200]	; (8000460 <DM_UpdateDisplay+0x148>)
 8000396:	f008 fbf5 	bl	8008b84 <ILI9341_Draw_Text>

		_DrawFreqSelectMenu();
 800039a:	f000 fa87 	bl	80008ac <_DrawFreqSelectMenu>
 800039e:	e033      	b.n	8000408 <DM_UpdateDisplay+0xf0>
	}
	else if(eNextBiasMenuStatus)		//  == ENABLE_BIASMENU
 80003a0:	4b30      	ldr	r3, [pc, #192]	; (8000464 <DM_UpdateDisplay+0x14c>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d002      	beq.n	80003ae <DM_UpdateDisplay+0x96>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DrawBiasSelectMenu();
 80003a8:	f000 fac0 	bl	800092c <_DrawBiasSelectMenu>
 80003ac:	e02c      	b.n	8000408 <DM_UpdateDisplay+0xf0>
	}
	else
	{
		ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 80003ae:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80003b2:	9301      	str	r3, [sp, #4]
 80003b4:	2302      	movs	r3, #2
 80003b6:	9300      	str	r3, [sp, #0]
 80003b8:	2300      	movs	r3, #0
 80003ba:	22d2      	movs	r2, #210	; 0xd2
 80003bc:	210a      	movs	r1, #10
 80003be:	482a      	ldr	r0, [pc, #168]	; (8000468 <DM_UpdateDisplay+0x150>)
 80003c0:	f008 fbe0 	bl	8008b84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 80003c4:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80003c8:	9301      	str	r3, [sp, #4]
 80003ca:	2302      	movs	r3, #2
 80003cc:	9300      	str	r3, [sp, #0]
 80003ce:	2300      	movs	r3, #0
 80003d0:	22d2      	movs	r2, #210	; 0xd2
 80003d2:	2164      	movs	r1, #100	; 0x64
 80003d4:	4825      	ldr	r0, [pc, #148]	; (800046c <DM_UpdateDisplay+0x154>)
 80003d6:	f008 fbd5 	bl	8008b84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 80003da:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80003de:	9301      	str	r3, [sp, #4]
 80003e0:	2302      	movs	r3, #2
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	2300      	movs	r3, #0
 80003e6:	22d2      	movs	r2, #210	; 0xd2
 80003e8:	21af      	movs	r1, #175	; 0xaf
 80003ea:	4821      	ldr	r0, [pc, #132]	; (8000470 <DM_UpdateDisplay+0x158>)
 80003ec:	f008 fbca 	bl	8008b84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 80003f0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80003f4:	9301      	str	r3, [sp, #4]
 80003f6:	2302      	movs	r3, #2
 80003f8:	9300      	str	r3, [sp, #0]
 80003fa:	2300      	movs	r3, #0
 80003fc:	22d2      	movs	r2, #210	; 0xd2
 80003fe:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000402:	481c      	ldr	r0, [pc, #112]	; (8000474 <DM_UpdateDisplay+0x15c>)
 8000404:	f008 fbbe 	bl	8008b84 <ILI9341_Draw_Text>
	}

#ifdef ENCODER_DEBUG
	char tim1tmp[5] = "";
 8000408:	2300      	movs	r3, #0
 800040a:	603b      	str	r3, [r7, #0]
 800040c:	2300      	movs	r3, #0
 800040e:	713b      	strb	r3, [r7, #4]
	//snprintf(tim1tmp, sizeof(tim1tmp), "%lu", ENCODER_TIMER->CNT);
	if(DM_AddDigitPadding(ENCODER_TIMER->CNT, tim1tmp, sizeof(tim1tmp)) == 0)
 8000410:	4b19      	ldr	r3, [pc, #100]	; (8000478 <DM_UpdateDisplay+0x160>)
 8000412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000414:	b29b      	uxth	r3, r3
 8000416:	4639      	mov	r1, r7
 8000418:	2205      	movs	r2, #5
 800041a:	4618      	mov	r0, r3
 800041c:	f000 fb4c 	bl	8000ab8 <DM_AddDigitPadding>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d10b      	bne.n	800043e <DM_UpdateDisplay+0x126>
		ILI9341_Draw_Text(tim1tmp, 260, 50, BLACK, 2, RED);
 8000426:	4638      	mov	r0, r7
 8000428:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800042c:	9301      	str	r3, [sp, #4]
 800042e:	2302      	movs	r3, #2
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	2300      	movs	r3, #0
 8000434:	2232      	movs	r2, #50	; 0x32
 8000436:	f44f 7182 	mov.w	r1, #260	; 0x104
 800043a:	f008 fba3 	bl	8008b84 <ILI9341_Draw_Text>
/*
	if((TIM1->SR & TIM_SR_IDXF) == TIM_SR_IDXF)
	{
		TIM1->SR &= ~(TIM_SR_IDXF);
	}*/
}
 800043e:	bf00      	nop
 8000440:	3708      	adds	r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	20000be4 	.word	0x20000be4
 800044c:	20000be5 	.word	0x20000be5
 8000450:	20000be6 	.word	0x20000be6
 8000454:	0800a818 	.word	0x0800a818
 8000458:	0800a81c 	.word	0x0800a81c
 800045c:	0800a824 	.word	0x0800a824
 8000460:	0800a82c 	.word	0x0800a82c
 8000464:	20000be7 	.word	0x20000be7
 8000468:	0800a834 	.word	0x0800a834
 800046c:	0800a83c 	.word	0x0800a83c
 8000470:	0800a844 	.word	0x0800a844
 8000474:	0800a84c 	.word	0x0800a84c
 8000478:	40012c00 	.word	0x40012c00

0800047c <DM_ShowFuncSelectMenu>:
 *
 *
 *
 */
void DM_ShowFuncSelectMenu(eFuncMenu_Status pValue)
{
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	71fb      	strb	r3, [r7, #7]
	eNextFuncMenuStatus = pValue;
 8000486:	4a04      	ldr	r2, [pc, #16]	; (8000498 <DM_ShowFuncSelectMenu+0x1c>)
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	7013      	strb	r3, [r2, #0]
}
 800048c:	bf00      	nop
 800048e:	370c      	adds	r7, #12
 8000490:	46bd      	mov	sp, r7
 8000492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000496:	4770      	bx	lr
 8000498:	20000be4 	.word	0x20000be4

0800049c <_DrawFuncSelectMenu>:
 *
 *
 *
 */
void _DrawFuncSelectMenu()
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af02      	add	r7, sp, #8

	switch(FuncO_GetOutputMode())
 80004a2:	f000 ff17 	bl	80012d4 <FuncO_GetOutputMode>
 80004a6:	4603      	mov	r3, r0
 80004a8:	2b05      	cmp	r3, #5
 80004aa:	f200 81a1 	bhi.w	80007f0 <_DrawFuncSelectMenu+0x354>
 80004ae:	a201      	add	r2, pc, #4	; (adr r2, 80004b4 <_DrawFuncSelectMenu+0x18>)
 80004b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b4:	080004cd 	.word	0x080004cd
 80004b8:	08000553 	.word	0x08000553
 80004bc:	080005d9 	.word	0x080005d9
 80004c0:	0800065f 	.word	0x0800065f
 80004c4:	080006e5 	.word	0x080006e5
 80004c8:	0800076b 	.word	0x0800076b
	{
		case Sine_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
 80004cc:	2300      	movs	r3, #0
 80004ce:	9301      	str	r3, [sp, #4]
 80004d0:	2302      	movs	r3, #2
 80004d2:	9300      	str	r3, [sp, #0]
 80004d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004d8:	221e      	movs	r2, #30
 80004da:	210a      	movs	r1, #10
 80004dc:	48c6      	ldr	r0, [pc, #792]	; (80007f8 <_DrawFuncSelectMenu+0x35c>)
 80004de:	f008 fb51 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 80004e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004e6:	9301      	str	r3, [sp, #4]
 80004e8:	2302      	movs	r3, #2
 80004ea:	9300      	str	r3, [sp, #0]
 80004ec:	2300      	movs	r3, #0
 80004ee:	2232      	movs	r2, #50	; 0x32
 80004f0:	210a      	movs	r1, #10
 80004f2:	48c2      	ldr	r0, [pc, #776]	; (80007fc <_DrawFuncSelectMenu+0x360>)
 80004f4:	f008 fb46 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 80004f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	2302      	movs	r3, #2
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	2300      	movs	r3, #0
 8000504:	2246      	movs	r2, #70	; 0x46
 8000506:	210a      	movs	r1, #10
 8000508:	48bd      	ldr	r0, [pc, #756]	; (8000800 <_DrawFuncSelectMenu+0x364>)
 800050a:	f008 fb3b 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 800050e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000512:	9301      	str	r3, [sp, #4]
 8000514:	2302      	movs	r3, #2
 8000516:	9300      	str	r3, [sp, #0]
 8000518:	2300      	movs	r3, #0
 800051a:	225a      	movs	r2, #90	; 0x5a
 800051c:	210a      	movs	r1, #10
 800051e:	48b9      	ldr	r0, [pc, #740]	; (8000804 <_DrawFuncSelectMenu+0x368>)
 8000520:	f008 fb30 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 8000524:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000528:	9301      	str	r3, [sp, #4]
 800052a:	2302      	movs	r3, #2
 800052c:	9300      	str	r3, [sp, #0]
 800052e:	2300      	movs	r3, #0
 8000530:	226e      	movs	r2, #110	; 0x6e
 8000532:	210a      	movs	r1, #10
 8000534:	48b4      	ldr	r0, [pc, #720]	; (8000808 <_DrawFuncSelectMenu+0x36c>)
 8000536:	f008 fb25 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 800053a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800053e:	9301      	str	r3, [sp, #4]
 8000540:	2302      	movs	r3, #2
 8000542:	9300      	str	r3, [sp, #0]
 8000544:	2300      	movs	r3, #0
 8000546:	2282      	movs	r2, #130	; 0x82
 8000548:	210a      	movs	r1, #10
 800054a:	48b0      	ldr	r0, [pc, #704]	; (800080c <_DrawFuncSelectMenu+0x370>)
 800054c:	f008 fb1a 	bl	8008b84 <ILI9341_Draw_Text>
			break;
 8000550:	e14e      	b.n	80007f0 <_DrawFuncSelectMenu+0x354>
		case Square_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 8000552:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000556:	9301      	str	r3, [sp, #4]
 8000558:	2302      	movs	r3, #2
 800055a:	9300      	str	r3, [sp, #0]
 800055c:	2300      	movs	r3, #0
 800055e:	221e      	movs	r2, #30
 8000560:	210a      	movs	r1, #10
 8000562:	48a5      	ldr	r0, [pc, #660]	; (80007f8 <_DrawFuncSelectMenu+0x35c>)
 8000564:	f008 fb0e 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, WHITE, 2, BLACK);
 8000568:	2300      	movs	r3, #0
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	2302      	movs	r3, #2
 800056e:	9300      	str	r3, [sp, #0]
 8000570:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000574:	2232      	movs	r2, #50	; 0x32
 8000576:	210a      	movs	r1, #10
 8000578:	48a0      	ldr	r0, [pc, #640]	; (80007fc <_DrawFuncSelectMenu+0x360>)
 800057a:	f008 fb03 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 800057e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000582:	9301      	str	r3, [sp, #4]
 8000584:	2302      	movs	r3, #2
 8000586:	9300      	str	r3, [sp, #0]
 8000588:	2300      	movs	r3, #0
 800058a:	2246      	movs	r2, #70	; 0x46
 800058c:	210a      	movs	r1, #10
 800058e:	489c      	ldr	r0, [pc, #624]	; (8000800 <_DrawFuncSelectMenu+0x364>)
 8000590:	f008 faf8 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 8000594:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	2302      	movs	r3, #2
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2300      	movs	r3, #0
 80005a0:	225a      	movs	r2, #90	; 0x5a
 80005a2:	210a      	movs	r1, #10
 80005a4:	4897      	ldr	r0, [pc, #604]	; (8000804 <_DrawFuncSelectMenu+0x368>)
 80005a6:	f008 faed 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 80005aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	2302      	movs	r3, #2
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	2300      	movs	r3, #0
 80005b6:	226e      	movs	r2, #110	; 0x6e
 80005b8:	210a      	movs	r1, #10
 80005ba:	4893      	ldr	r0, [pc, #588]	; (8000808 <_DrawFuncSelectMenu+0x36c>)
 80005bc:	f008 fae2 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 80005c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2302      	movs	r3, #2
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2300      	movs	r3, #0
 80005cc:	2282      	movs	r2, #130	; 0x82
 80005ce:	210a      	movs	r1, #10
 80005d0:	488e      	ldr	r0, [pc, #568]	; (800080c <_DrawFuncSelectMenu+0x370>)
 80005d2:	f008 fad7 	bl	8008b84 <ILI9341_Draw_Text>
			break;
 80005d6:	e10b      	b.n	80007f0 <_DrawFuncSelectMenu+0x354>
		case Saw_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 80005d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005dc:	9301      	str	r3, [sp, #4]
 80005de:	2302      	movs	r3, #2
 80005e0:	9300      	str	r3, [sp, #0]
 80005e2:	2300      	movs	r3, #0
 80005e4:	221e      	movs	r2, #30
 80005e6:	210a      	movs	r1, #10
 80005e8:	4883      	ldr	r0, [pc, #524]	; (80007f8 <_DrawFuncSelectMenu+0x35c>)
 80005ea:	f008 facb 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 80005ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	2302      	movs	r3, #2
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2300      	movs	r3, #0
 80005fa:	2232      	movs	r2, #50	; 0x32
 80005fc:	210a      	movs	r1, #10
 80005fe:	487f      	ldr	r0, [pc, #508]	; (80007fc <_DrawFuncSelectMenu+0x360>)
 8000600:	f008 fac0 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, WHITE, 2, BLACK);
 8000604:	2300      	movs	r3, #0
 8000606:	9301      	str	r3, [sp, #4]
 8000608:	2302      	movs	r3, #2
 800060a:	9300      	str	r3, [sp, #0]
 800060c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000610:	2246      	movs	r2, #70	; 0x46
 8000612:	210a      	movs	r1, #10
 8000614:	487a      	ldr	r0, [pc, #488]	; (8000800 <_DrawFuncSelectMenu+0x364>)
 8000616:	f008 fab5 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 800061a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800061e:	9301      	str	r3, [sp, #4]
 8000620:	2302      	movs	r3, #2
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	2300      	movs	r3, #0
 8000626:	225a      	movs	r2, #90	; 0x5a
 8000628:	210a      	movs	r1, #10
 800062a:	4876      	ldr	r0, [pc, #472]	; (8000804 <_DrawFuncSelectMenu+0x368>)
 800062c:	f008 faaa 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 8000630:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	2302      	movs	r3, #2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2300      	movs	r3, #0
 800063c:	226e      	movs	r2, #110	; 0x6e
 800063e:	210a      	movs	r1, #10
 8000640:	4871      	ldr	r0, [pc, #452]	; (8000808 <_DrawFuncSelectMenu+0x36c>)
 8000642:	f008 fa9f 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 8000646:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800064a:	9301      	str	r3, [sp, #4]
 800064c:	2302      	movs	r3, #2
 800064e:	9300      	str	r3, [sp, #0]
 8000650:	2300      	movs	r3, #0
 8000652:	2282      	movs	r2, #130	; 0x82
 8000654:	210a      	movs	r1, #10
 8000656:	486d      	ldr	r0, [pc, #436]	; (800080c <_DrawFuncSelectMenu+0x370>)
 8000658:	f008 fa94 	bl	8008b84 <ILI9341_Draw_Text>
			break;
 800065c:	e0c8      	b.n	80007f0 <_DrawFuncSelectMenu+0x354>
		case RevSaw_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 800065e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000662:	9301      	str	r3, [sp, #4]
 8000664:	2302      	movs	r3, #2
 8000666:	9300      	str	r3, [sp, #0]
 8000668:	2300      	movs	r3, #0
 800066a:	221e      	movs	r2, #30
 800066c:	210a      	movs	r1, #10
 800066e:	4862      	ldr	r0, [pc, #392]	; (80007f8 <_DrawFuncSelectMenu+0x35c>)
 8000670:	f008 fa88 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 8000674:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	2302      	movs	r3, #2
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	2300      	movs	r3, #0
 8000680:	2232      	movs	r2, #50	; 0x32
 8000682:	210a      	movs	r1, #10
 8000684:	485d      	ldr	r0, [pc, #372]	; (80007fc <_DrawFuncSelectMenu+0x360>)
 8000686:	f008 fa7d 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 800068a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	2302      	movs	r3, #2
 8000692:	9300      	str	r3, [sp, #0]
 8000694:	2300      	movs	r3, #0
 8000696:	2246      	movs	r2, #70	; 0x46
 8000698:	210a      	movs	r1, #10
 800069a:	4859      	ldr	r0, [pc, #356]	; (8000800 <_DrawFuncSelectMenu+0x364>)
 800069c:	f008 fa72 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, WHITE, 2, BLACK);
 80006a0:	2300      	movs	r3, #0
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	2302      	movs	r3, #2
 80006a6:	9300      	str	r3, [sp, #0]
 80006a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006ac:	225a      	movs	r2, #90	; 0x5a
 80006ae:	210a      	movs	r1, #10
 80006b0:	4854      	ldr	r0, [pc, #336]	; (8000804 <_DrawFuncSelectMenu+0x368>)
 80006b2:	f008 fa67 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 80006b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	2302      	movs	r3, #2
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	2300      	movs	r3, #0
 80006c2:	226e      	movs	r2, #110	; 0x6e
 80006c4:	210a      	movs	r1, #10
 80006c6:	4850      	ldr	r0, [pc, #320]	; (8000808 <_DrawFuncSelectMenu+0x36c>)
 80006c8:	f008 fa5c 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 80006cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006d0:	9301      	str	r3, [sp, #4]
 80006d2:	2302      	movs	r3, #2
 80006d4:	9300      	str	r3, [sp, #0]
 80006d6:	2300      	movs	r3, #0
 80006d8:	2282      	movs	r2, #130	; 0x82
 80006da:	210a      	movs	r1, #10
 80006dc:	484b      	ldr	r0, [pc, #300]	; (800080c <_DrawFuncSelectMenu+0x370>)
 80006de:	f008 fa51 	bl	8008b84 <ILI9341_Draw_Text>
			break;
 80006e2:	e085      	b.n	80007f0 <_DrawFuncSelectMenu+0x354>
		case Triangle_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 80006e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	2302      	movs	r3, #2
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	2300      	movs	r3, #0
 80006f0:	221e      	movs	r2, #30
 80006f2:	210a      	movs	r1, #10
 80006f4:	4840      	ldr	r0, [pc, #256]	; (80007f8 <_DrawFuncSelectMenu+0x35c>)
 80006f6:	f008 fa45 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 80006fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006fe:	9301      	str	r3, [sp, #4]
 8000700:	2302      	movs	r3, #2
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2300      	movs	r3, #0
 8000706:	2232      	movs	r2, #50	; 0x32
 8000708:	210a      	movs	r1, #10
 800070a:	483c      	ldr	r0, [pc, #240]	; (80007fc <_DrawFuncSelectMenu+0x360>)
 800070c:	f008 fa3a 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 8000710:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000714:	9301      	str	r3, [sp, #4]
 8000716:	2302      	movs	r3, #2
 8000718:	9300      	str	r3, [sp, #0]
 800071a:	2300      	movs	r3, #0
 800071c:	2246      	movs	r2, #70	; 0x46
 800071e:	210a      	movs	r1, #10
 8000720:	4837      	ldr	r0, [pc, #220]	; (8000800 <_DrawFuncSelectMenu+0x364>)
 8000722:	f008 fa2f 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 8000726:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800072a:	9301      	str	r3, [sp, #4]
 800072c:	2302      	movs	r3, #2
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	2300      	movs	r3, #0
 8000732:	225a      	movs	r2, #90	; 0x5a
 8000734:	210a      	movs	r1, #10
 8000736:	4833      	ldr	r0, [pc, #204]	; (8000804 <_DrawFuncSelectMenu+0x368>)
 8000738:	f008 fa24 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, WHITE, 2, BLACK);
 800073c:	2300      	movs	r3, #0
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	2302      	movs	r3, #2
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000748:	226e      	movs	r2, #110	; 0x6e
 800074a:	210a      	movs	r1, #10
 800074c:	482e      	ldr	r0, [pc, #184]	; (8000808 <_DrawFuncSelectMenu+0x36c>)
 800074e:	f008 fa19 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, BLACK, 2, WHITE);
 8000752:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000756:	9301      	str	r3, [sp, #4]
 8000758:	2302      	movs	r3, #2
 800075a:	9300      	str	r3, [sp, #0]
 800075c:	2300      	movs	r3, #0
 800075e:	2282      	movs	r2, #130	; 0x82
 8000760:	210a      	movs	r1, #10
 8000762:	482a      	ldr	r0, [pc, #168]	; (800080c <_DrawFuncSelectMenu+0x370>)
 8000764:	f008 fa0e 	bl	8008b84 <ILI9341_Draw_Text>
			break;
 8000768:	e042      	b.n	80007f0 <_DrawFuncSelectMenu+0x354>
		case Impulse_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 30, BLACK, 2, WHITE);
 800076a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800076e:	9301      	str	r3, [sp, #4]
 8000770:	2302      	movs	r3, #2
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	2300      	movs	r3, #0
 8000776:	221e      	movs	r2, #30
 8000778:	210a      	movs	r1, #10
 800077a:	481f      	ldr	r0, [pc, #124]	; (80007f8 <_DrawFuncSelectMenu+0x35c>)
 800077c:	f008 fa02 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 50, BLACK, 2, WHITE);
 8000780:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	2302      	movs	r3, #2
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	2300      	movs	r3, #0
 800078c:	2232      	movs	r2, #50	; 0x32
 800078e:	210a      	movs	r1, #10
 8000790:	481a      	ldr	r0, [pc, #104]	; (80007fc <_DrawFuncSelectMenu+0x360>)
 8000792:	f008 f9f7 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 70, BLACK, 2, WHITE);
 8000796:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800079a:	9301      	str	r3, [sp, #4]
 800079c:	2302      	movs	r3, #2
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	2300      	movs	r3, #0
 80007a2:	2246      	movs	r2, #70	; 0x46
 80007a4:	210a      	movs	r1, #10
 80007a6:	4816      	ldr	r0, [pc, #88]	; (8000800 <_DrawFuncSelectMenu+0x364>)
 80007a8:	f008 f9ec 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 90, BLACK, 2, WHITE);
 80007ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007b0:	9301      	str	r3, [sp, #4]
 80007b2:	2302      	movs	r3, #2
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2300      	movs	r3, #0
 80007b8:	225a      	movs	r2, #90	; 0x5a
 80007ba:	210a      	movs	r1, #10
 80007bc:	4811      	ldr	r0, [pc, #68]	; (8000804 <_DrawFuncSelectMenu+0x368>)
 80007be:	f008 f9e1 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 110, BLACK, 2, WHITE);
 80007c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007c6:	9301      	str	r3, [sp, #4]
 80007c8:	2302      	movs	r3, #2
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	2300      	movs	r3, #0
 80007ce:	226e      	movs	r2, #110	; 0x6e
 80007d0:	210a      	movs	r1, #10
 80007d2:	480d      	ldr	r0, [pc, #52]	; (8000808 <_DrawFuncSelectMenu+0x36c>)
 80007d4:	f008 f9d6 	bl	8008b84 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 130, WHITE, 2, BLACK);
 80007d8:	2300      	movs	r3, #0
 80007da:	9301      	str	r3, [sp, #4]
 80007dc:	2302      	movs	r3, #2
 80007de:	9300      	str	r3, [sp, #0]
 80007e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007e4:	2282      	movs	r2, #130	; 0x82
 80007e6:	210a      	movs	r1, #10
 80007e8:	4808      	ldr	r0, [pc, #32]	; (800080c <_DrawFuncSelectMenu+0x370>)
 80007ea:	f008 f9cb 	bl	8008b84 <ILI9341_Draw_Text>
			break;
 80007ee:	bf00      	nop

	}

}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	0800a854 	.word	0x0800a854
 80007fc:	0800a85c 	.word	0x0800a85c
 8000800:	0800a868 	.word	0x0800a868
 8000804:	0800a870 	.word	0x0800a870
 8000808:	0800a87c 	.word	0x0800a87c
 800080c:	0800a888 	.word	0x0800a888

08000810 <DM_ShowGainSelectMenu>:
 *
 *
 *
 */
void DM_ShowGainSelectMenu(eGainMenu_Status pValue)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]
	eNextGainMenuStatus = pValue;
 800081a:	4a04      	ldr	r2, [pc, #16]	; (800082c <DM_ShowGainSelectMenu+0x1c>)
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	7013      	strb	r3, [r2, #0]
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	20000be5 	.word	0x20000be5

08000830 <_DrawGainSelectMenu>:
 *
 *
 *
 */
void _DrawGainSelectMenu()
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Gain: ", 	10, 120, BLACK, 2, WHITE);
 8000836:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800083a:	9301      	str	r3, [sp, #4]
 800083c:	2302      	movs	r3, #2
 800083e:	9300      	str	r3, [sp, #0]
 8000840:	2300      	movs	r3, #0
 8000842:	2278      	movs	r2, #120	; 0x78
 8000844:	210a      	movs	r1, #10
 8000846:	4810      	ldr	r0, [pc, #64]	; (8000888 <_DrawGainSelectMenu+0x58>)
 8000848:	f008 f99c 	bl	8008b84 <ILI9341_Draw_Text>

	char gain[4] = "";
 800084c:	2300      	movs	r3, #0
 800084e:	607b      	str	r3, [r7, #4]
	//snprintf(gain, sizeof(gain), "%u", GO_GetOutputGain());
	if(DM_AddDigitPadding((uint16_t)GO_GetOutputGain(), gain, sizeof(gain)) == 0)
 8000850:	f000 fe38 	bl	80014c4 <GO_GetOutputGain>
 8000854:	4603      	mov	r3, r0
 8000856:	b29b      	uxth	r3, r3
 8000858:	1d39      	adds	r1, r7, #4
 800085a:	2204      	movs	r2, #4
 800085c:	4618      	mov	r0, r3
 800085e:	f000 f92b 	bl	8000ab8 <DM_AddDigitPadding>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d10a      	bne.n	800087e <_DrawGainSelectMenu+0x4e>
		ILI9341_Draw_Text(gain, 250, 120, WHITE, 2, BLACK);
 8000868:	1d38      	adds	r0, r7, #4
 800086a:	2300      	movs	r3, #0
 800086c:	9301      	str	r3, [sp, #4]
 800086e:	2302      	movs	r3, #2
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000876:	2278      	movs	r2, #120	; 0x78
 8000878:	21fa      	movs	r1, #250	; 0xfa
 800087a:	f008 f983 	bl	8008b84 <ILI9341_Draw_Text>

}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	0800a890 	.word	0x0800a890

0800088c <DM_ShowFreqSelectMenu>:
 *
 *
 *
 */
void DM_ShowFreqSelectMenu(eFreqMenu_Status pValue)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
	eNextFreqMenuStatus = pValue;
 8000896:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <DM_ShowFreqSelectMenu+0x1c>)
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	7013      	strb	r3, [r2, #0]
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	20000be6 	.word	0x20000be6

080008ac <_DrawFreqSelectMenu>:
 *
 *
 *
 */
void _DrawFreqSelectMenu()
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 120, BLACK, 2, WHITE);
 80008b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008b6:	9301      	str	r3, [sp, #4]
 80008b8:	2302      	movs	r3, #2
 80008ba:	9300      	str	r3, [sp, #0]
 80008bc:	2300      	movs	r3, #0
 80008be:	2278      	movs	r2, #120	; 0x78
 80008c0:	210a      	movs	r1, #10
 80008c2:	4811      	ldr	r0, [pc, #68]	; (8000908 <_DrawFreqSelectMenu+0x5c>)
 80008c4:	f008 f95e 	bl	8008b84 <ILI9341_Draw_Text>

	char freq[6] = "";
 80008c8:	2300      	movs	r3, #0
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	2300      	movs	r3, #0
 80008ce:	80bb      	strh	r3, [r7, #4]
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
 80008d0:	f000 fbf4 	bl	80010bc <FreqO_GetOutputFreq>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	4639      	mov	r1, r7
 80008da:	2206      	movs	r2, #6
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 f8eb 	bl	8000ab8 <DM_AddDigitPadding>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d10a      	bne.n	80008fe <_DrawFreqSelectMenu+0x52>
		ILI9341_Draw_Text(freq, 250, 120, WHITE, 2, BLACK);
 80008e8:	4638      	mov	r0, r7
 80008ea:	2300      	movs	r3, #0
 80008ec:	9301      	str	r3, [sp, #4]
 80008ee:	2302      	movs	r3, #2
 80008f0:	9300      	str	r3, [sp, #0]
 80008f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008f6:	2278      	movs	r2, #120	; 0x78
 80008f8:	21fa      	movs	r1, #250	; 0xfa
 80008fa:	f008 f943 	bl	8008b84 <ILI9341_Draw_Text>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	0800a8a8 	.word	0x0800a8a8

0800090c <DM_ShowBiasSelectMenu>:
 *
 *
 *
 */
void DM_ShowBiasSelectMenu(eBiasMenu_Status pValue)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	71fb      	strb	r3, [r7, #7]
	eNextBiasMenuStatus = pValue;
 8000916:	4a04      	ldr	r2, [pc, #16]	; (8000928 <DM_ShowBiasSelectMenu+0x1c>)
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	7013      	strb	r3, [r2, #0]
}
 800091c:	bf00      	nop
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr
 8000928:	20000be7 	.word	0x20000be7

0800092c <_DrawBiasSelectMenu>:
 *
 *
 *
 */
void _DrawBiasSelectMenu()
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("Output Signal Bias: ", 	10, 120, BLACK, 2, WHITE);
 8000932:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000936:	9301      	str	r3, [sp, #4]
 8000938:	2302      	movs	r3, #2
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	2300      	movs	r3, #0
 800093e:	2278      	movs	r2, #120	; 0x78
 8000940:	210a      	movs	r1, #10
 8000942:	4823      	ldr	r0, [pc, #140]	; (80009d0 <_DrawBiasSelectMenu+0xa4>)
 8000944:	f008 f91e 	bl	8008b84 <ILI9341_Draw_Text>

	char bias[5] = "";
 8000948:	2300      	movs	r3, #0
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	2300      	movs	r3, #0
 800094e:	733b      	strb	r3, [r7, #12]
	//snprintf(bias, sizeof(bias), "%u", (uint8_t)BO_GetOutputBias());
	if(DM_AddDigitPadding((uint16_t)BO_GetOutputBias(), bias, sizeof(bias)) == 0)
 8000950:	f000 fb9a 	bl	8001088 <BO_GetOutputBias>
 8000954:	4603      	mov	r3, r0
 8000956:	b29b      	uxth	r3, r3
 8000958:	f107 0108 	add.w	r1, r7, #8
 800095c:	2205      	movs	r2, #5
 800095e:	4618      	mov	r0, r3
 8000960:	f000 f8aa 	bl	8000ab8 <DM_AddDigitPadding>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d12d      	bne.n	80009c6 <_DrawBiasSelectMenu+0x9a>
	{
		if(BO_GetBiasPolarity())
 800096a:	f000 fb3b 	bl	8000fe4 <BO_GetBiasPolarity>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d014      	beq.n	800099e <_DrawBiasSelectMenu+0x72>
		{
			char symbol[2] = "+\0";
 8000974:	4b17      	ldr	r3, [pc, #92]	; (80009d4 <_DrawBiasSelectMenu+0xa8>)
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	80bb      	strh	r3, [r7, #4]
			//char test[10] = strcat(symbol, "10");
			ILI9341_Draw_Text(strcat(symbol, bias), 250, 120, WHITE, 2, BLACK);
 800097a:	f107 0208 	add.w	r2, r7, #8
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	4611      	mov	r1, r2
 8000982:	4618      	mov	r0, r3
 8000984:	f008 ffec 	bl	8009960 <strcat>
 8000988:	2300      	movs	r3, #0
 800098a:	9301      	str	r3, [sp, #4]
 800098c:	2302      	movs	r3, #2
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000994:	2278      	movs	r2, #120	; 0x78
 8000996:	21fa      	movs	r1, #250	; 0xfa
 8000998:	f008 f8f4 	bl	8008b84 <ILI9341_Draw_Text>
			char symbol[2] = "-\0";
			ILI9341_Draw_Text(strcat(symbol, bias), 250, 120, WHITE, 2, BLACK);
		}
	}

}
 800099c:	e013      	b.n	80009c6 <_DrawBiasSelectMenu+0x9a>
			char symbol[2] = "-\0";
 800099e:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <_DrawBiasSelectMenu+0xac>)
 80009a0:	881b      	ldrh	r3, [r3, #0]
 80009a2:	803b      	strh	r3, [r7, #0]
			ILI9341_Draw_Text(strcat(symbol, bias), 250, 120, WHITE, 2, BLACK);
 80009a4:	f107 0208 	add.w	r2, r7, #8
 80009a8:	463b      	mov	r3, r7
 80009aa:	4611      	mov	r1, r2
 80009ac:	4618      	mov	r0, r3
 80009ae:	f008 ffd7 	bl	8009960 <strcat>
 80009b2:	2300      	movs	r3, #0
 80009b4:	9301      	str	r3, [sp, #4]
 80009b6:	2302      	movs	r3, #2
 80009b8:	9300      	str	r3, [sp, #0]
 80009ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009be:	2278      	movs	r2, #120	; 0x78
 80009c0:	21fa      	movs	r1, #250	; 0xfa
 80009c2:	f008 f8df 	bl	8008b84 <ILI9341_Draw_Text>
}
 80009c6:	bf00      	nop
 80009c8:	3710      	adds	r7, #16
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	0800a8c0 	.word	0x0800a8c0
 80009d4:	0800a8d8 	.word	0x0800a8d8
 80009d8:	0800a8dc 	.word	0x0800a8dc

080009dc <DM_DigitCount>:
 *
 *
 *
 */
int DM_DigitCount(int num)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	if(num < 10)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2b09      	cmp	r3, #9
 80009e8:	dc01      	bgt.n	80009ee <DM_DigitCount+0x12>
		return 1;
 80009ea:	2301      	movs	r3, #1
 80009ec:	e018      	b.n	8000a20 <DM_DigitCount+0x44>
	if(num < 100)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2b63      	cmp	r3, #99	; 0x63
 80009f2:	dc01      	bgt.n	80009f8 <DM_DigitCount+0x1c>
		return 2;
 80009f4:	2302      	movs	r3, #2
 80009f6:	e013      	b.n	8000a20 <DM_DigitCount+0x44>
	if(num < 1000)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009fe:	da01      	bge.n	8000a04 <DM_DigitCount+0x28>
		return 3;
 8000a00:	2303      	movs	r3, #3
 8000a02:	e00d      	b.n	8000a20 <DM_DigitCount+0x44>
	if(num < 10000)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f242 720f 	movw	r2, #9999	; 0x270f
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	dc01      	bgt.n	8000a12 <DM_DigitCount+0x36>
		return 4;
 8000a0e:	2304      	movs	r3, #4
 8000a10:	e006      	b.n	8000a20 <DM_DigitCount+0x44>
	if(num < 100000)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <DM_DigitCount+0x50>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	dc01      	bgt.n	8000a1e <DM_DigitCount+0x42>
		return 5;
 8000a1a:	2305      	movs	r3, #5
 8000a1c:	e000      	b.n	8000a20 <DM_DigitCount+0x44>
	else
		return 0;
 8000a1e:	2300      	movs	r3, #0
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	0001869f 	.word	0x0001869f

08000a30 <DM_RefreshBackgroundLayout>:
 * Call this only once during init.
 *
 *
 */
void DM_RefreshBackgroundLayout()
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af04      	add	r7, sp, #16


	ILI9341_Fill_Screen(WHITE);
 8000a36:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000a3a:	f008 fc53 	bl	80092e4 <ILI9341_Fill_Screen>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 8000a3e:	4b1d      	ldr	r3, [pc, #116]	; (8000ab4 <DM_RefreshBackgroundLayout+0x84>)
 8000a40:	8818      	ldrh	r0, [r3, #0]
 8000a42:	2300      	movs	r3, #0
 8000a44:	9302      	str	r3, [sp, #8]
 8000a46:	2302      	movs	r3, #2
 8000a48:	9301      	str	r3, [sp, #4]
 8000a4a:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000a4e:	9300      	str	r3, [sp, #0]
 8000a50:	2332      	movs	r3, #50	; 0x32
 8000a52:	2250      	movs	r2, #80	; 0x50
 8000a54:	21c8      	movs	r1, #200	; 0xc8
 8000a56:	f007 ff2b 	bl	80088b0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 8000a5a:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <DM_RefreshBackgroundLayout+0x84>)
 8000a5c:	8858      	ldrh	r0, [r3, #2]
 8000a5e:	2300      	movs	r3, #0
 8000a60:	9302      	str	r3, [sp, #8]
 8000a62:	2302      	movs	r3, #2
 8000a64:	9301      	str	r3, [sp, #4]
 8000a66:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000a6a:	9300      	str	r3, [sp, #0]
 8000a6c:	2332      	movs	r3, #50	; 0x32
 8000a6e:	2250      	movs	r2, #80	; 0x50
 8000a70:	21c8      	movs	r1, #200	; 0xc8
 8000a72:	f007 ff1d 	bl	80088b0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <DM_RefreshBackgroundLayout+0x84>)
 8000a78:	8898      	ldrh	r0, [r3, #4]
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	9302      	str	r3, [sp, #8]
 8000a7e:	2302      	movs	r3, #2
 8000a80:	9301      	str	r3, [sp, #4]
 8000a82:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000a86:	9300      	str	r3, [sp, #0]
 8000a88:	2332      	movs	r3, #50	; 0x32
 8000a8a:	2250      	movs	r2, #80	; 0x50
 8000a8c:	21c8      	movs	r1, #200	; 0xc8
 8000a8e:	f007 ff0f 	bl	80088b0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 8000a92:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <DM_RefreshBackgroundLayout+0x84>)
 8000a94:	88d8      	ldrh	r0, [r3, #6]
 8000a96:	2300      	movs	r3, #0
 8000a98:	9302      	str	r3, [sp, #8]
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	9301      	str	r3, [sp, #4]
 8000a9e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000aa2:	9300      	str	r3, [sp, #0]
 8000aa4:	2332      	movs	r3, #50	; 0x32
 8000aa6:	2250      	movs	r2, #80	; 0x50
 8000aa8:	21c8      	movs	r1, #200	; 0xc8
 8000aaa:	f007 ff01 	bl	80088b0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_WIDTH,
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
}
 8000aae:	bf00      	nop
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000000 	.word	0x20000000

08000ab8 <DM_AddDigitPadding>:
 *				1 if buflen is invalid size
 *				2 unknown error
 *
 */
int DM_AddDigitPadding(uint16_t num, char *buffer, uint16_t buflen)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	80fb      	strh	r3, [r7, #6]
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	80bb      	strh	r3, [r7, #4]
	if((buflen < 1) || (buflen > 6))
 8000ac8:	88bb      	ldrh	r3, [r7, #4]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d002      	beq.n	8000ad4 <DM_AddDigitPadding+0x1c>
 8000ace:	88bb      	ldrh	r3, [r7, #4]
 8000ad0:	2b06      	cmp	r3, #6
 8000ad2:	d901      	bls.n	8000ad8 <DM_AddDigitPadding+0x20>
		return 1;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	e048      	b.n	8000b6a <DM_AddDigitPadding+0xb2>

	//char* tmpbuf = malloc(sizeof(buffer) * buflen);

	uint16_t tmpcnt = num;
 8000ad8:	88fb      	ldrh	r3, [r7, #6]
 8000ada:	81fb      	strh	r3, [r7, #14]
	switch(DM_DigitCount(tmpcnt))
 8000adc:	89fb      	ldrh	r3, [r7, #14]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff ff7c 	bl	80009dc <DM_DigitCount>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b05      	cmp	r3, #5
 8000ae8:	d83e      	bhi.n	8000b68 <DM_AddDigitPadding+0xb0>
 8000aea:	a201      	add	r2, pc, #4	; (adr r2, 8000af0 <DM_AddDigitPadding+0x38>)
 8000aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af0:	08000b09 	.word	0x08000b09
 8000af4:	08000b19 	.word	0x08000b19
 8000af8:	08000b29 	.word	0x08000b29
 8000afc:	08000b39 	.word	0x08000b39
 8000b00:	08000b49 	.word	0x08000b49
 8000b04:	08000b59 	.word	0x08000b59
	{

		case 0:
			snprintf(buffer,buflen, "     ");
 8000b08:	88bb      	ldrh	r3, [r7, #4]
 8000b0a:	4a1a      	ldr	r2, [pc, #104]	; (8000b74 <DM_AddDigitPadding+0xbc>)
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	6838      	ldr	r0, [r7, #0]
 8000b10:	f008 fef2 	bl	80098f8 <sniprintf>
			return 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	e028      	b.n	8000b6a <DM_AddDigitPadding+0xb2>
		case 1:
			snprintf(buffer, buflen, "%u    ", tmpcnt);
 8000b18:	88b9      	ldrh	r1, [r7, #4]
 8000b1a:	89fb      	ldrh	r3, [r7, #14]
 8000b1c:	4a16      	ldr	r2, [pc, #88]	; (8000b78 <DM_AddDigitPadding+0xc0>)
 8000b1e:	6838      	ldr	r0, [r7, #0]
 8000b20:	f008 feea 	bl	80098f8 <sniprintf>
			return 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	e020      	b.n	8000b6a <DM_AddDigitPadding+0xb2>
		case 2:
			snprintf(buffer, buflen, "%u   ", tmpcnt);
 8000b28:	88b9      	ldrh	r1, [r7, #4]
 8000b2a:	89fb      	ldrh	r3, [r7, #14]
 8000b2c:	4a13      	ldr	r2, [pc, #76]	; (8000b7c <DM_AddDigitPadding+0xc4>)
 8000b2e:	6838      	ldr	r0, [r7, #0]
 8000b30:	f008 fee2 	bl	80098f8 <sniprintf>
			return 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	e018      	b.n	8000b6a <DM_AddDigitPadding+0xb2>
		case 3:
			snprintf(buffer, buflen, "%u  ", tmpcnt);
 8000b38:	88b9      	ldrh	r1, [r7, #4]
 8000b3a:	89fb      	ldrh	r3, [r7, #14]
 8000b3c:	4a10      	ldr	r2, [pc, #64]	; (8000b80 <DM_AddDigitPadding+0xc8>)
 8000b3e:	6838      	ldr	r0, [r7, #0]
 8000b40:	f008 feda 	bl	80098f8 <sniprintf>
			return 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	e010      	b.n	8000b6a <DM_AddDigitPadding+0xb2>
		case 4:
			snprintf(buffer, buflen, "%u ", tmpcnt);
 8000b48:	88b9      	ldrh	r1, [r7, #4]
 8000b4a:	89fb      	ldrh	r3, [r7, #14]
 8000b4c:	4a0d      	ldr	r2, [pc, #52]	; (8000b84 <DM_AddDigitPadding+0xcc>)
 8000b4e:	6838      	ldr	r0, [r7, #0]
 8000b50:	f008 fed2 	bl	80098f8 <sniprintf>
			return 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	e008      	b.n	8000b6a <DM_AddDigitPadding+0xb2>
		case 5:
			snprintf(buffer, buflen, "%u", tmpcnt);
 8000b58:	88b9      	ldrh	r1, [r7, #4]
 8000b5a:	89fb      	ldrh	r3, [r7, #14]
 8000b5c:	4a0a      	ldr	r2, [pc, #40]	; (8000b88 <DM_AddDigitPadding+0xd0>)
 8000b5e:	6838      	ldr	r0, [r7, #0]
 8000b60:	f008 feca 	bl	80098f8 <sniprintf>
			return 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	e000      	b.n	8000b6a <DM_AddDigitPadding+0xb2>

	}

	return 2;
 8000b68:	2302      	movs	r3, #2


}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	0800a918 	.word	0x0800a918
 8000b78:	0800a920 	.word	0x0800a920
 8000b7c:	0800a928 	.word	0x0800a928
 8000b80:	0800a930 	.word	0x0800a930
 8000b84:	0800a938 	.word	0x0800a938
 8000b88:	0800a93c 	.word	0x0800a93c

08000b8c <EM_ProcessEvent>:
 *
 * 	Main state machine for event process
 *
 */
void EM_ProcessEvent()
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0

	switch(eNextState)
 8000b90:	4b62      	ldr	r3, [pc, #392]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b04      	cmp	r3, #4
 8000b96:	f200 80b3 	bhi.w	8000d00 <EM_ProcessEvent+0x174>
 8000b9a:	a201      	add	r2, pc, #4	; (adr r2, 8000ba0 <EM_ProcessEvent+0x14>)
 8000b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba0:	08000bb5 	.word	0x08000bb5
 8000ba4:	08000c09 	.word	0x08000c09
 8000ba8:	08000c33 	.word	0x08000c33
 8000bac:	08000c5d 	.word	0x08000c5d
 8000bb0:	08000cd7 	.word	0x08000cd7
	{
		case Idle_State:
			if(eNewEvent == evBlueBtn)
 8000bb4:	4b5a      	ldr	r3, [pc, #360]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d105      	bne.n	8000bc8 <EM_ProcessEvent+0x3c>
			{
				eNextState = _FuncMenuHandler();
 8000bbc:	f000 f8b2 	bl	8000d24 <_FuncMenuHandler>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	4b55      	ldr	r3, [pc, #340]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000bc6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8000bc8:	4b55      	ldr	r3, [pc, #340]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d105      	bne.n	8000bdc <EM_ProcessEvent+0x50>
			{
				eNextState = _FreqMenuHandler();
 8000bd0:	f000 f9a6 	bl	8000f20 <_FreqMenuHandler>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4b50      	ldr	r3, [pc, #320]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000bda:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8000bdc:	4b50      	ldr	r3, [pc, #320]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b03      	cmp	r3, #3
 8000be2:	d105      	bne.n	8000bf0 <EM_ProcessEvent+0x64>
			{
				eNextState = _GainMenuHandler();
 8000be4:	f000 f8f2 	bl	8000dcc <_GainMenuHandler>
 8000be8:	4603      	mov	r3, r0
 8000bea:	461a      	mov	r2, r3
 8000bec:	4b4b      	ldr	r3, [pc, #300]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000bee:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8000bf0:	4b4b      	ldr	r3, [pc, #300]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b04      	cmp	r3, #4
 8000bf6:	f040 8085 	bne.w	8000d04 <EM_ProcessEvent+0x178>
			{
				eNextState = _BiasMenuHandler();
 8000bfa:	f000 f93b 	bl	8000e74 <_BiasMenuHandler>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	461a      	mov	r2, r3
 8000c02:	4b46      	ldr	r3, [pc, #280]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c04:	701a      	strb	r2, [r3, #0]
			}

			break;
 8000c06:	e07d      	b.n	8000d04 <EM_ProcessEvent+0x178>

		case Func_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000c08:	4b45      	ldr	r3, [pc, #276]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b05      	cmp	r3, #5
 8000c0e:	d105      	bne.n	8000c1c <EM_ProcessEvent+0x90>
			{
				eNextState = _FuncSetHandler();
 8000c10:	f000 f8a8 	bl	8000d64 <_FuncSetHandler>
 8000c14:	4603      	mov	r3, r0
 8000c16:	461a      	mov	r2, r3
 8000c18:	4b40      	ldr	r3, [pc, #256]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c1a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000c1c:	4b40      	ldr	r3, [pc, #256]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2b06      	cmp	r3, #6
 8000c22:	d171      	bne.n	8000d08 <EM_ProcessEvent+0x17c>
			{
				eNextState = _ExitFuncMenuHandler();
 8000c24:	f000 f8b0 	bl	8000d88 <_ExitFuncMenuHandler>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	4b3b      	ldr	r3, [pc, #236]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c2e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000c30:	e06a      	b.n	8000d08 <EM_ProcessEvent+0x17c>

		case Gain_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000c32:	4b3b      	ldr	r3, [pc, #236]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b05      	cmp	r3, #5
 8000c38:	d105      	bne.n	8000c46 <EM_ProcessEvent+0xba>
			{
				eNextState = _GainSetHandler();
 8000c3a:	f000 f8e7 	bl	8000e0c <_GainSetHandler>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	461a      	mov	r2, r3
 8000c42:	4b36      	ldr	r3, [pc, #216]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c44:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000c46:	4b36      	ldr	r3, [pc, #216]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	2b06      	cmp	r3, #6
 8000c4c:	d15e      	bne.n	8000d0c <EM_ProcessEvent+0x180>
			{
				eNextState = _ExitGainMenuHandler();
 8000c4e:	f000 f8ef 	bl	8000e30 <_ExitGainMenuHandler>
 8000c52:	4603      	mov	r3, r0
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b31      	ldr	r3, [pc, #196]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c58:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000c5a:	e057      	b.n	8000d0c <EM_ProcessEvent+0x180>

		case Freq_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000c5c:	4b30      	ldr	r3, [pc, #192]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2b05      	cmp	r3, #5
 8000c62:	d105      	bne.n	8000c70 <EM_ProcessEvent+0xe4>
			{
				eNextState = _FreqSetHandler();
 8000c64:	f000 f980 	bl	8000f68 <_FreqSetHandler>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	4b2b      	ldr	r3, [pc, #172]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c6e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000c70:	4b2b      	ldr	r3, [pc, #172]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b06      	cmp	r3, #6
 8000c76:	d105      	bne.n	8000c84 <EM_ProcessEvent+0xf8>
			{
				eNextState = _ExitFreqMenuHandler();
 8000c78:	f000 f982 	bl	8000f80 <_ExitFreqMenuHandler>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	461a      	mov	r2, r3
 8000c80:	4b26      	ldr	r3, [pc, #152]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c82:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8000c84:	4b26      	ldr	r3, [pc, #152]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d105      	bne.n	8000c98 <EM_ProcessEvent+0x10c>
			{
				FreqO_ApplyPreset(FPRESET_1HZ);
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f000 fa21 	bl	80010d4 <FreqO_ApplyPreset>
				eNextState = Freq_Menu_State;
 8000c92:	4b22      	ldr	r3, [pc, #136]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000c94:	2203      	movs	r2, #3
 8000c96:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8000c98:	4b21      	ldr	r3, [pc, #132]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d105      	bne.n	8000cac <EM_ProcessEvent+0x120>
			{
				FreqO_ApplyPreset(FPRESET_100HZ);
 8000ca0:	2001      	movs	r0, #1
 8000ca2:	f000 fa17 	bl	80010d4 <FreqO_ApplyPreset>
				eNextState = Freq_Menu_State;
 8000ca6:	4b1d      	ldr	r3, [pc, #116]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000ca8:	2203      	movs	r2, #3
 8000caa:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8000cac:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b03      	cmp	r3, #3
 8000cb2:	d105      	bne.n	8000cc0 <EM_ProcessEvent+0x134>
			{
				FreqO_ApplyPreset(FPRESET_1KHZ);
 8000cb4:	2002      	movs	r0, #2
 8000cb6:	f000 fa0d 	bl	80010d4 <FreqO_ApplyPreset>
				eNextState = Freq_Menu_State;
 8000cba:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000cbc:	2203      	movs	r2, #3
 8000cbe:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8000cc0:	4b17      	ldr	r3, [pc, #92]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b04      	cmp	r3, #4
 8000cc6:	d123      	bne.n	8000d10 <EM_ProcessEvent+0x184>
			{
				FreqO_ApplyPreset(FPRESET_100KHZ);
 8000cc8:	2003      	movs	r0, #3
 8000cca:	f000 fa03 	bl	80010d4 <FreqO_ApplyPreset>
				eNextState = Freq_Menu_State;
 8000cce:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000cd4:	e01c      	b.n	8000d10 <EM_ProcessEvent+0x184>

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8000cd6:	4b12      	ldr	r3, [pc, #72]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b05      	cmp	r3, #5
 8000cdc:	d105      	bne.n	8000cea <EM_ProcessEvent+0x15e>
			{
				eNextState = _BiasSetHandler();
 8000cde:	f000 f8eb 	bl	8000eb8 <_BiasSetHandler>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b0d      	ldr	r3, [pc, #52]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000ce8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8000cea:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <EM_ProcessEvent+0x194>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b06      	cmp	r3, #6
 8000cf0:	d110      	bne.n	8000d14 <EM_ProcessEvent+0x188>
			{
				eNextState = _ExitBiasMenuHandler();
 8000cf2:	f000 f8f3 	bl	8000edc <_ExitBiasMenuHandler>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <EM_ProcessEvent+0x190>)
 8000cfc:	701a      	strb	r2, [r3, #0]
			}

			break;
 8000cfe:	e009      	b.n	8000d14 <EM_ProcessEvent+0x188>

		default:
			break;
 8000d00:	bf00      	nop
 8000d02:	e008      	b.n	8000d16 <EM_ProcessEvent+0x18a>
			break;
 8000d04:	bf00      	nop
 8000d06:	e006      	b.n	8000d16 <EM_ProcessEvent+0x18a>
			break;
 8000d08:	bf00      	nop
 8000d0a:	e004      	b.n	8000d16 <EM_ProcessEvent+0x18a>
			break;
 8000d0c:	bf00      	nop
 8000d0e:	e002      	b.n	8000d16 <EM_ProcessEvent+0x18a>
			break;
 8000d10:	bf00      	nop
 8000d12:	e000      	b.n	8000d16 <EM_ProcessEvent+0x18a>
			break;
 8000d14:	bf00      	nop
	}

}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000be8 	.word	0x20000be8
 8000d20:	20000be9 	.word	0x20000be9

08000d24 <_FuncMenuHandler>:
 *
 *	Business logic for evFunctionMenu events
 *
 */
eSystemState _FuncMenuHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8000d28:	480b      	ldr	r0, [pc, #44]	; (8000d58 <_FuncMenuHandler+0x34>)
 8000d2a:	f008 fddd 	bl	80098e8 <puts>
#endif

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000d2e:	480b      	ldr	r0, [pc, #44]	; (8000d5c <_FuncMenuHandler+0x38>)
 8000d30:	f006 fae6 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000d34:	f7ff fe7c 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000d38:	4808      	ldr	r0, [pc, #32]	; (8000d5c <_FuncMenuHandler+0x38>)
 8000d3a:	f006 faab 	bl	8007294 <HAL_TIM_Base_Start_IT>

	DM_ShowFuncSelectMenu(ENABLE_FUNCMENU);
 8000d3e:	2001      	movs	r0, #1
 8000d40:	f7ff fb9c 	bl	800047c <DM_ShowFuncSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu
	ENCODER_TIMER->CNT = 20;
 8000d44:	4b06      	ldr	r3, [pc, #24]	; (8000d60 <_FuncMenuHandler+0x3c>)
 8000d46:	2214      	movs	r2, #20
 8000d48:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 20;
 8000d4a:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <_FuncMenuHandler+0x3c>)
 8000d4c:	2214      	movs	r2, #20
 8000d4e:	62da      	str	r2, [r3, #44]	; 0x2c

	return Func_Menu_State;
 8000d50:	2301      	movs	r3, #1
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	0800a940 	.word	0x0800a940
 8000d5c:	20000e98 	.word	0x20000e98
 8000d60:	40012c00 	.word	0x40012c00

08000d64 <_FuncSetHandler>:
 *
 *	Business logic for evFunctionSet events
 *
 */
eSystemState _FuncSetHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8000d68:	4805      	ldr	r0, [pc, #20]	; (8000d80 <_FuncSetHandler+0x1c>)
 8000d6a:	f008 fdbd 	bl	80098e8 <puts>
#endif


	FuncO_ModifyOutput();
 8000d6e:	f000 f9ff 	bl	8001170 <FuncO_ModifyOutput>
	eNewEvent = evBlueBtn;
 8000d72:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <_FuncSetHandler+0x20>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	701a      	strb	r2, [r3, #0]
	return Func_Menu_State;
 8000d78:	2301      	movs	r3, #1
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	0800a95c 	.word	0x0800a95c
 8000d84:	20000be9 	.word	0x20000be9

08000d88 <_ExitFuncMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitFuncMenuHandler()
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8000d8c:	480b      	ldr	r0, [pc, #44]	; (8000dbc <_ExitFuncMenuHandler+0x34>)
 8000d8e:	f008 fdab 	bl	80098e8 <puts>
#endif

	// disable the menu

	DM_ShowFuncSelectMenu(DISABLE_FUNCMENU);
 8000d92:	2000      	movs	r0, #0
 8000d94:	f7ff fb72 	bl	800047c <DM_ShowFuncSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8000d98:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <_ExitFuncMenuHandler+0x38>)
 8000d9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d9e:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000da0:	4808      	ldr	r0, [pc, #32]	; (8000dc4 <_ExitFuncMenuHandler+0x3c>)
 8000da2:	f006 faad 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000da6:	f7ff fe43 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000daa:	4806      	ldr	r0, [pc, #24]	; (8000dc4 <_ExitFuncMenuHandler+0x3c>)
 8000dac:	f006 fa72 	bl	8007294 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000db0:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <_ExitFuncMenuHandler+0x40>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000db6:	2300      	movs	r3, #0
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	0800a97c 	.word	0x0800a97c
 8000dc0:	40012c00 	.word	0x40012c00
 8000dc4:	20000e98 	.word	0x20000e98
 8000dc8:	20000be9 	.word	0x20000be9

08000dcc <_GainMenuHandler>:
 *
 *	Business logic for AmplitudeAdjust events
 *
 */
eSystemState _GainMenuHandler()
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8000dd0:	480b      	ldr	r0, [pc, #44]	; (8000e00 <_GainMenuHandler+0x34>)
 8000dd2:	f008 fd89 	bl	80098e8 <puts>
#endif

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000dd6:	480b      	ldr	r0, [pc, #44]	; (8000e04 <_GainMenuHandler+0x38>)
 8000dd8:	f006 fa92 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000ddc:	f7ff fe28 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000de0:	4808      	ldr	r0, [pc, #32]	; (8000e04 <_GainMenuHandler+0x38>)
 8000de2:	f006 fa57 	bl	8007294 <HAL_TIM_Base_Start_IT>

	DM_ShowGainSelectMenu(ENABLE_GAINMENU);
 8000de6:	2001      	movs	r0, #1
 8000de8:	f7ff fd12 	bl	8000810 <DM_ShowGainSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu
	ENCODER_TIMER->CNT = 7;
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <_GainMenuHandler+0x3c>)
 8000dee:	2207      	movs	r2, #7
 8000df0:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 32;
 8000df2:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <_GainMenuHandler+0x3c>)
 8000df4:	2220      	movs	r2, #32
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c

	return Gain_Menu_State;
 8000df8:	2302      	movs	r3, #2
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	0800a998 	.word	0x0800a998
 8000e04:	20000e98 	.word	0x20000e98
 8000e08:	40012c00 	.word	0x40012c00

08000e0c <_GainSetHandler>:
 *
 *
 *
 */
eSystemState _GainSetHandler()
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8000e10:	4805      	ldr	r0, [pc, #20]	; (8000e28 <_GainSetHandler+0x1c>)
 8000e12:	f008 fd69 	bl	80098e8 <puts>
#endif

	GO_ModifyOutput();
 8000e16:	f000 fa69 	bl	80012ec <GO_ModifyOutput>

	eNewEvent = evYellowBtn;
 8000e1a:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <_GainSetHandler+0x20>)
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	701a      	strb	r2, [r3, #0]
	return Gain_Menu_State;
 8000e20:	2302      	movs	r3, #2
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	0800a9b0 	.word	0x0800a9b0
 8000e2c:	20000be9 	.word	0x20000be9

08000e30 <_ExitGainMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitGainMenuHandler()
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8000e34:	480b      	ldr	r0, [pc, #44]	; (8000e64 <_ExitGainMenuHandler+0x34>)
 8000e36:	f008 fd57 	bl	80098e8 <puts>
#endif


	// disable the menu
	DM_ShowGainSelectMenu(DISABLE_GAINMENU);
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f7ff fce8 	bl	8000810 <DM_ShowGainSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8000e40:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <_ExitGainMenuHandler+0x38>)
 8000e42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e46:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000e48:	4808      	ldr	r0, [pc, #32]	; (8000e6c <_ExitGainMenuHandler+0x3c>)
 8000e4a:	f006 fa59 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000e4e:	f7ff fdef 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000e52:	4806      	ldr	r0, [pc, #24]	; (8000e6c <_ExitGainMenuHandler+0x3c>)
 8000e54:	f006 fa1e 	bl	8007294 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <_ExitGainMenuHandler+0x40>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000e5e:	2300      	movs	r3, #0
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	0800a9c8 	.word	0x0800a9c8
 8000e68:	40012c00 	.word	0x40012c00
 8000e6c:	20000e98 	.word	0x20000e98
 8000e70:	20000be9 	.word	0x20000be9

08000e74 <_BiasMenuHandler>:
 *
 *	Business logic for BiasMenu events
 *
 */
eSystemState _BiasMenuHandler()
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8000e78:	480c      	ldr	r0, [pc, #48]	; (8000eac <_BiasMenuHandler+0x38>)
 8000e7a:	f008 fd35 	bl	80098e8 <puts>
#endif

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000e7e:	480c      	ldr	r0, [pc, #48]	; (8000eb0 <_BiasMenuHandler+0x3c>)
 8000e80:	f006 fa3e 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000e84:	f7ff fdd4 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000e88:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <_BiasMenuHandler+0x3c>)
 8000e8a:	f006 fa03 	bl	8007294 <HAL_TIM_Base_Start_IT>

	DM_ShowBiasSelectMenu(ENABLE_BIASMENU);
 8000e8e:	2001      	movs	r0, #1
 8000e90:	f7ff fd3c 	bl	800090c <DM_ShowBiasSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu


	ENCODER_TIMER->ARR = BIAS_MAX;
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <_BiasMenuHandler+0x40>)
 8000e96:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000e9a:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BIAS_CENTER;
 8000e9c:	4b05      	ldr	r3, [pc, #20]	; (8000eb4 <_BiasMenuHandler+0x40>)
 8000e9e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000ea2:	625a      	str	r2, [r3, #36]	; 0x24

	return Bias_Menu_State;
 8000ea4:	2304      	movs	r3, #4
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	0800a9e4 	.word	0x0800a9e4
 8000eb0:	20000e98 	.word	0x20000e98
 8000eb4:	40012c00 	.word	0x40012c00

08000eb8 <_BiasSetHandler>:
 *
 *
 *
 */
eSystemState _BiasSetHandler()
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8000ebc:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <_BiasSetHandler+0x1c>)
 8000ebe:	f008 fd13 	bl	80098e8 <puts>
#endif

	BO_ModifyOutput();
 8000ec2:	f000 f89b 	bl	8000ffc <BO_ModifyOutput>

	eNewEvent = evRedBtn;
 8000ec6:	4b04      	ldr	r3, [pc, #16]	; (8000ed8 <_BiasSetHandler+0x20>)
 8000ec8:	2204      	movs	r2, #4
 8000eca:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8000ecc:	2304      	movs	r3, #4
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	0800a9fc 	.word	0x0800a9fc
 8000ed8:	20000be9 	.word	0x20000be9

08000edc <_ExitBiasMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitBiasMenuHandler()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8000ee0:	480b      	ldr	r0, [pc, #44]	; (8000f10 <_ExitBiasMenuHandler+0x34>)
 8000ee2:	f008 fd01 	bl	80098e8 <puts>
#endif


	// disable the menu
	DM_ShowBiasSelectMenu(DISABLE_BIASMENU);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f7ff fd10 	bl	800090c <DM_ShowBiasSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8000eec:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <_ExitBiasMenuHandler+0x38>)
 8000eee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ef2:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000ef4:	4808      	ldr	r0, [pc, #32]	; (8000f18 <_ExitBiasMenuHandler+0x3c>)
 8000ef6:	f006 fa03 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000efa:	f7ff fd99 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000efe:	4806      	ldr	r0, [pc, #24]	; (8000f18 <_ExitBiasMenuHandler+0x3c>)
 8000f00:	f006 f9c8 	bl	8007294 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000f04:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <_ExitBiasMenuHandler+0x40>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	0800aa14 	.word	0x0800aa14
 8000f14:	40012c00 	.word	0x40012c00
 8000f18:	20000e98 	.word	0x20000e98
 8000f1c:	20000be9 	.word	0x20000be9

08000f20 <_FreqMenuHandler>:
 *
 *	Business logic for FREQ MENU events
 *
 */
eSystemState _FreqMenuHandler()
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 8000f24:	480c      	ldr	r0, [pc, #48]	; (8000f58 <_FreqMenuHandler+0x38>)
 8000f26:	f008 fcdf 	bl	80098e8 <puts>
#endif

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000f2a:	480c      	ldr	r0, [pc, #48]	; (8000f5c <_FreqMenuHandler+0x3c>)
 8000f2c:	f006 f9e8 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000f30:	f7ff fd7e 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000f34:	4809      	ldr	r0, [pc, #36]	; (8000f5c <_FreqMenuHandler+0x3c>)
 8000f36:	f006 f9ad 	bl	8007294 <HAL_TIM_Base_Start_IT>

	DM_ShowFreqSelectMenu(ENABLE_FREQMENU);
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff fca6 	bl	800088c <DM_ShowFreqSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu
	ENCODER_TIMER->CNT = TIM8->ARR;
 8000f40:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <_FreqMenuHandler+0x40>)
 8000f42:	4a08      	ldr	r2, [pc, #32]	; (8000f64 <_FreqMenuHandler+0x44>)
 8000f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f46:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = FREQ_ENCODER_MAX;
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <_FreqMenuHandler+0x44>)
 8000f4a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000f4e:	62da      	str	r2, [r3, #44]	; 0x2c

	return Freq_Menu_State;
 8000f50:	2303      	movs	r3, #3
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	0800aa30 	.word	0x0800aa30
 8000f5c:	20000e98 	.word	0x20000e98
 8000f60:	40013400 	.word	0x40013400
 8000f64:	40012c00 	.word	0x40012c00

08000f68 <_FreqSetHandler>:
 *
 *
 *
 */
eSystemState _FreqSetHandler()
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8000f6c:	4803      	ldr	r0, [pc, #12]	; (8000f7c <_FreqSetHandler+0x14>)
 8000f6e:	f008 fcbb 	bl	80098e8 <puts>
#endif

	FreqO_ModifyOutput();
 8000f72:	f000 f895 	bl	80010a0 <FreqO_ModifyOutput>

	//eNewEvent = evGreenBtn;
	return Freq_Menu_State;
 8000f76:	2303      	movs	r3, #3
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	0800aa48 	.word	0x0800aa48

08000f80 <_ExitFreqMenuHandler>:
 *
 *
 *
 */
eSystemState _ExitFreqMenuHandler()
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFreqMenu Event captured\n");
 8000f84:	480b      	ldr	r0, [pc, #44]	; (8000fb4 <_ExitFreqMenuHandler+0x34>)
 8000f86:	f008 fcaf 	bl	80098e8 <puts>
#endif


	// disable the menu
	DM_ShowFreqSelectMenu(DISABLE_FREQMENU);
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f7ff fc7e 	bl	800088c <DM_ShowFreqSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8000f90:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <_ExitFreqMenuHandler+0x38>)
 8000f92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f96:	62da      	str	r2, [r3, #44]	; 0x2c

	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 8000f98:	4808      	ldr	r0, [pc, #32]	; (8000fbc <_ExitFreqMenuHandler+0x3c>)
 8000f9a:	f006 f9b1 	bl	8007300 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8000f9e:	f7ff fd47 	bl	8000a30 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8000fa2:	4806      	ldr	r0, [pc, #24]	; (8000fbc <_ExitFreqMenuHandler+0x3c>)
 8000fa4:	f006 f976 	bl	8007294 <HAL_TIM_Base_Start_IT>

	eNewEvent = evIdle;
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <_ExitFreqMenuHandler+0x40>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	0800aa60 	.word	0x0800aa60
 8000fb8:	40012c00 	.word	0x40012c00
 8000fbc:	20000e98 	.word	0x20000e98
 8000fc0:	20000be9 	.word	0x20000be9

08000fc4 <EM_SetNewEvent>:
 *
 * 	Set by NVIC interrupt handlers
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8000fce:	4a04      	ldr	r2, [pc, #16]	; (8000fe0 <EM_SetNewEvent+0x1c>)
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	7013      	strb	r3, [r2, #0]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	20000be9 	.word	0x20000be9

08000fe4 <BO_GetBiasPolarity>:
 *
 *
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8000fe8:	4b03      	ldr	r3, [pc, #12]	; (8000ff8 <BO_GetBiasPolarity+0x14>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000008 	.word	0x20000008

08000ffc <BO_ModifyOutput>:
 *
 *
 *
 */
void BO_ModifyOutput()
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	// apply negative dc bias
	if(SM_GetEncoderValue(ENCODER_REVERSE) < BIAS_CENTER) {
 8001000:	2001      	movs	r0, #1
 8001002:	f000 fa6b 	bl	80014dc <SM_GetEncoderValue>
 8001006:	4603      	mov	r3, r0
 8001008:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800100c:	d217      	bcs.n	800103e <BO_ModifyOutput+0x42>

		eBiasPolarity = INVERSEBIAS;
 800100e:	4b1c      	ldr	r3, [pc, #112]	; (8001080 <BO_ModifyOutput+0x84>)
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							(BIAS_CENTER - SM_GetEncoderValue(ENCODER_REVERSE)) * BIAS_MAG);
 8001014:	2001      	movs	r0, #1
 8001016:	f000 fa61 	bl	80014dc <SM_GetEncoderValue>
 800101a:	4603      	mov	r3, r0
 800101c:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8001020:	4613      	mov	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8001028:	2200      	movs	r2, #0
 800102a:	2110      	movs	r1, #16
 800102c:	4815      	ldr	r0, [pc, #84]	; (8001084 <BO_ModifyOutput+0x88>)
 800102e:	f003 fe99 	bl	8004d64 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8001032:	2201      	movs	r2, #1
 8001034:	2108      	movs	r1, #8
 8001036:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800103a:	f004 fd81 	bl	8005b40 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(SM_GetEncoderValue(ENCODER_REVERSE) >= BIAS_CENTER) {
 800103e:	2001      	movs	r0, #1
 8001040:	f000 fa4c 	bl	80014dc <SM_GetEncoderValue>
 8001044:	4603      	mov	r3, r0
 8001046:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800104a:	d317      	bcc.n	800107c <BO_ModifyOutput+0x80>

		eBiasPolarity = NORMALBIAS;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <BO_ModifyOutput+0x84>)
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							(SM_GetEncoderValue(ENCODER_REVERSE) - BIAS_CENTER) * BIAS_MAG);
 8001052:	2001      	movs	r0, #1
 8001054:	f000 fa42 	bl	80014dc <SM_GetEncoderValue>
 8001058:	4603      	mov	r3, r0
 800105a:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 800105e:	4613      	mov	r3, r2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	4413      	add	r3, r2
 8001064:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8001066:	2200      	movs	r2, #0
 8001068:	2110      	movs	r1, #16
 800106a:	4806      	ldr	r0, [pc, #24]	; (8001084 <BO_ModifyOutput+0x88>)
 800106c:	f003 fe7a 	bl	8004d64 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8001070:	2200      	movs	r2, #0
 8001072:	2108      	movs	r1, #8
 8001074:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001078:	f004 fd62 	bl	8005b40 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000008 	.word	0x20000008
 8001084:	20000d14 	.word	0x20000d14

08001088 <BO_GetOutputBias>:
 *
 *
 *
 */
uint32_t BO_GetOutputBias()
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 800108c:	2110      	movs	r1, #16
 800108e:	4803      	ldr	r0, [pc, #12]	; (800109c <BO_GetOutputBias+0x14>)
 8001090:	f003 fea4 	bl	8004ddc <HAL_DAC_GetValue>
 8001094:	4603      	mov	r3, r0
}
 8001096:	4618      	mov	r0, r3
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000d14 	.word	0x20000d14

080010a0 <FreqO_ModifyOutput>:
 *
 *
 *
 */
void FreqO_ModifyOutput()
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_MAG;
 80010a4:	2000      	movs	r0, #0
 80010a6:	f000 fa19 	bl	80014dc <SM_GetEncoderValue>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b02      	ldr	r3, [pc, #8]	; (80010b8 <FreqO_ModifyOutput+0x18>)
 80010b0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40013400 	.word	0x40013400

080010bc <FreqO_GetOutputFreq>:
 *
 *
 *
 */
uint32_t FreqO_GetOutputFreq()
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 80010c0:	4b03      	ldr	r3, [pc, #12]	; (80010d0 <FreqO_GetOutputFreq+0x14>)
 80010c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40013400 	.word	0x40013400

080010d4 <FreqO_ApplyPreset>:
 *
 *
 *
 */
void FreqO_ApplyPreset(eFreq_Preset pPreset)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
	switch(pPreset)
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b03      	cmp	r3, #3
 80010e2:	d83a      	bhi.n	800115a <FreqO_ApplyPreset+0x86>
 80010e4:	a201      	add	r2, pc, #4	; (adr r2, 80010ec <FreqO_ApplyPreset+0x18>)
 80010e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ea:	bf00      	nop
 80010ec:	080010fd 	.word	0x080010fd
 80010f0:	08001115 	.word	0x08001115
 80010f4:	0800112d 	.word	0x0800112d
 80010f8:	08001145 	.word	0x08001145
	{
		case FPRESET_1HZ:
			TIM8->PSC = 0x0002;
 80010fc:	4b1a      	ldr	r3, [pc, #104]	; (8001168 <FreqO_ApplyPreset+0x94>)
 80010fe:	2202      	movs	r2, #2
 8001100:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0xb5ff;
 8001102:	4b19      	ldr	r3, [pc, #100]	; (8001168 <FreqO_ApplyPreset+0x94>)
 8001104:	f24b 52ff 	movw	r2, #46591	; 0xb5ff
 8001108:	62da      	str	r2, [r3, #44]	; 0x2c
			ENCODER_TIMER->CNT = TIM8->ARR;
 800110a:	4b17      	ldr	r3, [pc, #92]	; (8001168 <FreqO_ApplyPreset+0x94>)
 800110c:	4a17      	ldr	r2, [pc, #92]	; (800116c <FreqO_ApplyPreset+0x98>)
 800110e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001110:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 8001112:	e022      	b.n	800115a <FreqO_ApplyPreset+0x86>
		case FPRESET_100HZ:
			TIM8->PSC = 0x0000;
 8001114:	4b14      	ldr	r3, [pc, #80]	; (8001168 <FreqO_ApplyPreset+0x94>)
 8001116:	2200      	movs	r2, #0
 8001118:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x36bf;
 800111a:	4b13      	ldr	r3, [pc, #76]	; (8001168 <FreqO_ApplyPreset+0x94>)
 800111c:	f243 62bf 	movw	r2, #14015	; 0x36bf
 8001120:	62da      	str	r2, [r3, #44]	; 0x2c
			ENCODER_TIMER->CNT = TIM8->ARR;
 8001122:	4b11      	ldr	r3, [pc, #68]	; (8001168 <FreqO_ApplyPreset+0x94>)
 8001124:	4a11      	ldr	r2, [pc, #68]	; (800116c <FreqO_ApplyPreset+0x98>)
 8001126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001128:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 800112a:	e016      	b.n	800115a <FreqO_ApplyPreset+0x86>
		case FPRESET_1KHZ:
			TIM8->PSC = 0x0000;
 800112c:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <FreqO_ApplyPreset+0x94>)
 800112e:	2200      	movs	r2, #0
 8001130:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0570;
 8001132:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <FreqO_ApplyPreset+0x94>)
 8001134:	f44f 62ae 	mov.w	r2, #1392	; 0x570
 8001138:	62da      	str	r2, [r3, #44]	; 0x2c
			ENCODER_TIMER->CNT = TIM8->ARR;
 800113a:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <FreqO_ApplyPreset+0x94>)
 800113c:	4a0b      	ldr	r2, [pc, #44]	; (800116c <FreqO_ApplyPreset+0x98>)
 800113e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001140:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 8001142:	e00a      	b.n	800115a <FreqO_ApplyPreset+0x86>
		case FPRESET_100KHZ:
			TIM8->PSC = 0x0000;
 8001144:	4b08      	ldr	r3, [pc, #32]	; (8001168 <FreqO_ApplyPreset+0x94>)
 8001146:	2200      	movs	r2, #0
 8001148:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0008;
 800114a:	4b07      	ldr	r3, [pc, #28]	; (8001168 <FreqO_ApplyPreset+0x94>)
 800114c:	2208      	movs	r2, #8
 800114e:	62da      	str	r2, [r3, #44]	; 0x2c
			ENCODER_TIMER->CNT = TIM8->ARR;
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <FreqO_ApplyPreset+0x94>)
 8001152:	4a06      	ldr	r2, [pc, #24]	; (800116c <FreqO_ApplyPreset+0x98>)
 8001154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001156:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 8001158:	bf00      	nop
	}
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40013400 	.word	0x40013400
 800116c:	40012c00 	.word	0x40012c00

08001170 <FuncO_ModifyOutput>:

// signal output function
eOutput_mode eNewOutMode = Sine_Out_Mode;

void FuncO_ModifyOutput()
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af02      	add	r7, sp, #8


	switch(SM_GetEncoderValue(ENCODER_REVERSE))
 8001176:	2001      	movs	r0, #1
 8001178:	f000 f9b0 	bl	80014dc <SM_GetEncoderValue>
 800117c:	4603      	mov	r3, r0
 800117e:	2b17      	cmp	r3, #23
 8001180:	f200 8094 	bhi.w	80012ac <FuncO_ModifyOutput+0x13c>
 8001184:	a201      	add	r2, pc, #4	; (adr r2, 800118c <FuncO_ModifyOutput+0x1c>)
 8001186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118a:	bf00      	nop
 800118c:	080011ed 	.word	0x080011ed
 8001190:	080011ed 	.word	0x080011ed
 8001194:	080011ed 	.word	0x080011ed
 8001198:	0800120d 	.word	0x0800120d
 800119c:	0800120d 	.word	0x0800120d
 80011a0:	0800120d 	.word	0x0800120d
 80011a4:	0800120d 	.word	0x0800120d
 80011a8:	0800122d 	.word	0x0800122d
 80011ac:	0800122d 	.word	0x0800122d
 80011b0:	0800122d 	.word	0x0800122d
 80011b4:	0800122d 	.word	0x0800122d
 80011b8:	0800124d 	.word	0x0800124d
 80011bc:	0800124d 	.word	0x0800124d
 80011c0:	0800124d 	.word	0x0800124d
 80011c4:	0800124d 	.word	0x0800124d
 80011c8:	0800126d 	.word	0x0800126d
 80011cc:	0800126d 	.word	0x0800126d
 80011d0:	0800126d 	.word	0x0800126d
 80011d4:	0800126d 	.word	0x0800126d
 80011d8:	0800128d 	.word	0x0800128d
 80011dc:	0800128d 	.word	0x0800128d
 80011e0:	0800128d 	.word	0x0800128d
 80011e4:	0800128d 	.word	0x0800128d
 80011e8:	0800128d 	.word	0x0800128d
	{
		case 0:
		case 1:
		case 2:

			eNewOutMode = Sine_Out_Mode;
 80011ec:	4b31      	ldr	r3, [pc, #196]	; (80012b4 <FuncO_ModifyOutput+0x144>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80011f2:	2100      	movs	r1, #0
 80011f4:	4830      	ldr	r0, [pc, #192]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 80011f6:	f003 fd5f 	bl	8004cb8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80011fa:	2300      	movs	r3, #0
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	2378      	movs	r3, #120	; 0x78
 8001200:	4a2e      	ldr	r2, [pc, #184]	; (80012bc <FuncO_ModifyOutput+0x14c>)
 8001202:	2100      	movs	r1, #0
 8001204:	482c      	ldr	r0, [pc, #176]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001206:	f003 fc95 	bl	8004b34 <HAL_DAC_Start_DMA>
			break;
 800120a:	e04f      	b.n	80012ac <FuncO_ModifyOutput+0x13c>
		case 3:
		case 4:
		case 5:
		case 6:

			eNewOutMode = Square_Out_Mode;
 800120c:	4b29      	ldr	r3, [pc, #164]	; (80012b4 <FuncO_ModifyOutput+0x144>)
 800120e:	2201      	movs	r2, #1
 8001210:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8001212:	2100      	movs	r1, #0
 8001214:	4828      	ldr	r0, [pc, #160]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001216:	f003 fd4f 	bl	8004cb8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
 800121a:	2300      	movs	r3, #0
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	2378      	movs	r3, #120	; 0x78
 8001220:	4a27      	ldr	r2, [pc, #156]	; (80012c0 <FuncO_ModifyOutput+0x150>)
 8001222:	2100      	movs	r1, #0
 8001224:	4824      	ldr	r0, [pc, #144]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001226:	f003 fc85 	bl	8004b34 <HAL_DAC_Start_DMA>

			break;
 800122a:	e03f      	b.n	80012ac <FuncO_ModifyOutput+0x13c>
		case 7:
		case 8:
		case 9:
		case 10:

			eNewOutMode = Saw_Out_Mode;
 800122c:	4b21      	ldr	r3, [pc, #132]	; (80012b4 <FuncO_ModifyOutput+0x144>)
 800122e:	2202      	movs	r2, #2
 8001230:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8001232:	2100      	movs	r1, #0
 8001234:	4820      	ldr	r0, [pc, #128]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001236:	f003 fd3f 	bl	8004cb8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
 800123a:	2300      	movs	r3, #0
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2378      	movs	r3, #120	; 0x78
 8001240:	4a20      	ldr	r2, [pc, #128]	; (80012c4 <FuncO_ModifyOutput+0x154>)
 8001242:	2100      	movs	r1, #0
 8001244:	481c      	ldr	r0, [pc, #112]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001246:	f003 fc75 	bl	8004b34 <HAL_DAC_Start_DMA>
			break;
 800124a:	e02f      	b.n	80012ac <FuncO_ModifyOutput+0x13c>
		case 11:
		case 12:
		case 13:
		case 14:

			eNewOutMode = RevSaw_Out_Mode;
 800124c:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <FuncO_ModifyOutput+0x144>)
 800124e:	2203      	movs	r2, #3
 8001250:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8001252:	2100      	movs	r1, #0
 8001254:	4818      	ldr	r0, [pc, #96]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001256:	f003 fd2f 	bl	8004cb8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
 800125a:	2300      	movs	r3, #0
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	2378      	movs	r3, #120	; 0x78
 8001260:	4a19      	ldr	r2, [pc, #100]	; (80012c8 <FuncO_ModifyOutput+0x158>)
 8001262:	2100      	movs	r1, #0
 8001264:	4814      	ldr	r0, [pc, #80]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001266:	f003 fc65 	bl	8004b34 <HAL_DAC_Start_DMA>
			break;
 800126a:	e01f      	b.n	80012ac <FuncO_ModifyOutput+0x13c>
		case 15:
		case 16:
		case 17:
		case 18:

			eNewOutMode = Triangle_Out_Mode;
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <FuncO_ModifyOutput+0x144>)
 800126e:	2204      	movs	r2, #4
 8001270:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8001272:	2100      	movs	r1, #0
 8001274:	4810      	ldr	r0, [pc, #64]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001276:	f003 fd1f 	bl	8004cb8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 800127a:	2300      	movs	r3, #0
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	2378      	movs	r3, #120	; 0x78
 8001280:	4a12      	ldr	r2, [pc, #72]	; (80012cc <FuncO_ModifyOutput+0x15c>)
 8001282:	2100      	movs	r1, #0
 8001284:	480c      	ldr	r0, [pc, #48]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001286:	f003 fc55 	bl	8004b34 <HAL_DAC_Start_DMA>
			break;
 800128a:	e00f      	b.n	80012ac <FuncO_ModifyOutput+0x13c>
		case 20:
		case 21:
		case 22:
		case 23:

			eNewOutMode = Impulse_Out_Mode;
 800128c:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <FuncO_ModifyOutput+0x144>)
 800128e:	2205      	movs	r2, #5
 8001290:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8001292:	2100      	movs	r1, #0
 8001294:	4808      	ldr	r0, [pc, #32]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 8001296:	f003 fd0f 	bl	8004cb8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
 800129a:	2300      	movs	r3, #0
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	2378      	movs	r3, #120	; 0x78
 80012a0:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <FuncO_ModifyOutput+0x160>)
 80012a2:	2100      	movs	r1, #0
 80012a4:	4804      	ldr	r0, [pc, #16]	; (80012b8 <FuncO_ModifyOutput+0x148>)
 80012a6:	f003 fc45 	bl	8004b34 <HAL_DAC_Start_DMA>
			break;
 80012aa:	bf00      	nop
	}
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000bea 	.word	0x20000bea
 80012b8:	20000d14 	.word	0x20000d14
 80012bc:	200003e4 	.word	0x200003e4
 80012c0:	200005c4 	.word	0x200005c4
 80012c4:	20000024 	.word	0x20000024
 80012c8:	20000204 	.word	0x20000204
 80012cc:	200007a4 	.word	0x200007a4
 80012d0:	20000984 	.word	0x20000984

080012d4 <FuncO_GetOutputMode>:
 *
 *
 *
 */
eOutput_mode FuncO_GetOutputMode()
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
	return eNewOutMode;
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <FuncO_GetOutputMode+0x14>)
 80012da:	781b      	ldrb	r3, [r3, #0]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000bea 	.word	0x20000bea

080012ec <GO_ModifyOutput>:
 *
 *
 *
 */
void GO_ModifyOutput()
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0

	// PGA Truth table for LTC6910:
	// https://www.analog.com/media/en/technical-documentation/data-sheets/6910fb.pdf
	switch(SM_GetEncoderValue(ENCODER_REVERSE))
 80012f0:	2001      	movs	r0, #1
 80012f2:	f000 f8f3 	bl	80014dc <SM_GetEncoderValue>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b1f      	cmp	r3, #31
 80012fa:	f200 80db 	bhi.w	80014b4 <GO_ModifyOutput+0x1c8>
 80012fe:	a201      	add	r2, pc, #4	; (adr r2, 8001304 <GO_ModifyOutput+0x18>)
 8001300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001304:	08001385 	.word	0x08001385
 8001308:	08001385 	.word	0x08001385
 800130c:	08001385 	.word	0x08001385
 8001310:	08001385 	.word	0x08001385
 8001314:	080013ab 	.word	0x080013ab
 8001318:	080013ab 	.word	0x080013ab
 800131c:	080013ab 	.word	0x080013ab
 8001320:	080013ab 	.word	0x080013ab
 8001324:	080013d1 	.word	0x080013d1
 8001328:	080013d1 	.word	0x080013d1
 800132c:	080013d1 	.word	0x080013d1
 8001330:	080013d1 	.word	0x080013d1
 8001334:	080013f7 	.word	0x080013f7
 8001338:	080013f7 	.word	0x080013f7
 800133c:	080013f7 	.word	0x080013f7
 8001340:	080013f7 	.word	0x080013f7
 8001344:	0800141d 	.word	0x0800141d
 8001348:	0800141d 	.word	0x0800141d
 800134c:	0800141d 	.word	0x0800141d
 8001350:	0800141d 	.word	0x0800141d
 8001354:	08001443 	.word	0x08001443
 8001358:	08001443 	.word	0x08001443
 800135c:	08001443 	.word	0x08001443
 8001360:	08001443 	.word	0x08001443
 8001364:	08001469 	.word	0x08001469
 8001368:	08001469 	.word	0x08001469
 800136c:	08001469 	.word	0x08001469
 8001370:	08001469 	.word	0x08001469
 8001374:	0800148f 	.word	0x0800148f
 8001378:	0800148f 	.word	0x0800148f
 800137c:	0800148f 	.word	0x0800148f
 8001380:	0800148f 	.word	0x0800148f
	{
		case 0:
		case 1:
		case 2:
		case 3:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	2101      	movs	r1, #1
 8001388:	484b      	ldr	r0, [pc, #300]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 800138a:	f004 fbd9 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2120      	movs	r1, #32
 8001392:	484a      	ldr	r0, [pc, #296]	; (80014bc <GO_ModifyOutput+0x1d0>)
 8001394:	f004 fbd4 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8001398:	2200      	movs	r2, #0
 800139a:	2110      	movs	r1, #16
 800139c:	4847      	ldr	r0, [pc, #284]	; (80014bc <GO_ModifyOutput+0x1d0>)
 800139e:	f004 fbcf 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = Zero_Gain;
 80013a2:	4b47      	ldr	r3, [pc, #284]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
			break;
 80013a8:	e084      	b.n	80014b4 <GO_ModifyOutput+0x1c8>
		case 4:
		case 5:
		case 6:
		case 7:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80013aa:	2201      	movs	r2, #1
 80013ac:	2101      	movs	r1, #1
 80013ae:	4842      	ldr	r0, [pc, #264]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 80013b0:	f004 fbc6 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2120      	movs	r1, #32
 80013b8:	4840      	ldr	r0, [pc, #256]	; (80014bc <GO_ModifyOutput+0x1d0>)
 80013ba:	f004 fbc1 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80013be:	2200      	movs	r2, #0
 80013c0:	2110      	movs	r1, #16
 80013c2:	483e      	ldr	r0, [pc, #248]	; (80014bc <GO_ModifyOutput+0x1d0>)
 80013c4:	f004 fbbc 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = One_Gain;
 80013c8:	4b3d      	ldr	r3, [pc, #244]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	701a      	strb	r2, [r3, #0]
			break;
 80013ce:	e071      	b.n	80014b4 <GO_ModifyOutput+0x1c8>
		case 8:
		case 9:
		case 10:
		case 11:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2101      	movs	r1, #1
 80013d4:	4838      	ldr	r0, [pc, #224]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 80013d6:	f004 fbb3 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2120      	movs	r1, #32
 80013de:	4837      	ldr	r0, [pc, #220]	; (80014bc <GO_ModifyOutput+0x1d0>)
 80013e0:	f004 fbae 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2110      	movs	r1, #16
 80013e8:	4834      	ldr	r0, [pc, #208]	; (80014bc <GO_ModifyOutput+0x1d0>)
 80013ea:	f004 fba9 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = Two_Gain;
 80013ee:	4b34      	ldr	r3, [pc, #208]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 80013f0:	2202      	movs	r2, #2
 80013f2:	701a      	strb	r2, [r3, #0]
			break;
 80013f4:	e05e      	b.n	80014b4 <GO_ModifyOutput+0x1c8>
		case 12:
		case 13:
		case 14:
		case 15:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80013f6:	2201      	movs	r2, #1
 80013f8:	2101      	movs	r1, #1
 80013fa:	482f      	ldr	r0, [pc, #188]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 80013fc:	f004 fba0 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8001400:	2201      	movs	r2, #1
 8001402:	2120      	movs	r1, #32
 8001404:	482d      	ldr	r0, [pc, #180]	; (80014bc <GO_ModifyOutput+0x1d0>)
 8001406:	f004 fb9b 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	2110      	movs	r1, #16
 800140e:	482b      	ldr	r0, [pc, #172]	; (80014bc <GO_ModifyOutput+0x1d0>)
 8001410:	f004 fb96 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = Three_Gain;
 8001414:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 8001416:	2203      	movs	r2, #3
 8001418:	701a      	strb	r2, [r3, #0]
			break;
 800141a:	e04b      	b.n	80014b4 <GO_ModifyOutput+0x1c8>
		case 16:
		case 17:
		case 18:
		case 19:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2101      	movs	r1, #1
 8001420:	4825      	ldr	r0, [pc, #148]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 8001422:	f004 fb8d 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2120      	movs	r1, #32
 800142a:	4824      	ldr	r0, [pc, #144]	; (80014bc <GO_ModifyOutput+0x1d0>)
 800142c:	f004 fb88 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2110      	movs	r1, #16
 8001434:	4821      	ldr	r0, [pc, #132]	; (80014bc <GO_ModifyOutput+0x1d0>)
 8001436:	f004 fb83 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = Four_Gain;
 800143a:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 800143c:	2204      	movs	r2, #4
 800143e:	701a      	strb	r2, [r3, #0]
			break;
 8001440:	e038      	b.n	80014b4 <GO_ModifyOutput+0x1c8>
		case 20:
		case 21:
		case 22:
		case 23:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8001442:	2201      	movs	r2, #1
 8001444:	2101      	movs	r1, #1
 8001446:	481c      	ldr	r0, [pc, #112]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 8001448:	f004 fb7a 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	2120      	movs	r1, #32
 8001450:	481a      	ldr	r0, [pc, #104]	; (80014bc <GO_ModifyOutput+0x1d0>)
 8001452:	f004 fb75 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	2110      	movs	r1, #16
 800145a:	4818      	ldr	r0, [pc, #96]	; (80014bc <GO_ModifyOutput+0x1d0>)
 800145c:	f004 fb70 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = Five_Gain;
 8001460:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 8001462:	2205      	movs	r2, #5
 8001464:	701a      	strb	r2, [r3, #0]
			break;
 8001466:	e025      	b.n	80014b4 <GO_ModifyOutput+0x1c8>
		case 24:
		case 25:
		case 26:
		case 27:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	2101      	movs	r1, #1
 800146c:	4812      	ldr	r0, [pc, #72]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 800146e:	f004 fb67 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8001472:	2201      	movs	r2, #1
 8001474:	2120      	movs	r1, #32
 8001476:	4811      	ldr	r0, [pc, #68]	; (80014bc <GO_ModifyOutput+0x1d0>)
 8001478:	f004 fb62 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800147c:	2201      	movs	r2, #1
 800147e:	2110      	movs	r1, #16
 8001480:	480e      	ldr	r0, [pc, #56]	; (80014bc <GO_ModifyOutput+0x1d0>)
 8001482:	f004 fb5d 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = Six_Gain;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 8001488:	2206      	movs	r2, #6
 800148a:	701a      	strb	r2, [r3, #0]
			break;
 800148c:	e012      	b.n	80014b4 <GO_ModifyOutput+0x1c8>
		case 28:
		case 29:
		case 30:
		case 31:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 800148e:	2201      	movs	r2, #1
 8001490:	2101      	movs	r1, #1
 8001492:	4809      	ldr	r0, [pc, #36]	; (80014b8 <GO_ModifyOutput+0x1cc>)
 8001494:	f004 fb54 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8001498:	2201      	movs	r2, #1
 800149a:	2120      	movs	r1, #32
 800149c:	4807      	ldr	r0, [pc, #28]	; (80014bc <GO_ModifyOutput+0x1d0>)
 800149e:	f004 fb4f 	bl	8005b40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80014a2:	2201      	movs	r2, #1
 80014a4:	2110      	movs	r1, #16
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <GO_ModifyOutput+0x1d0>)
 80014a8:	f004 fb4a 	bl	8005b40 <HAL_GPIO_WritePin>
			eNewOutGain = Seven_Gain;
 80014ac:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <GO_ModifyOutput+0x1d4>)
 80014ae:	2207      	movs	r2, #7
 80014b0:	701a      	strb	r2, [r3, #0]
			break;
 80014b2:	bf00      	nop
	}

}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	48000400 	.word	0x48000400
 80014bc:	48000800 	.word	0x48000800
 80014c0:	20000009 	.word	0x20000009

080014c4 <GO_GetOutputGain>:
 *
 *
 *
 */
uint8_t GO_GetOutputGain()
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
	return (uint8_t)eNewOutGain;
 80014c8:	4b03      	ldr	r3, [pc, #12]	; (80014d8 <GO_GetOutputGain+0x14>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	20000009 	.word	0x20000009

080014dc <SM_GetEncoderValue>:

#include "SignalManager.h"


uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	71fb      	strb	r3, [r7, #7]
	if(direction)
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d008      	beq.n	80014fe <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 80014ec:	4b08      	ldr	r3, [pc, #32]	; (8001510 <SM_GetEncoderValue+0x34>)
 80014ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b07      	ldr	r3, [pc, #28]	; (8001510 <SM_GetEncoderValue+0x34>)
 80014f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	e002      	b.n	8001504 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 80014fe:	4b04      	ldr	r3, [pc, #16]	; (8001510 <SM_GetEncoderValue+0x34>)
 8001500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001502:	b29b      	uxth	r3, r3
	}
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	40012c00 	.word	0x40012c00

08001514 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08c      	sub	sp, #48	; 0x30
 8001518:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800151a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	2220      	movs	r2, #32
 800152a:	2100      	movs	r1, #0
 800152c:	4618      	mov	r0, r3
 800152e:	f008 f977 	bl	8009820 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001532:	4b32      	ldr	r3, [pc, #200]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001534:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001538:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800153a:	4b30      	ldr	r3, [pc, #192]	; (80015fc <MX_ADC1_Init+0xe8>)
 800153c:	2200      	movs	r2, #0
 800153e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001540:	4b2e      	ldr	r3, [pc, #184]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001546:	4b2d      	ldr	r3, [pc, #180]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001548:	2200      	movs	r2, #0
 800154a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800154c:	4b2b      	ldr	r3, [pc, #172]	; (80015fc <MX_ADC1_Init+0xe8>)
 800154e:	2200      	movs	r2, #0
 8001550:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001552:	4b2a      	ldr	r3, [pc, #168]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001554:	2200      	movs	r2, #0
 8001556:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001558:	4b28      	ldr	r3, [pc, #160]	; (80015fc <MX_ADC1_Init+0xe8>)
 800155a:	2204      	movs	r2, #4
 800155c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800155e:	4b27      	ldr	r3, [pc, #156]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001560:	2200      	movs	r2, #0
 8001562:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001564:	4b25      	ldr	r3, [pc, #148]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001566:	2201      	movs	r2, #1
 8001568:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800156a:	4b24      	ldr	r3, [pc, #144]	; (80015fc <MX_ADC1_Init+0xe8>)
 800156c:	2201      	movs	r2, #1
 800156e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001570:	4b22      	ldr	r3, [pc, #136]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001578:	4b20      	ldr	r3, [pc, #128]	; (80015fc <MX_ADC1_Init+0xe8>)
 800157a:	2200      	movs	r2, #0
 800157c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800157e:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001580:	2200      	movs	r2, #0
 8001582:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001584:	4b1d      	ldr	r3, [pc, #116]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001586:	2201      	movs	r2, #1
 8001588:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800158c:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <MX_ADC1_Init+0xe8>)
 800158e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001592:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <MX_ADC1_Init+0xe8>)
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800159c:	4817      	ldr	r0, [pc, #92]	; (80015fc <MX_ADC1_Init+0xe8>)
 800159e:	f001 ffc7 	bl	8003530 <HAL_ADC_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80015a8:	f000 ff40 	bl	800242c <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80015ac:	2300      	movs	r3, #0
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80015b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b4:	4619      	mov	r1, r3
 80015b6:	4811      	ldr	r0, [pc, #68]	; (80015fc <MX_ADC1_Init+0xe8>)
 80015b8:	f002 fd50 	bl	800405c <HAL_ADCEx_MultiModeConfigChannel>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80015c2:	f000 ff33 	bl	800242c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <MX_ADC1_Init+0xec>)
 80015c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015ca:	2306      	movs	r3, #6
 80015cc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015d2:	237f      	movs	r3, #127	; 0x7f
 80015d4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015d6:	2304      	movs	r3, #4
 80015d8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015de:	1d3b      	adds	r3, r7, #4
 80015e0:	4619      	mov	r1, r3
 80015e2:	4806      	ldr	r0, [pc, #24]	; (80015fc <MX_ADC1_Init+0xe8>)
 80015e4:	f002 f964 	bl	80038b0 <HAL_ADC_ConfigChannel>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80015ee:	f000 ff1d 	bl	800242c <Error_Handler>
  }

}
 80015f2:	bf00      	nop
 80015f4:	3730      	adds	r7, #48	; 0x30
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000c10 	.word	0x20000c10
 8001600:	0c900008 	.word	0x0c900008

08001604 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08a      	sub	sp, #40	; 0x28
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001624:	d14f      	bne.n	80016c6 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001626:	4b2a      	ldr	r3, [pc, #168]	; (80016d0 <HAL_ADC_MspInit+0xcc>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162a:	4a29      	ldr	r2, [pc, #164]	; (80016d0 <HAL_ADC_MspInit+0xcc>)
 800162c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001630:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001632:	4b27      	ldr	r3, [pc, #156]	; (80016d0 <HAL_ADC_MspInit+0xcc>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001636:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163e:	4b24      	ldr	r3, [pc, #144]	; (80016d0 <HAL_ADC_MspInit+0xcc>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001642:	4a23      	ldr	r2, [pc, #140]	; (80016d0 <HAL_ADC_MspInit+0xcc>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	64d3      	str	r3, [r2, #76]	; 0x4c
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <HAL_ADC_MspInit+0xcc>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001656:	2304      	movs	r3, #4
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165a:	2303      	movs	r3, #3
 800165c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800166c:	f004 f8ce 	bl	800580c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001670:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 8001672:	4a19      	ldr	r2, [pc, #100]	; (80016d8 <HAL_ADC_MspInit+0xd4>)
 8001674:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001676:	4b17      	ldr	r3, [pc, #92]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 8001678:	2205      	movs	r2, #5
 800167a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800167c:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001682:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 8001684:	2200      	movs	r2, #0
 8001686:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001688:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 800168a:	2280      	movs	r2, #128	; 0x80
 800168c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800168e:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 8001690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001694:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001696:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 8001698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800169c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800169e:	4b0d      	ldr	r3, [pc, #52]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 80016a0:	2220      	movs	r2, #32
 80016a2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016a4:	4b0b      	ldr	r3, [pc, #44]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80016aa:	480a      	ldr	r0, [pc, #40]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 80016ac:	f003 fde2 	bl	8005274 <HAL_DMA_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80016b6:	f000 feb9 	bl	800242c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a05      	ldr	r2, [pc, #20]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 80016be:	655a      	str	r2, [r3, #84]	; 0x54
 80016c0:	4a04      	ldr	r2, [pc, #16]	; (80016d4 <HAL_ADC_MspInit+0xd0>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80016c6:	bf00      	nop
 80016c8:	3728      	adds	r7, #40	; 0x28
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000
 80016d4:	20000c7c 	.word	0x20000c7c
 80016d8:	40020008 	.word	0x40020008

080016dc <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <MX_COMP1_Init+0x44>)
 80016e2:	4a10      	ldr	r2, [pc, #64]	; (8001724 <MX_COMP1_Init+0x48>)
 80016e4:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_COMP1_Init+0x44>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MX_COMP1_Init+0x44>)
 80016ee:	4a0e      	ldr	r2, [pc, #56]	; (8001728 <MX_COMP1_Init+0x4c>)
 80016f0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80016f2:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <MX_COMP1_Init+0x44>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80016f8:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MX_COMP1_Init+0x44>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80016fe:	4b08      	ldr	r3, [pc, #32]	; (8001720 <MX_COMP1_Init+0x44>)
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <MX_COMP1_Init+0x44>)
 8001706:	2200      	movs	r2, #0
 8001708:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800170a:	4805      	ldr	r0, [pc, #20]	; (8001720 <MX_COMP1_Init+0x44>)
 800170c:	f002 fefa 	bl	8004504 <HAL_COMP_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8001716:	f000 fe89 	bl	800242c <Error_Handler>
  }

}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000cdc 	.word	0x20000cdc
 8001724:	40010200 	.word	0x40010200
 8001728:	00800030 	.word	0x00800030

0800172c <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	60da      	str	r2, [r3, #12]
 8001742:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a0f      	ldr	r2, [pc, #60]	; (8001788 <HAL_COMP_MspInit+0x5c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d118      	bne.n	8001780 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	4b0f      	ldr	r3, [pc, #60]	; (800178c <HAL_COMP_MspInit+0x60>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001752:	4a0e      	ldr	r2, [pc, #56]	; (800178c <HAL_COMP_MspInit+0x60>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	64d3      	str	r3, [r2, #76]	; 0x4c
 800175a:	4b0c      	ldr	r3, [pc, #48]	; (800178c <HAL_COMP_MspInit+0x60>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001766:	2302      	movs	r3, #2
 8001768:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800176a:	2303      	movs	r3, #3
 800176c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	4619      	mov	r1, r3
 8001778:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800177c:	f004 f846 	bl	800580c <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8001780:	bf00      	nop
 8001782:	3720      	adds	r7, #32
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40010200 	.word	0x40010200
 800178c:	40021000 	.word	0x40021000

08001790 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08c      	sub	sp, #48	; 0x30
 8001794:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8001796:	463b      	mov	r3, r7
 8001798:	2230      	movs	r2, #48	; 0x30
 800179a:	2100      	movs	r1, #0
 800179c:	4618      	mov	r0, r3
 800179e:	f008 f83f 	bl	8009820 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 80017a2:	4b1e      	ldr	r3, [pc, #120]	; (800181c <MX_DAC1_Init+0x8c>)
 80017a4:	4a1e      	ldr	r2, [pc, #120]	; (8001820 <MX_DAC1_Init+0x90>)
 80017a6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80017a8:	481c      	ldr	r0, [pc, #112]	; (800181c <MX_DAC1_Init+0x8c>)
 80017aa:	f003 f94e 	bl	8004a4a <HAL_DAC_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80017b4:	f000 fe3a 	bl	800242c <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80017b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017bc:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80017be:	2300      	movs	r3, #0
 80017c0:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80017ca:	2306      	movs	r3, #6
 80017cc:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80017d6:	2301      	movs	r3, #1
 80017d8:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80017de:	463b      	mov	r3, r7
 80017e0:	2200      	movs	r2, #0
 80017e2:	4619      	mov	r1, r3
 80017e4:	480d      	ldr	r0, [pc, #52]	; (800181c <MX_DAC1_Init+0x8c>)
 80017e6:	f003 fb0f 	bl	8004e08 <HAL_DAC_ConfigChannel>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 80017f0:	f000 fe1c 	bl	800242c <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80017f8:	2301      	movs	r3, #1
 80017fa:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80017fc:	463b      	mov	r3, r7
 80017fe:	2210      	movs	r2, #16
 8001800:	4619      	mov	r1, r3
 8001802:	4806      	ldr	r0, [pc, #24]	; (800181c <MX_DAC1_Init+0x8c>)
 8001804:	f003 fb00 	bl	8004e08 <HAL_DAC_ConfigChannel>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800180e:	f000 fe0d 	bl	800242c <Error_Handler>
  }

}
 8001812:	bf00      	nop
 8001814:	3730      	adds	r7, #48	; 0x30
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000d14 	.word	0x20000d14
 8001820:	50000800 	.word	0x50000800

08001824 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b08c      	sub	sp, #48	; 0x30
 8001828:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800182a:	463b      	mov	r3, r7
 800182c:	2230      	movs	r2, #48	; 0x30
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f007 fff5 	bl	8009820 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8001836:	4b16      	ldr	r3, [pc, #88]	; (8001890 <MX_DAC2_Init+0x6c>)
 8001838:	4a16      	ldr	r2, [pc, #88]	; (8001894 <MX_DAC2_Init+0x70>)
 800183a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800183c:	4814      	ldr	r0, [pc, #80]	; (8001890 <MX_DAC2_Init+0x6c>)
 800183e:	f003 f904 	bl	8004a4a <HAL_DAC_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001848:	f000 fdf0 	bl	800242c <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800184c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001850:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001852:	2300      	movs	r3, #0
 8001854:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800185e:	2306      	movs	r3, #6
 8001860:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800186a:	2301      	movs	r3, #1
 800186c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001872:	463b      	mov	r3, r7
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	; (8001890 <MX_DAC2_Init+0x6c>)
 800187a:	f003 fac5 	bl	8004e08 <HAL_DAC_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8001884:	f000 fdd2 	bl	800242c <Error_Handler>
  }

}
 8001888:	bf00      	nop
 800188a:	3730      	adds	r7, #48	; 0x30
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000d00 	.word	0x20000d00
 8001894:	50000c00 	.word	0x50000c00

08001898 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08c      	sub	sp, #48	; 0x30
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 031c 	add.w	r3, r7, #28
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a56      	ldr	r2, [pc, #344]	; (8001a10 <HAL_DAC_MspInit+0x178>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d150      	bne.n	800195c <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80018ba:	4b56      	ldr	r3, [pc, #344]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018be:	4a55      	ldr	r2, [pc, #340]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 80018c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c6:	4b53      	ldr	r3, [pc, #332]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ce:	61bb      	str	r3, [r7, #24]
 80018d0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d6:	4a4f      	ldr	r2, [pc, #316]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018de:	4b4d      	ldr	r3, [pc, #308]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018ea:	2330      	movs	r3, #48	; 0x30
 80018ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ee:	2303      	movs	r3, #3
 80018f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 031c 	add.w	r3, r7, #28
 80018fa:	4619      	mov	r1, r3
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001900:	f003 ff84 	bl	800580c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8001904:	4b44      	ldr	r3, [pc, #272]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001906:	4a45      	ldr	r2, [pc, #276]	; (8001a1c <HAL_DAC_MspInit+0x184>)
 8001908:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800190a:	4b43      	ldr	r3, [pc, #268]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 800190c:	2206      	movs	r2, #6
 800190e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001910:	4b41      	ldr	r3, [pc, #260]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001912:	2210      	movs	r2, #16
 8001914:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001916:	4b40      	ldr	r3, [pc, #256]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001918:	2200      	movs	r2, #0
 800191a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800191c:	4b3e      	ldr	r3, [pc, #248]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 800191e:	2280      	movs	r2, #128	; 0x80
 8001920:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001922:	4b3d      	ldr	r3, [pc, #244]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001924:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001928:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800192a:	4b3b      	ldr	r3, [pc, #236]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 800192c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001930:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001932:	4b39      	ldr	r3, [pc, #228]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001934:	2220      	movs	r2, #32
 8001936:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001938:	4b37      	ldr	r3, [pc, #220]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 800193a:	2200      	movs	r2, #0
 800193c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800193e:	4836      	ldr	r0, [pc, #216]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001940:	f003 fc98 	bl	8005274 <HAL_DMA_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800194a:	f000 fd6f 	bl	800242c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a31      	ldr	r2, [pc, #196]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	4a30      	ldr	r2, [pc, #192]	; (8001a18 <HAL_DAC_MspInit+0x180>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800195a:	e054      	b.n	8001a06 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a2f      	ldr	r2, [pc, #188]	; (8001a20 <HAL_DAC_MspInit+0x188>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d14f      	bne.n	8001a06 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 8001968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800196a:	4a2a      	ldr	r2, [pc, #168]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 800196c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001972:	4b28      	ldr	r3, [pc, #160]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 8001974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	4b25      	ldr	r3, [pc, #148]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001982:	4a24      	ldr	r2, [pc, #144]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800198a:	4b22      	ldr	r3, [pc, #136]	; (8001a14 <HAL_DAC_MspInit+0x17c>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001996:	2340      	movs	r3, #64	; 0x40
 8001998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199a:	2303      	movs	r3, #3
 800199c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 031c 	add.w	r3, r7, #28
 80019a6:	4619      	mov	r1, r3
 80019a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ac:	f003 ff2e 	bl	800580c <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 80019b0:	4b1c      	ldr	r3, [pc, #112]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019b2:	4a1d      	ldr	r2, [pc, #116]	; (8001a28 <HAL_DAC_MspInit+0x190>)
 80019b4:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 80019b6:	4b1b      	ldr	r3, [pc, #108]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019b8:	2229      	movs	r2, #41	; 0x29
 80019ba:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019bc:	4b19      	ldr	r3, [pc, #100]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019be:	2210      	movs	r2, #16
 80019c0:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c2:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80019c8:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019ca:	2280      	movs	r2, #128	; 0x80
 80019cc:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019ce:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019d4:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019d6:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019dc:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80019de:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019e0:	2220      	movs	r2, #32
 80019e2:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80019ea:	480e      	ldr	r0, [pc, #56]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019ec:	f003 fc42 	bl	8005274 <HAL_DMA_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <HAL_DAC_MspInit+0x162>
      Error_Handler();
 80019f6:	f000 fd19 	bl	800242c <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a09      	ldr	r2, [pc, #36]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	4a08      	ldr	r2, [pc, #32]	; (8001a24 <HAL_DAC_MspInit+0x18c>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001a06:	bf00      	nop
 8001a08:	3730      	adds	r7, #48	; 0x30
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	50000800 	.word	0x50000800
 8001a14:	40021000 	.word	0x40021000
 8001a18:	20000d28 	.word	0x20000d28
 8001a1c:	4002001c 	.word	0x4002001c
 8001a20:	50000c00 	.word	0x50000c00
 8001a24:	20000d88 	.word	0x20000d88
 8001a28:	40020030 	.word	0x40020030

08001a2c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <MX_DMA_Init+0x70>)
 8001a34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a36:	4a19      	ldr	r2, [pc, #100]	; (8001a9c <MX_DMA_Init+0x70>)
 8001a38:	f043 0304 	orr.w	r3, r3, #4
 8001a3c:	6493      	str	r3, [r2, #72]	; 0x48
 8001a3e:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <MX_DMA_Init+0x70>)
 8001a40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a4a:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <MX_DMA_Init+0x70>)
 8001a4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a4e:	4a13      	ldr	r2, [pc, #76]	; (8001a9c <MX_DMA_Init+0x70>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6493      	str	r3, [r2, #72]	; 0x48
 8001a56:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <MX_DMA_Init+0x70>)
 8001a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	603b      	str	r3, [r7, #0]
 8001a60:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2101      	movs	r1, #1
 8001a66:	200b      	movs	r0, #11
 8001a68:	f002 ffbb 	bl	80049e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a6c:	200b      	movs	r0, #11
 8001a6e:	f002 ffd2 	bl	8004a16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	200c      	movs	r0, #12
 8001a78:	f002 ffb3 	bl	80049e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001a7c:	200c      	movs	r0, #12
 8001a7e:	f002 ffca 	bl	8004a16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	200d      	movs	r0, #13
 8001a88:	f002 ffab 	bl	80049e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001a8c:	200d      	movs	r0, #13
 8001a8e:	f002 ffc2 	bl	8004a16 <HAL_NVIC_EnableIRQ>

}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 8001aa4:	4b20      	ldr	r3, [pc, #128]	; (8001b28 <update_dc_bias_sweep+0x88>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d006      	beq.n	8001aba <update_dc_bias_sweep+0x1a>
 8001aac:	4b1f      	ldr	r3, [pc, #124]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001aae:	881b      	ldrh	r3, [r3, #0]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001ab6:	801a      	strh	r2, [r3, #0]
 8001ab8:	e005      	b.n	8001ac6 <update_dc_bias_sweep+0x26>
 8001aba:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001ac4:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 8001ac6:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10a      	bne.n	8001ae4 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 8001ace:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <update_dc_bias_sweep+0x90>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <update_dc_bias_sweep+0x3e>
 8001ad6:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <update_dc_bias_sweep+0x90>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e002      	b.n	8001ae4 <update_dc_bias_sweep+0x44>
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <update_dc_bias_sweep+0x90>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001ae6:	881b      	ldrh	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <update_dc_bias_sweep+0x52>
 8001aec:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <update_dc_bias_sweep+0x88>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8001af2:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001af4:	881b      	ldrh	r3, [r3, #0]
 8001af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001afa:	d302      	bcc.n	8001b02 <update_dc_bias_sweep+0x62>
 8001afc:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <update_dc_bias_sweep+0x88>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8001b02:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <update_dc_bias_sweep+0x90>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	461a      	mov	r2, r3
 8001b0a:	2108      	movs	r1, #8
 8001b0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b10:	f004 f816 	bl	8005b40 <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8001b14:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <update_dc_bias_sweep+0x8c>)
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2110      	movs	r1, #16
 8001b1c:	4805      	ldr	r0, [pc, #20]	; (8001b34 <update_dc_bias_sweep+0x94>)
 8001b1e:	f003 f921 	bl	8004d64 <HAL_DAC_SetValue>
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	2000000c 	.word	0x2000000c
 8001b2c:	20000bec 	.word	0x20000bec
 8001b30:	20000bf0 	.word	0x20000bf0
 8001b34:	20000d14 	.word	0x20000d14

08001b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <__NVIC_GetPriorityGrouping+0x18>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	0a1b      	lsrs	r3, r3, #8
 8001b42:	f003 0307 	and.w	r3, r3, #7
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	db0b      	blt.n	8001b7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	f003 021f 	and.w	r2, r3, #31
 8001b6c:	4907      	ldr	r1, [pc, #28]	; (8001b8c <__NVIC_EnableIRQ+0x38>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	095b      	lsrs	r3, r3, #5
 8001b74:	2001      	movs	r0, #1
 8001b76:	fa00 f202 	lsl.w	r2, r0, r2
 8001b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000e100 	.word	0xe000e100

08001b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	6039      	str	r1, [r7, #0]
 8001b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	db0a      	blt.n	8001bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	490c      	ldr	r1, [pc, #48]	; (8001bdc <__NVIC_SetPriority+0x4c>)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	0112      	lsls	r2, r2, #4
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	440b      	add	r3, r1
 8001bb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb8:	e00a      	b.n	8001bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	b2da      	uxtb	r2, r3
 8001bbe:	4908      	ldr	r1, [pc, #32]	; (8001be0 <__NVIC_SetPriority+0x50>)
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
 8001bc2:	f003 030f 	and.w	r3, r3, #15
 8001bc6:	3b04      	subs	r3, #4
 8001bc8:	0112      	lsls	r2, r2, #4
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	440b      	add	r3, r1
 8001bce:	761a      	strb	r2, [r3, #24]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000e100 	.word	0xe000e100
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b089      	sub	sp, #36	; 0x24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	f1c3 0307 	rsb	r3, r3, #7
 8001bfe:	2b04      	cmp	r3, #4
 8001c00:	bf28      	it	cs
 8001c02:	2304      	movcs	r3, #4
 8001c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	3304      	adds	r3, #4
 8001c0a:	2b06      	cmp	r3, #6
 8001c0c:	d902      	bls.n	8001c14 <NVIC_EncodePriority+0x30>
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3b03      	subs	r3, #3
 8001c12:	e000      	b.n	8001c16 <NVIC_EncodePriority+0x32>
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	43da      	mvns	r2, r3
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	401a      	ands	r2, r3
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	fa01 f303 	lsl.w	r3, r1, r3
 8001c36:	43d9      	mvns	r1, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	4313      	orrs	r3, r2
         );
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3724      	adds	r7, #36	; 0x24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8001c56:	4a14      	ldr	r2, [pc, #80]	; (8001ca8 <LL_SYSCFG_SetEXTISource+0x5c>)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f003 0303 	and.w	r3, r3, #3
 8001c5e:	3302      	adds	r3, #2
 8001c60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	0c1b      	lsrs	r3, r3, #16
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	ea02 0103 	and.w	r1, r2, r3
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	0c1b      	lsrs	r3, r3, #16
 8001c72:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	fa93 f3a3 	rbit	r3, r3
 8001c7a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	fab3 f383 	clz	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	f003 031f 	and.w	r3, r3, #31
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	409a      	lsls	r2, r3
 8001c8c:	4806      	ldr	r0, [pc, #24]	; (8001ca8 <LL_SYSCFG_SetEXTISource+0x5c>)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	430a      	orrs	r2, r1
 8001c96:	3302      	adds	r3, #2
 8001c98:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001c9c:	bf00      	nop
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	40010000 	.word	0x40010000

08001cac <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b089      	sub	sp, #36	; 0x24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	613b      	str	r3, [r7, #16]
  return result;
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	fab3 f383 	clz	r3, r3
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	2103      	movs	r1, #3
 8001cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	401a      	ands	r2, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	fa93 f3a3 	rbit	r3, r3
 8001ce6:	61bb      	str	r3, [r7, #24]
  return result;
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	fab3 f383 	clz	r3, r3
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	6879      	ldr	r1, [r7, #4]
 8001cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	601a      	str	r2, [r3, #0]
}
 8001cfe:	bf00      	nop
 8001d00:	3724      	adds	r7, #36	; 0x24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b089      	sub	sp, #36	; 0x24
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	60f8      	str	r0, [r7, #12]
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	68da      	ldr	r2, [r3, #12]
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	fa93 f3a3 	rbit	r3, r3
 8001d24:	613b      	str	r3, [r7, #16]
  return result;
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	fab3 f383 	clz	r3, r3
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2103      	movs	r1, #3
 8001d32:	fa01 f303 	lsl.w	r3, r1, r3
 8001d36:	43db      	mvns	r3, r3
 8001d38:	401a      	ands	r2, r3
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	61bb      	str	r3, [r7, #24]
  return result;
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	fab3 f383 	clz	r3, r3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	6879      	ldr	r1, [r7, #4]
 8001d52:	fa01 f303 	lsl.w	r3, r1, r3
 8001d56:	431a      	orrs	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	60da      	str	r2, [r3, #12]
}
 8001d5c:	bf00      	nop
 8001d5e:	3724      	adds	r7, #36	; 0x24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001d8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d90:	4907      	ldr	r1, [pc, #28]	; (8001db0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d98:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001d9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001da2:	68fb      	ldr	r3, [r7, #12]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	40021000 	.word	0x40021000

08001db4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08a      	sub	sp, #40	; 0x28
 8001db8:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001dba:	f107 031c 	add.w	r3, r7, #28
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	605a      	str	r2, [r3, #4]
 8001dc4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc6:	1d3b      	adds	r3, r7, #4
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
 8001dd4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001dd6:	2004      	movs	r0, #4
 8001dd8:	f7ff ffd4 	bl	8001d84 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001ddc:	2020      	movs	r0, #32
 8001dde:	f7ff ffd1 	bl	8001d84 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001de2:	2001      	movs	r0, #1
 8001de4:	f7ff ffce 	bl	8001d84 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001de8:	2002      	movs	r0, #2
 8001dea:	f7ff ffcb 	bl	8001d84 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8001dee:	2108      	movs	r1, #8
 8001df0:	48d3      	ldr	r0, [pc, #844]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001df2:	f7ff ffb9 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8001df6:	2108      	movs	r1, #8
 8001df8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dfc:	f7ff ffb4 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8001e00:	2110      	movs	r1, #16
 8001e02:	48cf      	ldr	r0, [pc, #828]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001e04:	f7ff ffb0 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8001e08:	2120      	movs	r1, #32
 8001e0a:	48cd      	ldr	r0, [pc, #820]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001e0c:	f7ff ffac 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8001e10:	2101      	movs	r1, #1
 8001e12:	48cc      	ldr	r0, [pc, #816]	; (8002144 <MX_GPIO_Init+0x390>)
 8001e14:	f7ff ffa8 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8001e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e1c:	48c8      	ldr	r0, [pc, #800]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001e1e:	f7ff ffa3 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8001e22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e26:	48c6      	ldr	r0, [pc, #792]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001e28:	f7ff ff9e 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8001e2c:	2140      	movs	r1, #64	; 0x40
 8001e2e:	48c5      	ldr	r0, [pc, #788]	; (8002144 <MX_GPIO_Init+0x390>)
 8001e30:	f7ff ff9a 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	48c3      	ldr	r0, [pc, #780]	; (8002144 <MX_GPIO_Init+0x390>)
 8001e38:	f7ff ff96 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8001e3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e40:	48c0      	ldr	r0, [pc, #768]	; (8002144 <MX_GPIO_Init+0x390>)
 8001e42:	f7ff ff91 	bl	8001d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8001e46:	49c0      	ldr	r1, [pc, #768]	; (8002148 <MX_GPIO_Init+0x394>)
 8001e48:	2002      	movs	r0, #2
 8001e4a:	f7ff feff 	bl	8001c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8001e4e:	49bf      	ldr	r1, [pc, #764]	; (800214c <MX_GPIO_Init+0x398>)
 8001e50:	2002      	movs	r0, #2
 8001e52:	f7ff fefb 	bl	8001c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8001e56:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8001e5a:	2005      	movs	r0, #5
 8001e5c:	f7ff fef6 	bl	8001c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8001e60:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8001e64:	2005      	movs	r0, #5
 8001e66:	f7ff fef1 	bl	8001c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8001e6a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001e6e:	2002      	movs	r0, #2
 8001e70:	f7ff feec 	bl	8001c4c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8001e74:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e78:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001e80:	2300      	movs	r3, #0
 8001e82:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001e86:	2302      	movs	r3, #2
 8001e88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001e8c:	f107 031c 	add.w	r3, r7, #28
 8001e90:	4618      	mov	r0, r3
 8001e92:	f006 faab 	bl	80083ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8001e96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e9a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001eae:	f107 031c 	add.w	r3, r7, #28
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f006 fa9a 	bl	80083ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001ece:	f107 031c 	add.w	r3, r7, #28
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f006 fa8a 	bl	80083ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001eee:	f107 031c 	add.w	r3, r7, #28
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f006 fa7a 	bl	80083ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8001ef8:	2304      	movs	r3, #4
 8001efa:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001efc:	2301      	movs	r3, #1
 8001efe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001f02:	2300      	movs	r3, #0
 8001f04:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001f0e:	f107 031c 	add.w	r3, r7, #28
 8001f12:	4618      	mov	r0, r3
 8001f14:	f006 fa6a 	bl	80083ec <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f1e:	4888      	ldr	r0, [pc, #544]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001f20:	f7ff fef3 	bl	8001d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8001f24:	2201      	movs	r2, #1
 8001f26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f2a:	4885      	ldr	r0, [pc, #532]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001f2c:	f7ff feed 	bl	8001d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8001f30:	2201      	movs	r2, #1
 8001f32:	2101      	movs	r1, #1
 8001f34:	4886      	ldr	r0, [pc, #536]	; (8002150 <MX_GPIO_Init+0x39c>)
 8001f36:	f7ff fee8 	bl	8001d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	4884      	ldr	r0, [pc, #528]	; (8002150 <MX_GPIO_Init+0x39c>)
 8001f40:	f7ff fee3 	bl	8001d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8001f44:	2201      	movs	r2, #1
 8001f46:	2104      	movs	r1, #4
 8001f48:	487d      	ldr	r0, [pc, #500]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001f4a:	f7ff fede 	bl	8001d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f54:	487a      	ldr	r0, [pc, #488]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001f56:	f7ff fea9 	bl	8001cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f60:	4877      	ldr	r0, [pc, #476]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001f62:	f7ff fea3 	bl	8001cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2101      	movs	r1, #1
 8001f6a:	4879      	ldr	r0, [pc, #484]	; (8002150 <MX_GPIO_Init+0x39c>)
 8001f6c:	f7ff fe9e 	bl	8001cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2102      	movs	r1, #2
 8001f74:	4876      	ldr	r0, [pc, #472]	; (8002150 <MX_GPIO_Init+0x39c>)
 8001f76:	f7ff fe99 	bl	8001cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2104      	movs	r1, #4
 8001f7e:	4870      	ldr	r0, [pc, #448]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001f80:	f7ff fe94 	bl	8001cac <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8001f84:	2308      	movs	r3, #8
 8001f86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001f94:	2302      	movs	r3, #2
 8001f96:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4868      	ldr	r0, [pc, #416]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001f9e:	f006 fc18 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8001fa2:	2308      	movs	r3, #8
 8001fa4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8001fb6:	1d3b      	adds	r3, r7, #4
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fbe:	f006 fc08 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8001fc2:	2310      	movs	r3, #16
 8001fc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8001fd6:	1d3b      	adds	r3, r7, #4
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4859      	ldr	r0, [pc, #356]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001fdc:	f006 fbf9 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8001fe0:	2320      	movs	r3, #32
 8001fe2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8001ff4:	1d3b      	adds	r3, r7, #4
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4851      	ldr	r0, [pc, #324]	; (8002140 <MX_GPIO_Init+0x38c>)
 8001ffa:	f006 fbea 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8001ffe:	2301      	movs	r3, #1
 8002000:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002002:	2301      	movs	r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800200e:	2300      	movs	r3, #0
 8002010:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8002012:	1d3b      	adds	r3, r7, #4
 8002014:	4619      	mov	r1, r3
 8002016:	484b      	ldr	r0, [pc, #300]	; (8002144 <MX_GPIO_Init+0x390>)
 8002018:	f006 fbdb 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 800201c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002020:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002022:	2301      	movs	r3, #1
 8002024:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8002032:	1d3b      	adds	r3, r7, #4
 8002034:	4619      	mov	r1, r3
 8002036:	4842      	ldr	r0, [pc, #264]	; (8002140 <MX_GPIO_Init+0x38c>)
 8002038:	f006 fbcb 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 800203c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002040:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002042:	2301      	movs	r3, #1
 8002044:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8002052:	1d3b      	adds	r3, r7, #4
 8002054:	4619      	mov	r1, r3
 8002056:	483a      	ldr	r0, [pc, #232]	; (8002140 <MX_GPIO_Init+0x38c>)
 8002058:	f006 fbbb 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 800205c:	2340      	movs	r3, #64	; 0x40
 800205e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002060:	2301      	movs	r3, #1
 8002062:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002064:	2303      	movs	r3, #3
 8002066:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	4619      	mov	r1, r3
 8002074:	4833      	ldr	r0, [pc, #204]	; (8002144 <MX_GPIO_Init+0x390>)
 8002076:	f006 fbac 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800207a:	2380      	movs	r3, #128	; 0x80
 800207c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800207e:	2301      	movs	r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002082:	2303      	movs	r3, #3
 8002084:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800208e:	1d3b      	adds	r3, r7, #4
 8002090:	4619      	mov	r1, r3
 8002092:	482c      	ldr	r0, [pc, #176]	; (8002144 <MX_GPIO_Init+0x390>)
 8002094:	f006 fb9d 	bl	80087d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8002098:	f44f 7300 	mov.w	r3, #512	; 0x200
 800209c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800209e:	2301      	movs	r3, #1
 80020a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80020a2:	2303      	movs	r3, #3
 80020a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	4619      	mov	r1, r3
 80020b2:	4824      	ldr	r0, [pc, #144]	; (8002144 <MX_GPIO_Init+0x390>)
 80020b4:	f006 fb8d 	bl	80087d2 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80020b8:	f7ff fd3e 	bl	8001b38 <__NVIC_GetPriorityGrouping>
 80020bc:	4603      	mov	r3, r0
 80020be:	2200      	movs	r2, #0
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fd8e 	bl	8001be4 <NVIC_EncodePriority>
 80020c8:	4603      	mov	r3, r0
 80020ca:	4619      	mov	r1, r3
 80020cc:	2006      	movs	r0, #6
 80020ce:	f7ff fd5f 	bl	8001b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80020d2:	2006      	movs	r0, #6
 80020d4:	f7ff fd3e 	bl	8001b54 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80020d8:	f7ff fd2e 	bl	8001b38 <__NVIC_GetPriorityGrouping>
 80020dc:	4603      	mov	r3, r0
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff fd7e 	bl	8001be4 <NVIC_EncodePriority>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4619      	mov	r1, r3
 80020ec:	2007      	movs	r0, #7
 80020ee:	f7ff fd4f 	bl	8001b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 80020f2:	2007      	movs	r0, #7
 80020f4:	f7ff fd2e 	bl	8001b54 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80020f8:	f7ff fd1e 	bl	8001b38 <__NVIC_GetPriorityGrouping>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2200      	movs	r2, #0
 8002100:	2100      	movs	r1, #0
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff fd6e 	bl	8001be4 <NVIC_EncodePriority>
 8002108:	4603      	mov	r3, r0
 800210a:	4619      	mov	r1, r3
 800210c:	2008      	movs	r0, #8
 800210e:	f7ff fd3f 	bl	8001b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8002112:	2008      	movs	r0, #8
 8002114:	f7ff fd1e 	bl	8001b54 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002118:	f7ff fd0e 	bl	8001b38 <__NVIC_GetPriorityGrouping>
 800211c:	4603      	mov	r3, r0
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fd5e 	bl	8001be4 <NVIC_EncodePriority>
 8002128:	4603      	mov	r3, r0
 800212a:	4619      	mov	r1, r3
 800212c:	2028      	movs	r0, #40	; 0x28
 800212e:	f7ff fd2f 	bl	8001b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002132:	2028      	movs	r0, #40	; 0x28
 8002134:	f7ff fd0e 	bl	8001b54 <__NVIC_EnableIRQ>

}
 8002138:	bf00      	nop
 800213a:	3728      	adds	r7, #40	; 0x28
 800213c:	46bd      	mov	sp, r7
 800213e:	e009      	b.n	8002154 <MX_GPIO_Init+0x3a0>
 8002140:	48000800 	.word	0x48000800
 8002144:	48000400 	.word	0x48000400
 8002148:	0f000003 	.word	0x0f000003
 800214c:	f0000003 	.word	0xf0000003
 8002150:	48001400 	.word	0x48001400
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop

08002158 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002160:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002164:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d013      	beq.n	8002198 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002170:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002174:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002178:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00b      	beq.n	8002198 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002180:	e000      	b.n	8002184 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002182:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002184:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d0f9      	beq.n	8002182 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800218e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	b2d2      	uxtb	r2, r2
 8002196:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002198:	687b      	ldr	r3, [r7, #4]
}
 800219a:	4618      	mov	r0, r3
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr

080021a6 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b086      	sub	sp, #24
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	60f8      	str	r0, [r7, #12]
 80021ae:	60b9      	str	r1, [r7, #8]
 80021b0:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	e009      	b.n	80021d0 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	1c5a      	adds	r2, r3, #1
 80021c0:	60ba      	str	r2, [r7, #8]
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ffc7 	bl	8002158 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	3301      	adds	r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	dbf1      	blt.n	80021bc <_write+0x16>
  return len;
 80021d8:	687b      	ldr	r3, [r7, #4]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b083      	sub	sp, #12
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
	// do something
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
	...

080021f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021fe:	f000 ff42 	bl	8003086 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002202:	f000 f8a5 	bl	8002350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002206:	f7ff fdd5 	bl	8001db4 <MX_GPIO_Init>
  MX_DMA_Init();
 800220a:	f7ff fc0f 	bl	8001a2c <MX_DMA_Init>
  MX_DAC1_Init();
 800220e:	f7ff fabf 	bl	8001790 <MX_DAC1_Init>
  MX_DAC2_Init();
 8002212:	f7ff fb07 	bl	8001824 <MX_DAC2_Init>
  MX_ADC1_Init();
 8002216:	f7ff f97d 	bl	8001514 <MX_ADC1_Init>
  MX_COMP1_Init();
 800221a:	f7ff fa5f 	bl	80016dc <MX_COMP1_Init>
  MX_TIM2_Init();
 800221e:	f000 fc29 	bl	8002a74 <MX_TIM2_Init>
  MX_TIM17_Init();
 8002222:	f000 fdc1 	bl	8002da8 <MX_TIM17_Init>
  MX_SPI3_Init();
 8002226:	f000 f93f 	bl	80024a8 <MX_SPI3_Init>
  MX_RNG_Init();
 800222a:	f000 f92f 	bl	800248c <MX_RNG_Init>
  MX_TIM1_Init();
 800222e:	f000 fbb1 	bl	8002994 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002232:	f000 fcd9 	bl	8002be8 <MX_TIM8_Init>
  MX_TIM16_Init();
 8002236:	f000 fd91 	bl	8002d5c <MX_TIM16_Init>
  MX_TIM15_Init();
 800223a:	f000 fd3d 	bl	8002cb8 <MX_TIM15_Init>
  MX_TIM5_Init();
 800223e:	f000 fc83 	bl	8002b48 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  // main signal function output (external)
  HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8002242:	2300      	movs	r3, #0
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	2378      	movs	r3, #120	; 0x78
 8002248:	4a34      	ldr	r2, [pc, #208]	; (800231c <main+0x124>)
 800224a:	2100      	movs	r1, #0
 800224c:	4834      	ldr	r0, [pc, #208]	; (8002320 <main+0x128>)
 800224e:	f002 fc71 	bl	8004b34 <HAL_DAC_Start_DMA>
  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8002252:	2110      	movs	r1, #16
 8002254:	4832      	ldr	r0, [pc, #200]	; (8002320 <main+0x128>)
 8002256:	f002 fc1a 	bl	8004a8e <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 800225a:	2300      	movs	r3, #0
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	2378      	movs	r3, #120	; 0x78
 8002260:	4a30      	ldr	r2, [pc, #192]	; (8002324 <main+0x12c>)
 8002262:	2100      	movs	r1, #0
 8002264:	4830      	ldr	r0, [pc, #192]	; (8002328 <main+0x130>)
 8002266:	f002 fc65 	bl	8004b34 <HAL_DAC_Start_DMA>

  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);
#ifndef DISABLE_ALL_TIMERS
  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 800226a:	4830      	ldr	r0, [pc, #192]	; (800232c <main+0x134>)
 800226c:	f004 ffe4 	bl	8007238 <HAL_TIM_Base_Start>
  TIM8->ARR = 14015;			// 100Hz
 8002270:	4b2f      	ldr	r3, [pc, #188]	; (8002330 <main+0x138>)
 8002272:	f243 62bf 	movw	r2, #14015	; 0x36bf
 8002276:	62da      	str	r2, [r3, #44]	; 0x2c
  //TIM8->ARR = 65535;
#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8002278:	2201      	movs	r2, #1
 800227a:	2108      	movs	r1, #8
 800227c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002280:	f003 fc5e 	bl	8005b40 <HAL_GPIO_WritePin>

  // PGA gain
  HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8002284:	2201      	movs	r2, #1
 8002286:	2101      	movs	r1, #1
 8002288:	482a      	ldr	r0, [pc, #168]	; (8002334 <main+0x13c>)
 800228a:	f003 fc59 	bl	8005b40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800228e:	2201      	movs	r2, #1
 8002290:	2120      	movs	r1, #32
 8002292:	4829      	ldr	r0, [pc, #164]	; (8002338 <main+0x140>)
 8002294:	f003 fc54 	bl	8005b40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8002298:	2201      	movs	r2, #1
 800229a:	2110      	movs	r1, #16
 800229c:	4826      	ldr	r0, [pc, #152]	; (8002338 <main+0x140>)
 800229e:	f003 fc4f 	bl	8005b40 <HAL_GPIO_WritePin>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 80022a2:	2200      	movs	r2, #0
 80022a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a8:	4823      	ldr	r0, [pc, #140]	; (8002338 <main+0x140>)
 80022aa:	f003 fc49 	bl	8005b40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 80022ae:	2200      	movs	r2, #0
 80022b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022b4:	4820      	ldr	r0, [pc, #128]	; (8002338 <main+0x140>)
 80022b6:	f003 fc43 	bl	8005b40 <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 80022ba:	2201      	movs	r2, #1
 80022bc:	2108      	movs	r1, #8
 80022be:	481e      	ldr	r0, [pc, #120]	; (8002338 <main+0x140>)
 80022c0:	f003 fc3e 	bl	8005b40 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 80022c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022ce:	f023 0307 	bic.w	r3, r3, #7
 80022d2:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 80022d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022de:	f043 0305 	orr.w	r3, r3, #5
 80022e2:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 80022e4:	4815      	ldr	r0, [pc, #84]	; (800233c <main+0x144>)
 80022e6:	f004 ffd5 	bl	8007294 <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 80022ea:	4815      	ldr	r0, [pc, #84]	; (8002340 <main+0x148>)
 80022ec:	f004 ffa4 	bl	8007238 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 80022f0:	4b14      	ldr	r3, [pc, #80]	; (8002344 <main+0x14c>)
 80022f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022f6:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 80022f8:	4b12      	ldr	r3, [pc, #72]	; (8002344 <main+0x14c>)
 80022fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022fe:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8002300:	f7fd ffde 	bl	80002c0 <DM_Init>
  DM_PostInit();
 8002304:	f7fd ffea 	bl	80002dc <DM_PostInit>


  HAL_TIM_Base_Start_IT(&htim15);
 8002308:	480f      	ldr	r0, [pc, #60]	; (8002348 <main+0x150>)
 800230a:	f004 ffc3 	bl	8007294 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim5);
 800230e:	480f      	ldr	r0, [pc, #60]	; (800234c <main+0x154>)
 8002310:	f004 ff92 	bl	8007238 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8002314:	f7fe fc3a 	bl	8000b8c <EM_ProcessEvent>
 8002318:	e7fc      	b.n	8002314 <main+0x11c>
 800231a:	bf00      	nop
 800231c:	200003e4 	.word	0x200003e4
 8002320:	20000d14 	.word	0x20000d14
 8002324:	200007a4 	.word	0x200007a4
 8002328:	20000d00 	.word	0x20000d00
 800232c:	20000e4c 	.word	0x20000e4c
 8002330:	40013400 	.word	0x40013400
 8002334:	48000400 	.word	0x48000400
 8002338:	48000800 	.word	0x48000800
 800233c:	20000fc8 	.word	0x20000fc8
 8002340:	20000f7c 	.word	0x20000f7c
 8002344:	40001000 	.word	0x40001000
 8002348:	20000e98 	.word	0x20000e98
 800234c:	20000f30 	.word	0x20000f30

08002350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b0a8      	sub	sp, #160	; 0xa0
 8002354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002356:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800235a:	2238      	movs	r2, #56	; 0x38
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f007 fa5e 	bl	8009820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002364:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002374:	463b      	mov	r3, r7
 8002376:	2254      	movs	r2, #84	; 0x54
 8002378:	2100      	movs	r1, #0
 800237a:	4618      	mov	r0, r3
 800237c:	f007 fa50 	bl	8009820 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002380:	2000      	movs	r0, #0
 8002382:	f003 fbf5 	bl	8005b70 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8002386:	2322      	movs	r3, #34	; 0x22
 8002388:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800238a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800238e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002390:	2340      	movs	r3, #64	; 0x40
 8002392:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002394:	2301      	movs	r3, #1
 8002396:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800239a:	2302      	movs	r3, #2
 800239c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023a0:	2302      	movs	r3, #2
 80023a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80023a6:	2302      	movs	r3, #2
 80023a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 80023ac:	232a      	movs	r3, #42	; 0x2a
 80023ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023b2:	2302      	movs	r3, #2
 80023b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80023b8:	2304      	movs	r3, #4
 80023ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80023be:	2302      	movs	r3, #2
 80023c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80023c8:	4618      	mov	r0, r3
 80023ca:	f003 fc75 	bl	8005cb8 <HAL_RCC_OscConfig>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80023d4:	f000 f82a 	bl	800242c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023d8:	230f      	movs	r3, #15
 80023da:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023dc:	2303      	movs	r3, #3
 80023de:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e0:	2300      	movs	r3, #0
 80023e2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023e4:	2300      	movs	r3, #0
 80023e6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023e8:	2300      	movs	r3, #0
 80023ea:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 80023ec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023f0:	2108      	movs	r1, #8
 80023f2:	4618      	mov	r0, r3
 80023f4:	f003 ff78 	bl	80062e8 <HAL_RCC_ClockConfig>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80023fe:	f000 f815 	bl	800242c <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8002402:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002406:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8002408:	2300      	movs	r3, #0
 800240a:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800240c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002410:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002412:	463b      	mov	r3, r7
 8002414:	4618      	mov	r0, r3
 8002416:	f004 f957 	bl	80066c8 <HAL_RCCEx_PeriphCLKConfig>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002420:	f000 f804 	bl	800242c <Error_Handler>
  }
}
 8002424:	bf00      	nop
 8002426:	37a0      	adds	r7, #160	; 0xa0
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f043 0204 	orr.w	r2, r3, #4
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	601a      	str	r2, [r3, #0]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
	...

0800245c <LL_AHB2_GRP1_EnableClock>:
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002466:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002468:	4907      	ldr	r1, [pc, #28]	; (8002488 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4313      	orrs	r3, r2
 800246e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002472:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4013      	ands	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800247a:	68fb      	ldr	r3, [r7, #12]
}
 800247c:	bf00      	nop
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	40021000 	.word	0x40021000

0800248c <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8002490:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002494:	f7ff ffe2 	bl	800245c <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8002498:	4802      	ldr	r0, [pc, #8]	; (80024a4 <MX_RNG_Init+0x18>)
 800249a:	f7ff ffce 	bl	800243a <LL_RNG_Enable>

}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	50060800 	.word	0x50060800

080024a8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80024ac:	4b1b      	ldr	r3, [pc, #108]	; (800251c <MX_SPI3_Init+0x74>)
 80024ae:	4a1c      	ldr	r2, [pc, #112]	; (8002520 <MX_SPI3_Init+0x78>)
 80024b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80024b2:	4b1a      	ldr	r3, [pc, #104]	; (800251c <MX_SPI3_Init+0x74>)
 80024b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80024b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80024ba:	4b18      	ldr	r3, [pc, #96]	; (800251c <MX_SPI3_Init+0x74>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80024c0:	4b16      	ldr	r3, [pc, #88]	; (800251c <MX_SPI3_Init+0x74>)
 80024c2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80024c6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024c8:	4b14      	ldr	r3, [pc, #80]	; (800251c <MX_SPI3_Init+0x74>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024ce:	4b13      	ldr	r3, [pc, #76]	; (800251c <MX_SPI3_Init+0x74>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80024d4:	4b11      	ldr	r3, [pc, #68]	; (800251c <MX_SPI3_Init+0x74>)
 80024d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024da:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80024dc:	4b0f      	ldr	r3, [pc, #60]	; (800251c <MX_SPI3_Init+0x74>)
 80024de:	2210      	movs	r2, #16
 80024e0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <MX_SPI3_Init+0x74>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80024e8:	4b0c      	ldr	r3, [pc, #48]	; (800251c <MX_SPI3_Init+0x74>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024ee:	4b0b      	ldr	r3, [pc, #44]	; (800251c <MX_SPI3_Init+0x74>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80024f4:	4b09      	ldr	r3, [pc, #36]	; (800251c <MX_SPI3_Init+0x74>)
 80024f6:	2207      	movs	r2, #7
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024fa:	4b08      	ldr	r3, [pc, #32]	; (800251c <MX_SPI3_Init+0x74>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <MX_SPI3_Init+0x74>)
 8002502:	2208      	movs	r2, #8
 8002504:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002506:	4805      	ldr	r0, [pc, #20]	; (800251c <MX_SPI3_Init+0x74>)
 8002508:	f004 fb2a 	bl	8006b60 <HAL_SPI_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002512:	f7ff ff8b 	bl	800242c <Error_Handler>
  }

}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000de8 	.word	0x20000de8
 8002520:	40003c00 	.word	0x40003c00

08002524 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	; 0x28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a17      	ldr	r2, [pc, #92]	; (80025a0 <HAL_SPI_MspInit+0x7c>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d128      	bne.n	8002598 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002546:	4b17      	ldr	r3, [pc, #92]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800254a:	4a16      	ldr	r2, [pc, #88]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 800254c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002550:	6593      	str	r3, [r2, #88]	; 0x58
 8002552:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002556:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800255a:	613b      	str	r3, [r7, #16]
 800255c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800255e:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002562:	4a10      	ldr	r2, [pc, #64]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800256a:	4b0e      	ldr	r3, [pc, #56]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 800256c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002576:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800257a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257c:	2302      	movs	r3, #2
 800257e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002580:	2300      	movs	r3, #0
 8002582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002584:	2300      	movs	r3, #0
 8002586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002588:	2306      	movs	r3, #6
 800258a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800258c:	f107 0314 	add.w	r3, r7, #20
 8002590:	4619      	mov	r1, r3
 8002592:	4805      	ldr	r0, [pc, #20]	; (80025a8 <HAL_SPI_MspInit+0x84>)
 8002594:	f003 f93a 	bl	800580c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002598:	bf00      	nop
 800259a:	3728      	adds	r7, #40	; 0x28
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40003c00 	.word	0x40003c00
 80025a4:	40021000 	.word	0x40021000
 80025a8:	48000800 	.word	0x48000800

080025ac <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80025b0:	4b05      	ldr	r3, [pc, #20]	; (80025c8 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	4a04      	ldr	r2, [pc, #16]	; (80025c8 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80025b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025ba:	6093      	str	r3, [r2, #8]
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40007000 	.word	0x40007000

080025cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025d2:	4b0f      	ldr	r3, [pc, #60]	; (8002610 <HAL_MspInit+0x44>)
 80025d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025d6:	4a0e      	ldr	r2, [pc, #56]	; (8002610 <HAL_MspInit+0x44>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6613      	str	r3, [r2, #96]	; 0x60
 80025de:	4b0c      	ldr	r3, [pc, #48]	; (8002610 <HAL_MspInit+0x44>)
 80025e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	607b      	str	r3, [r7, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ea:	4b09      	ldr	r3, [pc, #36]	; (8002610 <HAL_MspInit+0x44>)
 80025ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ee:	4a08      	ldr	r2, [pc, #32]	; (8002610 <HAL_MspInit+0x44>)
 80025f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025f4:	6593      	str	r3, [r2, #88]	; 0x58
 80025f6:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_MspInit+0x44>)
 80025f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8002602:	f7ff ffd3 	bl	80025ac <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	40021000 	.word	0x40021000

08002614 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800261c:	4b07      	ldr	r3, [pc, #28]	; (800263c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800261e:	695a      	ldr	r2, [r3, #20]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4013      	ands	r3, r2
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	429a      	cmp	r2, r3
 8002628:	d101      	bne.n	800262e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800262a:	2301      	movs	r3, #1
 800262c:	e000      	b.n	8002630 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	40010400 	.word	0x40010400

08002640 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002648:	4a04      	ldr	r2, [pc, #16]	; (800265c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6153      	str	r3, [r2, #20]
}
 800264e:	bf00      	nop
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	40010400 	.word	0x40010400

08002660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800266e:	b480      	push	{r7}
 8002670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002672:	e7fe      	b.n	8002672 <HardFault_Handler+0x4>

08002674 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002678:	e7fe      	b.n	8002678 <MemManage_Handler+0x4>

0800267a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800267a:	b480      	push	{r7}
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800267e:	e7fe      	b.n	800267e <BusFault_Handler+0x4>

08002680 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002684:	e7fe      	b.n	8002684 <UsageFault_Handler+0x4>

08002686 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002686:	b480      	push	{r7}
 8002688:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800268a:	bf00      	nop
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002698:	bf00      	nop
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026a2:	b480      	push	{r7}
 80026a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026b4:	f000 fd3a 	bl	800312c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026b8:	bf00      	nop
 80026ba:	bd80      	pop	{r7, pc}

080026bc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

//	if(HAL_GPIO_ReadPin(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin))
//	{
		//snprintf(control_pressed, sizeof(control_pressed), "BTN3");
		EM_SetNewEvent(evRedBtn);
 80026c0:	2004      	movs	r0, #4
 80026c2:	f7fe fc7f 	bl	8000fc4 <EM_SetNewEvent>
 		//printf("BTN3_EXTI0_Pin\n");
//	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80026c6:	2001      	movs	r0, #1
 80026c8:	f7ff ffa4 	bl	8002614 <LL_EXTI_IsActiveFlag_0_31>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d002      	beq.n	80026d8 <EXTI0_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80026d2:	2001      	movs	r0, #1
 80026d4:	f7ff ffb4 	bl	8002640 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	bd80      	pop	{r7, pc}

080026dc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0

//	if(HAL_GPIO_ReadPin(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin))
//	{
		//snprintf(control_pressed, sizeof(control_pressed), "BTN4");
		//printf("BTN4_EXTI1_Pin\n");
		EM_SetNewEvent(evGreenBtn);
 80026e0:	2002      	movs	r0, #2
 80026e2:	f7fe fc6f 	bl	8000fc4 <EM_SetNewEvent>
//	}

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 80026e6:	2002      	movs	r0, #2
 80026e8:	f7ff ff94 	bl	8002614 <LL_EXTI_IsActiveFlag_0_31>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d002      	beq.n	80026f8 <EXTI1_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 80026f2:	2002      	movs	r0, #2
 80026f4:	f7ff ffa4 	bl	8002640 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80026f8:	bf00      	nop
 80026fa:	bd80      	pop	{r7, pc}

080026fc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */


		//snprintf(control_pressed, sizeof(control_pressed), "ENC_BTN");
		//printf("ENC_EXTI2_Pin\n");
		EM_SetNewEvent(evEncoderPush);
 8002700:	2006      	movs	r0, #6
 8002702:	f7fe fc5f 	bl	8000fc4 <EM_SetNewEvent>



  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8002706:	2004      	movs	r0, #4
 8002708:	f7ff ff84 	bl	8002614 <LL_EXTI_IsActiveFlag_0_31>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d002      	beq.n	8002718 <EXTI2_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8002712:	2004      	movs	r0, #4
 8002714:	f7ff ff94 	bl	8002640 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}

0800271c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002720:	4802      	ldr	r0, [pc, #8]	; (800272c <DMA1_Channel1_IRQHandler+0x10>)
 8002722:	f002 ff23 	bl	800556c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000c7c 	.word	0x20000c7c

08002730 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002734:	4802      	ldr	r0, [pc, #8]	; (8002740 <DMA1_Channel2_IRQHandler+0x10>)
 8002736:	f002 ff19 	bl	800556c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000d28 	.word	0x20000d28

08002744 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8002748:	4802      	ldr	r0, [pc, #8]	; (8002754 <DMA1_Channel3_IRQHandler+0x10>)
 800274a:	f002 ff0f 	bl	800556c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800274e:	bf00      	nop
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20000d88 	.word	0x20000d88

08002758 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 800275c:	f7fd fddc 	bl	8000318 <DM_UpdateDisplay>
	//DM_TestScreen();

	if((TIM1->CNT < last_enc_value) || (TIM1->CNT > last_enc_value))
 8002760:	4b0d      	ldr	r3, [pc, #52]	; (8002798 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8002762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002764:	4a0d      	ldr	r2, [pc, #52]	; (800279c <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8002766:	8812      	ldrh	r2, [r2, #0]
 8002768:	4293      	cmp	r3, r2
 800276a:	d305      	bcc.n	8002778 <TIM1_BRK_TIM15_IRQHandler+0x20>
 800276c:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	4a0a      	ldr	r2, [pc, #40]	; (800279c <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8002772:	8812      	ldrh	r2, [r2, #0]
 8002774:	4293      	cmp	r3, r2
 8002776:	d902      	bls.n	800277e <TIM1_BRK_TIM15_IRQHandler+0x26>
	{

		EM_SetNewEvent(evEncoderSet);
 8002778:	2005      	movs	r0, #5
 800277a:	f7fe fc23 	bl	8000fc4 <EM_SetNewEvent>

	}
	last_enc_value = TIM1->CNT;
 800277e:	4b06      	ldr	r3, [pc, #24]	; (8002798 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8002780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002782:	b29a      	uxth	r2, r3
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8002786:	801a      	strh	r2, [r3, #0]

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002788:	4805      	ldr	r0, [pc, #20]	; (80027a0 <TIM1_BRK_TIM15_IRQHandler+0x48>)
 800278a:	f004 fe8e 	bl	80074aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800278e:	4805      	ldr	r0, [pc, #20]	; (80027a4 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 8002790:	f004 fe8b 	bl	80074aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40012c00 	.word	0x40012c00
 800279c:	20000bf4 	.word	0x20000bf4
 80027a0:	20000f7c 	.word	0x20000f7c
 80027a4:	20000e98 	.word	0x20000e98

080027a8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	snprintf(control_pressed, sizeof(control_pressed), " ");
 80027ac:	4a05      	ldr	r2, [pc, #20]	; (80027c4 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 80027ae:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <TIM1_UP_TIM16_IRQHandler+0x20>)
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	8013      	strh	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027b4:	4805      	ldr	r0, [pc, #20]	; (80027cc <TIM1_UP_TIM16_IRQHandler+0x24>)
 80027b6:	f004 fe78 	bl	80074aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80027ba:	4805      	ldr	r0, [pc, #20]	; (80027d0 <TIM1_UP_TIM16_IRQHandler+0x28>)
 80027bc:	f004 fe75 	bl	80074aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000c04 	.word	0x20000c04
 80027c8:	0800aa7c 	.word	0x0800aa7c
 80027cc:	20000f7c 	.word	0x20000f7c
 80027d0:	20001014 	.word	0x20001014

080027d4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 80027d8:	f7ff f962 	bl	8001aa0 <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027dc:	4803      	ldr	r0, [pc, #12]	; (80027ec <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80027de:	f004 fe64 	bl	80074aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 80027e2:	4803      	ldr	r0, [pc, #12]	; (80027f0 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 80027e4:	f004 fe61 	bl	80074aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000f7c 	.word	0x20000f7c
 80027f0:	20000ee4 	.word	0x20000ee4

080027f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027f8:	4802      	ldr	r0, [pc, #8]	; (8002804 <TIM2_IRQHandler+0x10>)
 80027fa:	f004 fe56 	bl	80074aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000fc8 	.word	0x20000fc8

08002808 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	if(HAL_GPIO_ReadPin(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin))
 800280c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002810:	4815      	ldr	r0, [pc, #84]	; (8002868 <EXTI15_10_IRQHandler+0x60>)
 8002812:	f003 f97d 	bl	8005b10 <HAL_GPIO_ReadPin>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d002      	beq.n	8002822 <EXTI15_10_IRQHandler+0x1a>
	{
		EM_SetNewEvent(evYellowBtn);
 800281c:	2003      	movs	r0, #3
 800281e:	f7fe fbd1 	bl	8000fc4 <EM_SetNewEvent>
		//snprintf(control_pressed, sizeof(control_pressed), "BTN1");
		//printf("BTN1_EXTI14_Pin\n");
	}
	if(HAL_GPIO_ReadPin(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin))
 8002822:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002826:	4810      	ldr	r0, [pc, #64]	; (8002868 <EXTI15_10_IRQHandler+0x60>)
 8002828:	f003 f972 	bl	8005b10 <HAL_GPIO_ReadPin>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d002      	beq.n	8002838 <EXTI15_10_IRQHandler+0x30>
	{
		EM_SetNewEvent(evBlueBtn);
 8002832:	2001      	movs	r0, #1
 8002834:	f7fe fbc6 	bl	8000fc4 <EM_SetNewEvent>
		//snprintf(control_pressed, sizeof(control_pressed), "BTN2");
		//printf("BTN2_EXTI15_Pin\n");
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8002838:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800283c:	f7ff feea 	bl	8002614 <LL_EXTI_IsActiveFlag_0_31>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <EXTI15_10_IRQHandler+0x46>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8002846:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800284a:	f7ff fef9 	bl	8002640 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 800284e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002852:	f7ff fedf 	bl	8002614 <LL_EXTI_IsActiveFlag_0_31>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <EXTI15_10_IRQHandler+0x5c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 800285c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002860:	f7ff feee 	bl	8002640 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002864:	bf00      	nop
 8002866:	bd80      	pop	{r7, pc}
 8002868:	48000800 	.word	0x48000800

0800286c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]
 800287c:	e00a      	b.n	8002894 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800287e:	f3af 8000 	nop.w
 8002882:	4601      	mov	r1, r0
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	1c5a      	adds	r2, r3, #1
 8002888:	60ba      	str	r2, [r7, #8]
 800288a:	b2ca      	uxtb	r2, r1
 800288c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	3301      	adds	r3, #1
 8002892:	617b      	str	r3, [r7, #20]
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	429a      	cmp	r2, r3
 800289a:	dbf0      	blt.n	800287e <_read+0x12>
	}

return len;
 800289c:	687b      	ldr	r3, [r7, #4]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
	return -1;
 80028ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028be:	b480      	push	{r7}
 80028c0:	b083      	sub	sp, #12
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
 80028c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028ce:	605a      	str	r2, [r3, #4]
	return 0;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <_isatty>:

int _isatty(int file)
{
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
	return 1;
 80028e6:	2301      	movs	r3, #1
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
	return 0;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002918:	4b11      	ldr	r3, [pc, #68]	; (8002960 <_sbrk+0x50>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d102      	bne.n	8002926 <_sbrk+0x16>
		heap_end = &end;
 8002920:	4b0f      	ldr	r3, [pc, #60]	; (8002960 <_sbrk+0x50>)
 8002922:	4a10      	ldr	r2, [pc, #64]	; (8002964 <_sbrk+0x54>)
 8002924:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002926:	4b0e      	ldr	r3, [pc, #56]	; (8002960 <_sbrk+0x50>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800292c:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <_sbrk+0x50>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4413      	add	r3, r2
 8002934:	466a      	mov	r2, sp
 8002936:	4293      	cmp	r3, r2
 8002938:	d907      	bls.n	800294a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800293a:	f006 ff47 	bl	80097cc <__errno>
 800293e:	4602      	mov	r2, r0
 8002940:	230c      	movs	r3, #12
 8002942:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002944:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002948:	e006      	b.n	8002958 <_sbrk+0x48>
	}

	heap_end += incr;
 800294a:	4b05      	ldr	r3, [pc, #20]	; (8002960 <_sbrk+0x50>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	4a03      	ldr	r2, [pc, #12]	; (8002960 <_sbrk+0x50>)
 8002954:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002956:	68fb      	ldr	r3, [r7, #12]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000bf8 	.word	0x20000bf8
 8002964:	20001068 	.word	0x20001068

08002968 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800296c:	4b08      	ldr	r3, [pc, #32]	; (8002990 <SystemInit+0x28>)
 800296e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002972:	4a07      	ldr	r2, [pc, #28]	; (8002990 <SystemInit+0x28>)
 8002974:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002978:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800297c:	4b04      	ldr	r3, [pc, #16]	; (8002990 <SystemInit+0x28>)
 800297e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002982:	609a      	str	r2, [r3, #8]
#endif
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b09a      	sub	sp, #104	; 0x68
 8002998:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800299a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800299e:	2224      	movs	r2, #36	; 0x24
 80029a0:	2100      	movs	r1, #0
 80029a2:	4618      	mov	r0, r3
 80029a4:	f006 ff3c 	bl	8009820 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80029ac:	2200      	movs	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	605a      	str	r2, [r3, #4]
 80029b2:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80029b4:	1d3b      	adds	r3, r7, #4
 80029b6:	2234      	movs	r2, #52	; 0x34
 80029b8:	2100      	movs	r1, #0
 80029ba:	4618      	mov	r0, r3
 80029bc:	f006 ff30 	bl	8009820 <memset>

  htim1.Instance = TIM1;
 80029c0:	4b2a      	ldr	r3, [pc, #168]	; (8002a6c <MX_TIM1_Init+0xd8>)
 80029c2:	4a2b      	ldr	r2, [pc, #172]	; (8002a70 <MX_TIM1_Init+0xdc>)
 80029c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80029c6:	4b29      	ldr	r3, [pc, #164]	; (8002a6c <MX_TIM1_Init+0xd8>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80029cc:	4b27      	ldr	r3, [pc, #156]	; (8002a6c <MX_TIM1_Init+0xd8>)
 80029ce:	2240      	movs	r2, #64	; 0x40
 80029d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80029d2:	4b26      	ldr	r3, [pc, #152]	; (8002a6c <MX_TIM1_Init+0xd8>)
 80029d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029da:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <MX_TIM1_Init+0xd8>)
 80029dc:	2200      	movs	r2, #0
 80029de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80029e0:	4b22      	ldr	r3, [pc, #136]	; (8002a6c <MX_TIM1_Init+0xd8>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029e6:	4b21      	ldr	r3, [pc, #132]	; (8002a6c <MX_TIM1_Init+0xd8>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029ec:	2303      	movs	r3, #3
 80029ee:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029f0:	2300      	movs	r3, #0
 80029f2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029f4:	2301      	movs	r3, #1
 80029f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029f8:	2300      	movs	r3, #0
 80029fa:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80029fc:	2300      	movs	r3, #0
 80029fe:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a00:	2300      	movs	r3, #0
 8002a02:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a04:	2301      	movs	r3, #1
 8002a06:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002a10:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a14:	4619      	mov	r1, r3
 8002a16:	4815      	ldr	r0, [pc, #84]	; (8002a6c <MX_TIM1_Init+0xd8>)
 8002a18:	f004 fca1 	bl	800735e <HAL_TIM_Encoder_Init>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002a22:	f7ff fd03 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a26:	2300      	movs	r3, #0
 8002a28:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a32:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002a36:	4619      	mov	r1, r3
 8002a38:	480c      	ldr	r0, [pc, #48]	; (8002a6c <MX_TIM1_Init+0xd8>)
 8002a3a:	f005 fa19 	bl	8007e70 <HAL_TIMEx_MasterConfigSynchronization>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8002a44:	f7ff fcf2 	bl	800242c <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a50:	1d3b      	adds	r3, r7, #4
 8002a52:	4619      	mov	r1, r3
 8002a54:	4805      	ldr	r0, [pc, #20]	; (8002a6c <MX_TIM1_Init+0xd8>)
 8002a56:	f005 faa1 	bl	8007f9c <HAL_TIMEx_ConfigBreakDeadTime>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8002a60:	f7ff fce4 	bl	800242c <Error_Handler>
  }

}
 8002a64:	bf00      	nop
 8002a66:	3768      	adds	r7, #104	; 0x68
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	20000f7c 	.word	0x20000f7c
 8002a70:	40012c00 	.word	0x40012c00

08002a74 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08c      	sub	sp, #48	; 0x30
 8002a78:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a7a:	f107 0320 	add.w	r3, r7, #32
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	605a      	str	r2, [r3, #4]
 8002a84:	609a      	str	r2, [r3, #8]
 8002a86:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002a88:	f107 030c 	add.w	r3, r7, #12
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a98:	463b      	mov	r3, r7
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	605a      	str	r2, [r3, #4]
 8002aa0:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8002aa2:	4b28      	ldr	r3, [pc, #160]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002aa4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002aa8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 8002aaa:	4b26      	ldr	r3, [pc, #152]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002aac:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002ab0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ab2:	4b24      	ldr	r3, [pc, #144]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 8002ab8:	4b22      	ldr	r3, [pc, #136]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002aba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002abe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ac0:	4b20      	ldr	r3, [pc, #128]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ac6:	4b1f      	ldr	r3, [pc, #124]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002acc:	481d      	ldr	r0, [pc, #116]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002ace:	f004 fb5c 	bl	800718a <HAL_TIM_Base_Init>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002ad8:	f7ff fca8 	bl	800242c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ae0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ae2:	f107 0320 	add.w	r3, r7, #32
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4816      	ldr	r0, [pc, #88]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002aea:	f004 fe5d 	bl	80077a8 <HAL_TIM_ConfigClockSource>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002af4:	f7ff fc9a 	bl	800242c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002af8:	2305      	movs	r3, #5
 8002afa:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002afc:	2350      	movs	r3, #80	; 0x50
 8002afe:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8002b00:	2300      	movs	r3, #0
 8002b02:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002b08:	f107 030c 	add.w	r3, r7, #12
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	480d      	ldr	r0, [pc, #52]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002b10:	f004 ff3a 	bl	8007988 <HAL_TIM_SlaveConfigSynchro>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8002b1a:	f7ff fc87 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b22:	2300      	movs	r3, #0
 8002b24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b26:	463b      	mov	r3, r7
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4806      	ldr	r0, [pc, #24]	; (8002b44 <MX_TIM2_Init+0xd0>)
 8002b2c:	f005 f9a0 	bl	8007e70 <HAL_TIMEx_MasterConfigSynchronization>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8002b36:	f7ff fc79 	bl	800242c <Error_Handler>
  }

}
 8002b3a:	bf00      	nop
 8002b3c:	3730      	adds	r7, #48	; 0x30
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000fc8 	.word	0x20000fc8

08002b48 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b088      	sub	sp, #32
 8002b4c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b4e:	f107 0310 	add.w	r3, r7, #16
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
 8002b56:	605a      	str	r2, [r3, #4]
 8002b58:	609a      	str	r2, [r3, #8]
 8002b5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b5c:	1d3b      	adds	r3, r7, #4
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	605a      	str	r2, [r3, #4]
 8002b64:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8002b66:	4b1e      	ldr	r3, [pc, #120]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002b68:	4a1e      	ldr	r2, [pc, #120]	; (8002be4 <MX_TIM5_Init+0x9c>)
 8002b6a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8002b6c:	4b1c      	ldr	r3, [pc, #112]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002b6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b72:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b74:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002b7a:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002b7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b80:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8002b82:	4b17      	ldr	r3, [pc, #92]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002b84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b88:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b8a:	4b15      	ldr	r3, [pc, #84]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002b90:	4813      	ldr	r0, [pc, #76]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002b92:	f004 fafa 	bl	800718a <HAL_TIM_Base_Init>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002b9c:	f7ff fc46 	bl	800242c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ba0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ba4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002ba6:	f107 0310 	add.w	r3, r7, #16
 8002baa:	4619      	mov	r1, r3
 8002bac:	480c      	ldr	r0, [pc, #48]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002bae:	f004 fdfb 	bl	80077a8 <HAL_TIM_ConfigClockSource>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8002bb8:	f7ff fc38 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4805      	ldr	r0, [pc, #20]	; (8002be0 <MX_TIM5_Init+0x98>)
 8002bca:	f005 f951 	bl	8007e70 <HAL_TIMEx_MasterConfigSynchronization>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8002bd4:	f7ff fc2a 	bl	800242c <Error_Handler>
  }

}
 8002bd8:	bf00      	nop
 8002bda:	3720      	adds	r7, #32
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20000f30 	.word	0x20000f30
 8002be4:	40000c00 	.word	0x40000c00

08002be8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b094      	sub	sp, #80	; 0x50
 8002bec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	605a      	str	r2, [r3, #4]
 8002bf8:	609a      	str	r2, [r3, #8]
 8002bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bfc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	605a      	str	r2, [r3, #4]
 8002c06:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c08:	463b      	mov	r3, r7
 8002c0a:	2234      	movs	r2, #52	; 0x34
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f006 fe06 	bl	8009820 <memset>

  htim8.Instance = TIM8;
 8002c14:	4b26      	ldr	r3, [pc, #152]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c16:	4a27      	ldr	r2, [pc, #156]	; (8002cb4 <MX_TIM8_Init+0xcc>)
 8002c18:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002c1a:	4b25      	ldr	r3, [pc, #148]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c20:	4b23      	ldr	r3, [pc, #140]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8002c26:	4b22      	ldr	r3, [pc, #136]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c28:	2201      	movs	r2, #1
 8002c2a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c2c:	4b20      	ldr	r3, [pc, #128]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002c32:	4b1f      	ldr	r3, [pc, #124]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c38:	4b1d      	ldr	r3, [pc, #116]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002c3e:	481c      	ldr	r0, [pc, #112]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c40:	f004 faa3 	bl	800718a <HAL_TIM_Base_Init>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8002c4a:	f7ff fbef 	bl	800242c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c52:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002c54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4815      	ldr	r0, [pc, #84]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c5c:	f004 fda4 	bl	80077a8 <HAL_TIM_ConfigClockSource>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8002c66:	f7ff fbe1 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002c6a:	2320      	movs	r3, #32
 8002c6c:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c72:	2300      	movs	r3, #0
 8002c74:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002c76:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	480c      	ldr	r0, [pc, #48]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c7e:	f005 f8f7 	bl	8007e70 <HAL_TIMEx_MasterConfigSynchronization>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002c88:	f7ff fbd0 	bl	800242c <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002c90:	2300      	movs	r3, #0
 8002c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002c94:	463b      	mov	r3, r7
 8002c96:	4619      	mov	r1, r3
 8002c98:	4805      	ldr	r0, [pc, #20]	; (8002cb0 <MX_TIM8_Init+0xc8>)
 8002c9a:	f005 f97f 	bl	8007f9c <HAL_TIMEx_ConfigBreakDeadTime>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8002ca4:	f7ff fbc2 	bl	800242c <Error_Handler>
  }

}
 8002ca8:	bf00      	nop
 8002caa:	3750      	adds	r7, #80	; 0x50
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20000e4c 	.word	0x20000e4c
 8002cb4:	40013400 	.word	0x40013400

08002cb8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cbe:	f107 0310 	add.w	r3, r7, #16
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ccc:	1d3b      	adds	r3, r7, #4
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	605a      	str	r2, [r3, #4]
 8002cd4:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8002cd6:	4b1f      	ldr	r3, [pc, #124]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002cd8:	4a1f      	ldr	r2, [pc, #124]	; (8002d58 <MX_TIM15_Init+0xa0>)
 8002cda:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8002cdc:	4b1d      	ldr	r3, [pc, #116]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002cde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ce2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce4:	4b1b      	ldr	r3, [pc, #108]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8002cea:	4b1a      	ldr	r3, [pc, #104]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002cec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cf0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf2:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002cf8:	4b16      	ldr	r3, [pc, #88]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002d04:	4813      	ldr	r0, [pc, #76]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002d06:	f004 fa40 	bl	800718a <HAL_TIM_Base_Init>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8002d10:	f7ff fb8c 	bl	800242c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d18:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002d1a:	f107 0310 	add.w	r3, r7, #16
 8002d1e:	4619      	mov	r1, r3
 8002d20:	480c      	ldr	r0, [pc, #48]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002d22:	f004 fd41 	bl	80077a8 <HAL_TIM_ConfigClockSource>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8002d2c:	f7ff fb7e 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d30:	2300      	movs	r3, #0
 8002d32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002d38:	1d3b      	adds	r3, r7, #4
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4805      	ldr	r0, [pc, #20]	; (8002d54 <MX_TIM15_Init+0x9c>)
 8002d3e:	f005 f897 	bl	8007e70 <HAL_TIMEx_MasterConfigSynchronization>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8002d48:	f7ff fb70 	bl	800242c <Error_Handler>
  }

}
 8002d4c:	bf00      	nop
 8002d4e:	3720      	adds	r7, #32
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	20000e98 	.word	0x20000e98
 8002d58:	40014000 	.word	0x40014000

08002d5c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8002d60:	4b0f      	ldr	r3, [pc, #60]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d62:	4a10      	ldr	r2, [pc, #64]	; (8002da4 <MX_TIM16_Init+0x48>)
 8002d64:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8002d66:	4b0e      	ldr	r3, [pc, #56]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d6c:	4b0c      	ldr	r3, [pc, #48]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 8191;
 8002d72:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d74:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8002d78:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d7a:	4b09      	ldr	r3, [pc, #36]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002d80:	4b07      	ldr	r3, [pc, #28]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d86:	4b06      	ldr	r3, [pc, #24]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002d8c:	4804      	ldr	r0, [pc, #16]	; (8002da0 <MX_TIM16_Init+0x44>)
 8002d8e:	f004 f9fc 	bl	800718a <HAL_TIM_Base_Init>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002d98:	f7ff fb48 	bl	800242c <Error_Handler>
  }

}
 8002d9c:	bf00      	nop
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20001014 	.word	0x20001014
 8002da4:	40014400 	.word	0x40014400

08002da8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8002dac:	4b0f      	ldr	r3, [pc, #60]	; (8002dec <MX_TIM17_Init+0x44>)
 8002dae:	4a10      	ldr	r2, [pc, #64]	; (8002df0 <MX_TIM17_Init+0x48>)
 8002db0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 8002db2:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <MX_TIM17_Init+0x44>)
 8002db4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8002db8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dba:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <MX_TIM17_Init+0x44>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 8002dc0:	4b0a      	ldr	r3, [pc, #40]	; (8002dec <MX_TIM17_Init+0x44>)
 8002dc2:	2240      	movs	r2, #64	; 0x40
 8002dc4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dc6:	4b09      	ldr	r3, [pc, #36]	; (8002dec <MX_TIM17_Init+0x44>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002dcc:	4b07      	ldr	r3, [pc, #28]	; (8002dec <MX_TIM17_Init+0x44>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dd2:	4b06      	ldr	r3, [pc, #24]	; (8002dec <MX_TIM17_Init+0x44>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002dd8:	4804      	ldr	r0, [pc, #16]	; (8002dec <MX_TIM17_Init+0x44>)
 8002dda:	f004 f9d6 	bl	800718a <HAL_TIM_Base_Init>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8002de4:	f7ff fb22 	bl	800242c <Error_Handler>
  }

}
 8002de8:	bf00      	nop
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	20000ee4 	.word	0x20000ee4
 8002df0:	40014800 	.word	0x40014800

08002df4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08a      	sub	sp, #40	; 0x28
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfc:	f107 0314 	add.w	r3, r7, #20
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	60da      	str	r2, [r3, #12]
 8002e0a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a23      	ldr	r2, [pc, #140]	; (8002ea0 <HAL_TIM_Encoder_MspInit+0xac>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d13f      	bne.n	8002e96 <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e16:	4b23      	ldr	r3, [pc, #140]	; (8002ea4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e1a:	4a22      	ldr	r2, [pc, #136]	; (8002ea4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002e1c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e20:	6613      	str	r3, [r2, #96]	; 0x60
 8002e22:	4b20      	ldr	r3, [pc, #128]	; (8002ea4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e2a:	613b      	str	r3, [r7, #16]
 8002e2c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e2e:	4b1d      	ldr	r3, [pc, #116]	; (8002ea4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e32:	4a1c      	ldr	r2, [pc, #112]	; (8002ea4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002e34:	f043 0304 	orr.w	r3, r3, #4
 8002e38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ea4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e46:	2303      	movs	r3, #3
 8002e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e52:	2300      	movs	r3, #0
 8002e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002e56:	2302      	movs	r3, #2
 8002e58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e5a:	f107 0314 	add.w	r3, r7, #20
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4811      	ldr	r0, [pc, #68]	; (8002ea8 <HAL_TIM_Encoder_MspInit+0xb4>)
 8002e62:	f002 fcd3 	bl	800580c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002e66:	2200      	movs	r2, #0
 8002e68:	2100      	movs	r1, #0
 8002e6a:	2018      	movs	r0, #24
 8002e6c:	f001 fdb9 	bl	80049e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002e70:	2018      	movs	r0, #24
 8002e72:	f001 fdd0 	bl	8004a16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	2101      	movs	r1, #1
 8002e7a:	2019      	movs	r0, #25
 8002e7c:	f001 fdb1 	bl	80049e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002e80:	2019      	movs	r0, #25
 8002e82:	f001 fdc8 	bl	8004a16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2101      	movs	r1, #1
 8002e8a:	201a      	movs	r0, #26
 8002e8c:	f001 fda9 	bl	80049e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002e90:	201a      	movs	r0, #26
 8002e92:	f001 fdc0 	bl	8004a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002e96:	bf00      	nop
 8002e98:	3728      	adds	r7, #40	; 0x28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40012c00 	.word	0x40012c00
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	48000800 	.word	0x48000800

08002eac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08e      	sub	sp, #56	; 0x38
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	605a      	str	r2, [r3, #4]
 8002ebe:	609a      	str	r2, [r3, #8]
 8002ec0:	60da      	str	r2, [r3, #12]
 8002ec2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ecc:	d131      	bne.n	8002f32 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ece:	4b53      	ldr	r3, [pc, #332]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed2:	4a52      	ldr	r2, [pc, #328]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	6593      	str	r3, [r2, #88]	; 0x58
 8002eda:	4b50      	ldr	r3, [pc, #320]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	623b      	str	r3, [r7, #32]
 8002ee4:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee6:	4b4d      	ldr	r3, [pc, #308]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eea:	4a4c      	ldr	r2, [pc, #304]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002eec:	f043 0301 	orr.w	r3, r3, #1
 8002ef0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ef2:	4b4a      	ldr	r3, [pc, #296]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	61fb      	str	r3, [r7, #28]
 8002efc:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002efe:	2301      	movs	r3, #1
 8002f00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f02:	2302      	movs	r3, #2
 8002f04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f06:	2300      	movs	r3, #0
 8002f08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f16:	4619      	mov	r1, r3
 8002f18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f1c:	f002 fc76 	bl	800580c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002f20:	2200      	movs	r2, #0
 8002f22:	2101      	movs	r1, #1
 8002f24:	201c      	movs	r0, #28
 8002f26:	f001 fd5c 	bl	80049e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f2a:	201c      	movs	r0, #28
 8002f2c:	f001 fd73 	bl	8004a16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8002f30:	e070      	b.n	8003014 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a3a      	ldr	r2, [pc, #232]	; (8003020 <HAL_TIM_Base_MspInit+0x174>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d10c      	bne.n	8002f56 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f3c:	4b37      	ldr	r3, [pc, #220]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f40:	4a36      	ldr	r2, [pc, #216]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f42:	f043 0308 	orr.w	r3, r3, #8
 8002f46:	6593      	str	r3, [r2, #88]	; 0x58
 8002f48:	4b34      	ldr	r3, [pc, #208]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f4c:	f003 0308 	and.w	r3, r3, #8
 8002f50:	61bb      	str	r3, [r7, #24]
 8002f52:	69bb      	ldr	r3, [r7, #24]
}
 8002f54:	e05e      	b.n	8003014 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a32      	ldr	r2, [pc, #200]	; (8003024 <HAL_TIM_Base_MspInit+0x178>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d10c      	bne.n	8002f7a <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f60:	4b2e      	ldr	r3, [pc, #184]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f64:	4a2d      	ldr	r2, [pc, #180]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f6a:	6613      	str	r3, [r2, #96]	; 0x60
 8002f6c:	4b2b      	ldr	r3, [pc, #172]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	697b      	ldr	r3, [r7, #20]
}
 8002f78:	e04c      	b.n	8003014 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a2a      	ldr	r2, [pc, #168]	; (8003028 <HAL_TIM_Base_MspInit+0x17c>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d114      	bne.n	8002fae <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002f84:	4b25      	ldr	r3, [pc, #148]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f88:	4a24      	ldr	r2, [pc, #144]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f8e:	6613      	str	r3, [r2, #96]	; 0x60
 8002f90:	4b22      	ldr	r3, [pc, #136]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002f92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f98:	613b      	str	r3, [r7, #16]
 8002f9a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	2018      	movs	r0, #24
 8002fa2:	f001 fd1e 	bl	80049e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002fa6:	2018      	movs	r0, #24
 8002fa8:	f001 fd35 	bl	8004a16 <HAL_NVIC_EnableIRQ>
}
 8002fac:	e032      	b.n	8003014 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a1e      	ldr	r2, [pc, #120]	; (800302c <HAL_TIM_Base_MspInit+0x180>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d114      	bne.n	8002fe2 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002fb8:	4b18      	ldr	r3, [pc, #96]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fbc:	4a17      	ldr	r2, [pc, #92]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002fbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc2:	6613      	str	r3, [r2, #96]	; 0x60
 8002fc4:	4b15      	ldr	r3, [pc, #84]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002fc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	2019      	movs	r0, #25
 8002fd6:	f001 fd04 	bl	80049e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002fda:	2019      	movs	r0, #25
 8002fdc:	f001 fd1b 	bl	8004a16 <HAL_NVIC_EnableIRQ>
}
 8002fe0:	e018      	b.n	8003014 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a12      	ldr	r2, [pc, #72]	; (8003030 <HAL_TIM_Base_MspInit+0x184>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d113      	bne.n	8003014 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002fec:	4b0b      	ldr	r3, [pc, #44]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002fee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002ff2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ff6:	6613      	str	r3, [r2, #96]	; 0x60
 8002ff8:	4b08      	ldr	r3, [pc, #32]	; (800301c <HAL_TIM_Base_MspInit+0x170>)
 8002ffa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ffc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003000:	60bb      	str	r3, [r7, #8]
 8003002:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8003004:	2200      	movs	r2, #0
 8003006:	2101      	movs	r1, #1
 8003008:	201a      	movs	r0, #26
 800300a:	f001 fcea 	bl	80049e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800300e:	201a      	movs	r0, #26
 8003010:	f001 fd01 	bl	8004a16 <HAL_NVIC_EnableIRQ>
}
 8003014:	bf00      	nop
 8003016:	3738      	adds	r7, #56	; 0x38
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	40021000 	.word	0x40021000
 8003020:	40000c00 	.word	0x40000c00
 8003024:	40013400 	.word	0x40013400
 8003028:	40014000 	.word	0x40014000
 800302c:	40014400 	.word	0x40014400
 8003030:	40014800 	.word	0x40014800

08003034 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003034:	480d      	ldr	r0, [pc, #52]	; (800306c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003036:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003038:	480d      	ldr	r0, [pc, #52]	; (8003070 <LoopForever+0x6>)
  ldr r1, =_edata
 800303a:	490e      	ldr	r1, [pc, #56]	; (8003074 <LoopForever+0xa>)
  ldr r2, =_sidata
 800303c:	4a0e      	ldr	r2, [pc, #56]	; (8003078 <LoopForever+0xe>)
  movs r3, #0
 800303e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003040:	e002      	b.n	8003048 <LoopCopyDataInit>

08003042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003046:	3304      	adds	r3, #4

08003048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800304a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800304c:	d3f9      	bcc.n	8003042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800304e:	4a0b      	ldr	r2, [pc, #44]	; (800307c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003050:	4c0b      	ldr	r4, [pc, #44]	; (8003080 <LoopForever+0x16>)
  movs r3, #0
 8003052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003054:	e001      	b.n	800305a <LoopFillZerobss>

08003056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003058:	3204      	adds	r2, #4

0800305a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800305a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800305c:	d3fb      	bcc.n	8003056 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800305e:	f7ff fc83 	bl	8002968 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003062:	f006 fbb9 	bl	80097d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003066:	f7ff f8c7 	bl	80021f8 <main>

0800306a <LoopForever>:

LoopForever:
    b LoopForever
 800306a:	e7fe      	b.n	800306a <LoopForever>
  ldr   r0, =_estack
 800306c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003074:	20000bc8 	.word	0x20000bc8
  ldr r2, =_sidata
 8003078:	0800ad70 	.word	0x0800ad70
  ldr r2, =_sbss
 800307c:	20000bc8 	.word	0x20000bc8
  ldr r4, =_ebss
 8003080:	20001068 	.word	0x20001068

08003084 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003084:	e7fe      	b.n	8003084 <ADC1_2_IRQHandler>

08003086 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003090:	2003      	movs	r0, #3
 8003092:	f001 fc9b 	bl	80049cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003096:	2000      	movs	r0, #0
 8003098:	f000 f80e 	bl	80030b8 <HAL_InitTick>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d002      	beq.n	80030a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	71fb      	strb	r3, [r7, #7]
 80030a6:	e001      	b.n	80030ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030a8:	f7ff fa90 	bl	80025cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030ac:	79fb      	ldrb	r3, [r7, #7]

}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80030c4:	4b16      	ldr	r3, [pc, #88]	; (8003120 <HAL_InitTick+0x68>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d022      	beq.n	8003112 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80030cc:	4b15      	ldr	r3, [pc, #84]	; (8003124 <HAL_InitTick+0x6c>)
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	4b13      	ldr	r3, [pc, #76]	; (8003120 <HAL_InitTick+0x68>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80030d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80030dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e0:	4618      	mov	r0, r3
 80030e2:	f001 fca6 	bl	8004a32 <HAL_SYSTICK_Config>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10f      	bne.n	800310c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b0f      	cmp	r3, #15
 80030f0:	d809      	bhi.n	8003106 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f2:	2200      	movs	r2, #0
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030fa:	f001 fc72 	bl	80049e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030fe:	4a0a      	ldr	r2, [pc, #40]	; (8003128 <HAL_InitTick+0x70>)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6013      	str	r3, [r2, #0]
 8003104:	e007      	b.n	8003116 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	73fb      	strb	r3, [r7, #15]
 800310a:	e004      	b.n	8003116 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	73fb      	strb	r3, [r7, #15]
 8003110:	e001      	b.n	8003116 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003116:	7bfb      	ldrb	r3, [r7, #15]
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	20000018 	.word	0x20000018
 8003124:	20000010 	.word	0x20000010
 8003128:	20000014 	.word	0x20000014

0800312c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003130:	4b05      	ldr	r3, [pc, #20]	; (8003148 <HAL_IncTick+0x1c>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	4b05      	ldr	r3, [pc, #20]	; (800314c <HAL_IncTick+0x20>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4413      	add	r3, r2
 800313a:	4a03      	ldr	r2, [pc, #12]	; (8003148 <HAL_IncTick+0x1c>)
 800313c:	6013      	str	r3, [r2, #0]
}
 800313e:	bf00      	nop
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr
 8003148:	20001060 	.word	0x20001060
 800314c:	20000018 	.word	0x20000018

08003150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  return uwTick;
 8003154:	4b03      	ldr	r3, [pc, #12]	; (8003164 <HAL_GetTick+0x14>)
 8003156:	681b      	ldr	r3, [r3, #0]
}
 8003158:	4618      	mov	r0, r3
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	20001060 	.word	0x20001060

08003168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003170:	f7ff ffee 	bl	8003150 <HAL_GetTick>
 8003174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003180:	d004      	beq.n	800318c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003182:	4b09      	ldr	r3, [pc, #36]	; (80031a8 <HAL_Delay+0x40>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	4413      	add	r3, r2
 800318a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800318c:	bf00      	nop
 800318e:	f7ff ffdf 	bl	8003150 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	429a      	cmp	r2, r3
 800319c:	d8f7      	bhi.n	800318e <HAL_Delay+0x26>
  {
  }
}
 800319e:	bf00      	nop
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20000018 	.word	0x20000018

080031ac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	609a      	str	r2, [r3, #8]
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80031d2:	b480      	push	{r7}
 80031d4:	b083      	sub	sp, #12
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
 80031da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	431a      	orrs	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	609a      	str	r2, [r3, #8]
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003208:	4618      	mov	r0, r3
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003214:	b490      	push	{r4, r7}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
 8003220:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	3360      	adds	r3, #96	; 0x60
 8003226:	461a      	mov	r2, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	4413      	add	r3, r2
 800322e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003230:	6822      	ldr	r2, [r4, #0]
 8003232:	4b08      	ldr	r3, [pc, #32]	; (8003254 <LL_ADC_SetOffset+0x40>)
 8003234:	4013      	ands	r3, r2
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	430a      	orrs	r2, r1
 8003240:	4313      	orrs	r3, r2
 8003242:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003246:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003248:	bf00      	nop
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bc90      	pop	{r4, r7}
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	03fff000 	.word	0x03fff000

08003258 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003258:	b490      	push	{r4, r7}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	3360      	adds	r3, #96	; 0x60
 8003266:	461a      	mov	r2, r3
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003270:	6823      	ldr	r3, [r4, #0]
 8003272:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003276:	4618      	mov	r0, r3
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bc90      	pop	{r4, r7}
 800327e:	4770      	bx	lr

08003280 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003280:	b490      	push	{r4, r7}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	3360      	adds	r3, #96	; 0x60
 8003290:	461a      	mov	r2, r3
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800329a:	6823      	ldr	r3, [r4, #0]
 800329c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc90      	pop	{r4, r7}
 80032ae:	4770      	bx	lr

080032b0 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80032b0:	b490      	push	{r4, r7}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	3360      	adds	r3, #96	; 0x60
 80032c0:	461a      	mov	r2, r3
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4413      	add	r3, r2
 80032c8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80032ca:	6823      	ldr	r3, [r4, #0]
 80032cc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80032d6:	bf00      	nop
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc90      	pop	{r4, r7}
 80032de:	4770      	bx	lr

080032e0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80032e0:	b490      	push	{r4, r7}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	3360      	adds	r3, #96	; 0x60
 80032f0:	461a      	mov	r2, r3
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80032fa:	6823      	ldr	r3, [r4, #0]
 80032fc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4313      	orrs	r3, r2
 8003304:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bc90      	pop	{r4, r7}
 800330e:	4770      	bx	lr

08003310 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	431a      	orrs	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	615a      	str	r2, [r3, #20]
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003336:	b490      	push	{r4, r7}
 8003338:	b084      	sub	sp, #16
 800333a:	af00      	add	r7, sp, #0
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	3330      	adds	r3, #48	; 0x30
 8003346:	461a      	mov	r2, r3
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	0a1b      	lsrs	r3, r3, #8
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	f003 030c 	and.w	r3, r3, #12
 8003352:	4413      	add	r3, r2
 8003354:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003356:	6822      	ldr	r2, [r4, #0]
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f003 031f 	and.w	r3, r3, #31
 800335e:	211f      	movs	r1, #31
 8003360:	fa01 f303 	lsl.w	r3, r1, r3
 8003364:	43db      	mvns	r3, r3
 8003366:	401a      	ands	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	0e9b      	lsrs	r3, r3, #26
 800336c:	f003 011f 	and.w	r1, r3, #31
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	f003 031f 	and.w	r3, r3, #31
 8003376:	fa01 f303 	lsl.w	r3, r1, r3
 800337a:	4313      	orrs	r3, r2
 800337c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800337e:	bf00      	nop
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bc90      	pop	{r4, r7}
 8003386:	4770      	bx	lr

08003388 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003388:	b490      	push	{r4, r7}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	3314      	adds	r3, #20
 8003398:	461a      	mov	r2, r3
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	0e5b      	lsrs	r3, r3, #25
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	4413      	add	r3, r2
 80033a6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80033a8:	6822      	ldr	r2, [r4, #0]
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	0d1b      	lsrs	r3, r3, #20
 80033ae:	f003 031f 	and.w	r3, r3, #31
 80033b2:	2107      	movs	r1, #7
 80033b4:	fa01 f303 	lsl.w	r3, r1, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	401a      	ands	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	0d1b      	lsrs	r3, r3, #20
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	4313      	orrs	r3, r2
 80033cc:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bc90      	pop	{r4, r7}
 80033d6:	4770      	bx	lr

080033d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033f0:	43db      	mvns	r3, r3
 80033f2:	401a      	ands	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f003 0318 	and.w	r3, r3, #24
 80033fa:	4908      	ldr	r1, [pc, #32]	; (800341c <LL_ADC_SetChannelSingleDiff+0x44>)
 80033fc:	40d9      	lsrs	r1, r3
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	400b      	ands	r3, r1
 8003402:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003406:	431a      	orrs	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800340e:	bf00      	nop
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	0007ffff 	.word	0x0007ffff

08003420 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003430:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6093      	str	r3, [r2, #8]
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003454:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003458:	d101      	bne.n	800345e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800345e:	2300      	movs	r3, #0
}
 8003460:	4618      	mov	r0, r3
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800347c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003480:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80034a8:	d101      	bne.n	80034ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d101      	bne.n	80034d4 <LL_ADC_IsEnabled+0x18>
 80034d0:	2301      	movs	r3, #1
 80034d2:	e000      	b.n	80034d6 <LL_ADC_IsEnabled+0x1a>
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 0304 	and.w	r3, r3, #4
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d101      	bne.n	80034fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80034f6:	2301      	movs	r3, #1
 80034f8:	e000      	b.n	80034fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f003 0308 	and.w	r3, r3, #8
 8003518:	2b08      	cmp	r3, #8
 800351a:	d101      	bne.n	8003520 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800351c:	2301      	movs	r3, #1
 800351e:	e000      	b.n	8003522 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
	...

08003530 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003530:	b590      	push	{r4, r7, lr}
 8003532:	b089      	sub	sp, #36	; 0x24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003538:	2300      	movs	r3, #0
 800353a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800353c:	2300      	movs	r3, #0
 800353e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e1ad      	b.n	80038a6 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003554:	2b00      	cmp	r3, #0
 8003556:	d109      	bne.n	800356c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f7fe f853 	bl	8001604 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff ff67 	bl	8003444 <LL_ADC_IsDeepPowerDownEnabled>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d004      	beq.n	8003586 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4618      	mov	r0, r3
 8003582:	f7ff ff4d 	bl	8003420 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff ff82 	bl	8003494 <LL_ADC_IsInternalRegulatorEnabled>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d113      	bne.n	80035be <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff ff66 	bl	800346c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80035a0:	4b9e      	ldr	r3, [pc, #632]	; (800381c <HAL_ADC_Init+0x2ec>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	099b      	lsrs	r3, r3, #6
 80035a6:	4a9e      	ldr	r2, [pc, #632]	; (8003820 <HAL_ADC_Init+0x2f0>)
 80035a8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ac:	099b      	lsrs	r3, r3, #6
 80035ae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035b0:	e002      	b.n	80035b8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	3b01      	subs	r3, #1
 80035b6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f9      	bne.n	80035b2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff ff66 	bl	8003494 <LL_ADC_IsInternalRegulatorEnabled>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10d      	bne.n	80035ea <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d2:	f043 0210 	orr.w	r2, r3, #16
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035de:	f043 0201 	orr.w	r2, r3, #1
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff ff77 	bl	80034e2 <LL_ADC_REG_IsConversionOngoing>
 80035f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035fa:	f003 0310 	and.w	r3, r3, #16
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f040 8148 	bne.w	8003894 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	2b00      	cmp	r3, #0
 8003608:	f040 8144 	bne.w	8003894 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003610:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003614:	f043 0202 	orr.w	r2, r3, #2
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff ff4b 	bl	80034bc <LL_ADC_IsEnabled>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d141      	bne.n	80036b0 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003634:	d004      	beq.n	8003640 <HAL_ADC_Init+0x110>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a7a      	ldr	r2, [pc, #488]	; (8003824 <HAL_ADC_Init+0x2f4>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d10f      	bne.n	8003660 <HAL_ADC_Init+0x130>
 8003640:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003644:	f7ff ff3a 	bl	80034bc <LL_ADC_IsEnabled>
 8003648:	4604      	mov	r4, r0
 800364a:	4876      	ldr	r0, [pc, #472]	; (8003824 <HAL_ADC_Init+0x2f4>)
 800364c:	f7ff ff36 	bl	80034bc <LL_ADC_IsEnabled>
 8003650:	4603      	mov	r3, r0
 8003652:	4323      	orrs	r3, r4
 8003654:	2b00      	cmp	r3, #0
 8003656:	bf0c      	ite	eq
 8003658:	2301      	moveq	r3, #1
 800365a:	2300      	movne	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	e012      	b.n	8003686 <HAL_ADC_Init+0x156>
 8003660:	4871      	ldr	r0, [pc, #452]	; (8003828 <HAL_ADC_Init+0x2f8>)
 8003662:	f7ff ff2b 	bl	80034bc <LL_ADC_IsEnabled>
 8003666:	4604      	mov	r4, r0
 8003668:	4870      	ldr	r0, [pc, #448]	; (800382c <HAL_ADC_Init+0x2fc>)
 800366a:	f7ff ff27 	bl	80034bc <LL_ADC_IsEnabled>
 800366e:	4603      	mov	r3, r0
 8003670:	431c      	orrs	r4, r3
 8003672:	486f      	ldr	r0, [pc, #444]	; (8003830 <HAL_ADC_Init+0x300>)
 8003674:	f7ff ff22 	bl	80034bc <LL_ADC_IsEnabled>
 8003678:	4603      	mov	r3, r0
 800367a:	4323      	orrs	r3, r4
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d012      	beq.n	80036b0 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003692:	d004      	beq.n	800369e <HAL_ADC_Init+0x16e>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a62      	ldr	r2, [pc, #392]	; (8003824 <HAL_ADC_Init+0x2f4>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d101      	bne.n	80036a2 <HAL_ADC_Init+0x172>
 800369e:	4a65      	ldr	r2, [pc, #404]	; (8003834 <HAL_ADC_Init+0x304>)
 80036a0:	e000      	b.n	80036a4 <HAL_ADC_Init+0x174>
 80036a2:	4a65      	ldr	r2, [pc, #404]	; (8003838 <HAL_ADC_Init+0x308>)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4619      	mov	r1, r3
 80036aa:	4610      	mov	r0, r2
 80036ac:	f7ff fd7e 	bl	80031ac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	7f5b      	ldrb	r3, [r3, #29]
 80036b4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036ba:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80036c0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80036c6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036ce:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036d0:	4313      	orrs	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d106      	bne.n	80036ec <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e2:	3b01      	subs	r3, #1
 80036e4:	045b      	lsls	r3, r3, #17
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d009      	beq.n	8003708 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003700:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68da      	ldr	r2, [r3, #12]
 800370e:	4b4b      	ldr	r3, [pc, #300]	; (800383c <HAL_ADC_Init+0x30c>)
 8003710:	4013      	ands	r3, r2
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6812      	ldr	r2, [r2, #0]
 8003716:	69b9      	ldr	r1, [r7, #24]
 8003718:	430b      	orrs	r3, r1
 800371a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff fed3 	bl	80034e2 <LL_ADC_REG_IsConversionOngoing>
 800373c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff fee0 	bl	8003508 <LL_ADC_INJ_IsConversionOngoing>
 8003748:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d17f      	bne.n	8003850 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d17c      	bne.n	8003850 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800375a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003762:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003764:	4313      	orrs	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003772:	f023 0302 	bic.w	r3, r3, #2
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	6812      	ldr	r2, [r2, #0]
 800377a:	69b9      	ldr	r1, [r7, #24]
 800377c:	430b      	orrs	r3, r1
 800377e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d017      	beq.n	80037b8 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	691a      	ldr	r2, [r3, #16]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003796:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80037a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	6911      	ldr	r1, [r2, #16]
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	430b      	orrs	r3, r1
 80037b2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80037b6:	e013      	b.n	80037e0 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	691a      	ldr	r2, [r3, #16]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80037c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037dc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d12a      	bne.n	8003840 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80037f4:	f023 0304 	bic.w	r3, r3, #4
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003800:	4311      	orrs	r1, r2
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003806:	4311      	orrs	r1, r2
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800380c:	430a      	orrs	r2, r1
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f042 0201 	orr.w	r2, r2, #1
 8003818:	611a      	str	r2, [r3, #16]
 800381a:	e019      	b.n	8003850 <HAL_ADC_Init+0x320>
 800381c:	20000010 	.word	0x20000010
 8003820:	053e2d63 	.word	0x053e2d63
 8003824:	50000100 	.word	0x50000100
 8003828:	50000400 	.word	0x50000400
 800382c:	50000500 	.word	0x50000500
 8003830:	50000600 	.word	0x50000600
 8003834:	50000300 	.word	0x50000300
 8003838:	50000700 	.word	0x50000700
 800383c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	691a      	ldr	r2, [r3, #16]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0201 	bic.w	r2, r2, #1
 800384e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d10c      	bne.n	8003872 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385e:	f023 010f 	bic.w	r1, r3, #15
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	1e5a      	subs	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	631a      	str	r2, [r3, #48]	; 0x30
 8003870:	e007      	b.n	8003882 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 020f 	bic.w	r2, r2, #15
 8003880:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003886:	f023 0303 	bic.w	r3, r3, #3
 800388a:	f043 0201 	orr.w	r2, r3, #1
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	65da      	str	r2, [r3, #92]	; 0x5c
 8003892:	e007      	b.n	80038a4 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003898:	f043 0210 	orr.w	r2, r3, #16
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3724      	adds	r7, #36	; 0x24
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd90      	pop	{r4, r7, pc}
 80038ae:	bf00      	nop

080038b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b0a6      	sub	sp, #152	; 0x98
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ba:	2300      	movs	r3, #0
 80038bc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d101      	bne.n	80038d2 <HAL_ADC_ConfigChannel+0x22>
 80038ce:	2302      	movs	r3, #2
 80038d0:	e38e      	b.n	8003ff0 <HAL_ADC_ConfigChannel+0x740>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fdff 	bl	80034e2 <LL_ADC_REG_IsConversionOngoing>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f040 836f 	bne.w	8003fca <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6818      	ldr	r0, [r3, #0]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	6859      	ldr	r1, [r3, #4]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	461a      	mov	r2, r3
 80038fa:	f7ff fd1c 	bl	8003336 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff fded 	bl	80034e2 <LL_ADC_REG_IsConversionOngoing>
 8003908:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff fdf9 	bl	8003508 <LL_ADC_INJ_IsConversionOngoing>
 8003916:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800391a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800391e:	2b00      	cmp	r3, #0
 8003920:	f040 817b 	bne.w	8003c1a <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003924:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003928:	2b00      	cmp	r3, #0
 800392a:	f040 8176 	bne.w	8003c1a <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003936:	d10f      	bne.n	8003958 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6818      	ldr	r0, [r3, #0]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2200      	movs	r2, #0
 8003942:	4619      	mov	r1, r3
 8003944:	f7ff fd20 	bl	8003388 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff fcdd 	bl	8003310 <LL_ADC_SetSamplingTimeCommonConfig>
 8003956:	e00e      	b.n	8003976 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	6819      	ldr	r1, [r3, #0]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	461a      	mov	r2, r3
 8003966:	f7ff fd0f 	bl	8003388 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2100      	movs	r1, #0
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fccd 	bl	8003310 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	695a      	ldr	r2, [r3, #20]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	08db      	lsrs	r3, r3, #3
 8003982:	f003 0303 	and.w	r3, r3, #3
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	2b04      	cmp	r3, #4
 8003996:	d022      	beq.n	80039de <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6919      	ldr	r1, [r3, #16]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80039a8:	f7ff fc34 	bl	8003214 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	6919      	ldr	r1, [r3, #16]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	461a      	mov	r2, r3
 80039ba:	f7ff fc79 	bl	80032b0 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	6919      	ldr	r1, [r3, #16]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	7f1b      	ldrb	r3, [r3, #28]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d102      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x124>
 80039ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039d2:	e000      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x126>
 80039d4:	2300      	movs	r3, #0
 80039d6:	461a      	mov	r2, r3
 80039d8:	f7ff fc82 	bl	80032e0 <LL_ADC_SetOffsetSaturation>
 80039dc:	e11d      	b.n	8003c1a <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2100      	movs	r1, #0
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff fc37 	bl	8003258 <LL_ADC_GetOffsetChannel>
 80039ea:	4603      	mov	r3, r0
 80039ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10a      	bne.n	8003a0a <HAL_ADC_ConfigChannel+0x15a>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2100      	movs	r1, #0
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fc2c 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003a00:	4603      	mov	r3, r0
 8003a02:	0e9b      	lsrs	r3, r3, #26
 8003a04:	f003 021f 	and.w	r2, r3, #31
 8003a08:	e012      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x180>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2100      	movs	r1, #0
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff fc21 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a20:	fa93 f3a3 	rbit	r3, r3
 8003a24:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003a26:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a28:	fab3 f383 	clz	r3, r3
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	461a      	mov	r2, r3
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d105      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x198>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	0e9b      	lsrs	r3, r3, #26
 8003a42:	f003 031f 	and.w	r3, r3, #31
 8003a46:	e00a      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x1ae>
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a50:	fa93 f3a3 	rbit	r3, r3
 8003a54:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8003a56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d106      	bne.n	8003a70 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2200      	movs	r2, #0
 8003a68:	2100      	movs	r1, #0
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff fc08 	bl	8003280 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2101      	movs	r1, #1
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff fbee 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10a      	bne.n	8003a9c <HAL_ADC_ConfigChannel+0x1ec>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff fbe3 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003a92:	4603      	mov	r3, r0
 8003a94:	0e9b      	lsrs	r3, r3, #26
 8003a96:	f003 021f 	and.w	r2, r3, #31
 8003a9a:	e010      	b.n	8003abe <HAL_ADC_ConfigChannel+0x20e>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7ff fbd8 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003ab4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ab6:	fab3 f383 	clz	r3, r3
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	461a      	mov	r2, r3
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d105      	bne.n	8003ad6 <HAL_ADC_ConfigChannel+0x226>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	0e9b      	lsrs	r3, r3, #26
 8003ad0:	f003 031f 	and.w	r3, r3, #31
 8003ad4:	e00a      	b.n	8003aec <HAL_ADC_ConfigChannel+0x23c>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003adc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ade:	fa93 f3a3 	rbit	r3, r3
 8003ae2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003ae4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ae6:	fab3 f383 	clz	r3, r3
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d106      	bne.n	8003afe <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2200      	movs	r2, #0
 8003af6:	2101      	movs	r1, #1
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7ff fbc1 	bl	8003280 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2102      	movs	r1, #2
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff fba7 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d10a      	bne.n	8003b2a <HAL_ADC_ConfigChannel+0x27a>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2102      	movs	r1, #2
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff fb9c 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003b20:	4603      	mov	r3, r0
 8003b22:	0e9b      	lsrs	r3, r3, #26
 8003b24:	f003 021f 	and.w	r2, r3, #31
 8003b28:	e010      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x29c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2102      	movs	r1, #2
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff fb91 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003b36:	4603      	mov	r3, r0
 8003b38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b3c:	fa93 f3a3 	rbit	r3, r3
 8003b40:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8003b42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b44:	fab3 f383 	clz	r3, r3
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d105      	bne.n	8003b64 <HAL_ADC_ConfigChannel+0x2b4>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	0e9b      	lsrs	r3, r3, #26
 8003b5e:	f003 031f 	and.w	r3, r3, #31
 8003b62:	e00a      	b.n	8003b7a <HAL_ADC_ConfigChannel+0x2ca>
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b6c:	fa93 f3a3 	rbit	r3, r3
 8003b70:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003b72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b74:	fab3 f383 	clz	r3, r3
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d106      	bne.n	8003b8c <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2200      	movs	r2, #0
 8003b84:	2102      	movs	r1, #2
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7ff fb7a 	bl	8003280 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2103      	movs	r1, #3
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff fb60 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10a      	bne.n	8003bb8 <HAL_ADC_ConfigChannel+0x308>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2103      	movs	r1, #3
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff fb55 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	0e9b      	lsrs	r3, r3, #26
 8003bb2:	f003 021f 	and.w	r2, r3, #31
 8003bb6:	e010      	b.n	8003bda <HAL_ADC_ConfigChannel+0x32a>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2103      	movs	r1, #3
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff fb4a 	bl	8003258 <LL_ADC_GetOffsetChannel>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bca:	fa93 f3a3 	rbit	r3, r3
 8003bce:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003bd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bd2:	fab3 f383 	clz	r3, r3
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	461a      	mov	r2, r3
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d105      	bne.n	8003bf2 <HAL_ADC_ConfigChannel+0x342>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	0e9b      	lsrs	r3, r3, #26
 8003bec:	f003 031f 	and.w	r3, r3, #31
 8003bf0:	e00a      	b.n	8003c08 <HAL_ADC_ConfigChannel+0x358>
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bfa:	fa93 f3a3 	rbit	r3, r3
 8003bfe:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8003c00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d106      	bne.n	8003c1a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2200      	movs	r2, #0
 8003c12:	2103      	movs	r1, #3
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7ff fb33 	bl	8003280 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff fc4c 	bl	80034bc <LL_ADC_IsEnabled>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f040 810c 	bne.w	8003e44 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6818      	ldr	r0, [r3, #0]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	6819      	ldr	r1, [r3, #0]
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f7ff fbcd 	bl	80033d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	4aaf      	ldr	r2, [pc, #700]	; (8003f00 <HAL_ADC_ConfigChannel+0x650>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	f040 80fd 	bne.w	8003e44 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10b      	bne.n	8003c72 <HAL_ADC_ConfigChannel+0x3c2>
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	0e9b      	lsrs	r3, r3, #26
 8003c60:	3301      	adds	r3, #1
 8003c62:	f003 031f 	and.w	r3, r3, #31
 8003c66:	2b09      	cmp	r3, #9
 8003c68:	bf94      	ite	ls
 8003c6a:	2301      	movls	r3, #1
 8003c6c:	2300      	movhi	r3, #0
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	e012      	b.n	8003c98 <HAL_ADC_ConfigChannel+0x3e8>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c7a:	fa93 f3a3 	rbit	r3, r3
 8003c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c82:	fab3 f383 	clz	r3, r3
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	3301      	adds	r3, #1
 8003c8a:	f003 031f 	and.w	r3, r3, #31
 8003c8e:	2b09      	cmp	r3, #9
 8003c90:	bf94      	ite	ls
 8003c92:	2301      	movls	r3, #1
 8003c94:	2300      	movhi	r3, #0
 8003c96:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d064      	beq.n	8003d66 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d107      	bne.n	8003cb8 <HAL_ADC_ConfigChannel+0x408>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	0e9b      	lsrs	r3, r3, #26
 8003cae:	3301      	adds	r3, #1
 8003cb0:	069b      	lsls	r3, r3, #26
 8003cb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cb6:	e00e      	b.n	8003cd6 <HAL_ADC_ConfigChannel+0x426>
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cc0:	fa93 f3a3 	rbit	r3, r3
 8003cc4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003cc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cc8:	fab3 f383 	clz	r3, r3
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	3301      	adds	r3, #1
 8003cd0:	069b      	lsls	r3, r3, #26
 8003cd2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d109      	bne.n	8003cf6 <HAL_ADC_ConfigChannel+0x446>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	0e9b      	lsrs	r3, r3, #26
 8003ce8:	3301      	adds	r3, #1
 8003cea:	f003 031f 	and.w	r3, r3, #31
 8003cee:	2101      	movs	r1, #1
 8003cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cf4:	e010      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x468>
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cfe:	fa93 f3a3 	rbit	r3, r3
 8003d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d06:	fab3 f383 	clz	r3, r3
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	f003 031f 	and.w	r3, r3, #31
 8003d12:	2101      	movs	r1, #1
 8003d14:	fa01 f303 	lsl.w	r3, r1, r3
 8003d18:	ea42 0103 	orr.w	r1, r2, r3
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d10a      	bne.n	8003d3e <HAL_ADC_ConfigChannel+0x48e>
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	0e9b      	lsrs	r3, r3, #26
 8003d2e:	3301      	adds	r3, #1
 8003d30:	f003 021f 	and.w	r2, r3, #31
 8003d34:	4613      	mov	r3, r2
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	4413      	add	r3, r2
 8003d3a:	051b      	lsls	r3, r3, #20
 8003d3c:	e011      	b.n	8003d62 <HAL_ADC_ConfigChannel+0x4b2>
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d46:	fa93 f3a3 	rbit	r3, r3
 8003d4a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	fab3 f383 	clz	r3, r3
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	3301      	adds	r3, #1
 8003d56:	f003 021f 	and.w	r2, r3, #31
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	4413      	add	r3, r2
 8003d60:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d62:	430b      	orrs	r3, r1
 8003d64:	e069      	b.n	8003e3a <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d107      	bne.n	8003d82 <HAL_ADC_ConfigChannel+0x4d2>
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	0e9b      	lsrs	r3, r3, #26
 8003d78:	3301      	adds	r3, #1
 8003d7a:	069b      	lsls	r3, r3, #26
 8003d7c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d80:	e00e      	b.n	8003da0 <HAL_ADC_ConfigChannel+0x4f0>
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	fa93 f3a3 	rbit	r3, r3
 8003d8e:	61fb      	str	r3, [r7, #28]
  return result;
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	fab3 f383 	clz	r3, r3
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	3301      	adds	r3, #1
 8003d9a:	069b      	lsls	r3, r3, #26
 8003d9c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d109      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x510>
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	0e9b      	lsrs	r3, r3, #26
 8003db2:	3301      	adds	r3, #1
 8003db4:	f003 031f 	and.w	r3, r3, #31
 8003db8:	2101      	movs	r1, #1
 8003dba:	fa01 f303 	lsl.w	r3, r1, r3
 8003dbe:	e010      	b.n	8003de2 <HAL_ADC_ConfigChannel+0x532>
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	fa93 f3a3 	rbit	r3, r3
 8003dcc:	617b      	str	r3, [r7, #20]
  return result;
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	fab3 f383 	clz	r3, r3
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	f003 031f 	and.w	r3, r3, #31
 8003ddc:	2101      	movs	r1, #1
 8003dde:	fa01 f303 	lsl.w	r3, r1, r3
 8003de2:	ea42 0103 	orr.w	r1, r2, r3
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10d      	bne.n	8003e0e <HAL_ADC_ConfigChannel+0x55e>
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	0e9b      	lsrs	r3, r3, #26
 8003df8:	3301      	adds	r3, #1
 8003dfa:	f003 021f 	and.w	r2, r3, #31
 8003dfe:	4613      	mov	r3, r2
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	4413      	add	r3, r2
 8003e04:	3b1e      	subs	r3, #30
 8003e06:	051b      	lsls	r3, r3, #20
 8003e08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e0c:	e014      	b.n	8003e38 <HAL_ADC_ConfigChannel+0x588>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	fa93 f3a3 	rbit	r3, r3
 8003e1a:	60fb      	str	r3, [r7, #12]
  return result;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	fab3 f383 	clz	r3, r3
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	3301      	adds	r3, #1
 8003e26:	f003 021f 	and.w	r2, r3, #31
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	4413      	add	r3, r2
 8003e30:	3b1e      	subs	r3, #30
 8003e32:	051b      	lsls	r3, r3, #20
 8003e34:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	6892      	ldr	r2, [r2, #8]
 8003e3e:	4619      	mov	r1, r3
 8003e40:	f7ff faa2 	bl	8003388 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	4b2e      	ldr	r3, [pc, #184]	; (8003f04 <HAL_ADC_ConfigChannel+0x654>)
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80c9 	beq.w	8003fe4 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e5a:	d004      	beq.n	8003e66 <HAL_ADC_ConfigChannel+0x5b6>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a29      	ldr	r2, [pc, #164]	; (8003f08 <HAL_ADC_ConfigChannel+0x658>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d101      	bne.n	8003e6a <HAL_ADC_ConfigChannel+0x5ba>
 8003e66:	4b29      	ldr	r3, [pc, #164]	; (8003f0c <HAL_ADC_ConfigChannel+0x65c>)
 8003e68:	e000      	b.n	8003e6c <HAL_ADC_ConfigChannel+0x5bc>
 8003e6a:	4b29      	ldr	r3, [pc, #164]	; (8003f10 <HAL_ADC_ConfigChannel+0x660>)
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff f9c3 	bl	80031f8 <LL_ADC_GetCommonPathInternalCh>
 8003e72:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a26      	ldr	r2, [pc, #152]	; (8003f14 <HAL_ADC_ConfigChannel+0x664>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d004      	beq.n	8003e8a <HAL_ADC_ConfigChannel+0x5da>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a24      	ldr	r2, [pc, #144]	; (8003f18 <HAL_ADC_ConfigChannel+0x668>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d14e      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d148      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e9e:	d005      	beq.n	8003eac <HAL_ADC_ConfigChannel+0x5fc>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a1d      	ldr	r2, [pc, #116]	; (8003f1c <HAL_ADC_ConfigChannel+0x66c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	f040 8099 	bne.w	8003fde <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003eb4:	d004      	beq.n	8003ec0 <HAL_ADC_ConfigChannel+0x610>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a13      	ldr	r2, [pc, #76]	; (8003f08 <HAL_ADC_ConfigChannel+0x658>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d101      	bne.n	8003ec4 <HAL_ADC_ConfigChannel+0x614>
 8003ec0:	4a12      	ldr	r2, [pc, #72]	; (8003f0c <HAL_ADC_ConfigChannel+0x65c>)
 8003ec2:	e000      	b.n	8003ec6 <HAL_ADC_ConfigChannel+0x616>
 8003ec4:	4a12      	ldr	r2, [pc, #72]	; (8003f10 <HAL_ADC_ConfigChannel+0x660>)
 8003ec6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003eca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4610      	mov	r0, r2
 8003ed2:	f7ff f97e 	bl	80031d2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003ed6:	4b12      	ldr	r3, [pc, #72]	; (8003f20 <HAL_ADC_ConfigChannel+0x670>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	099b      	lsrs	r3, r3, #6
 8003edc:	4a11      	ldr	r2, [pc, #68]	; (8003f24 <HAL_ADC_ConfigChannel+0x674>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	099a      	lsrs	r2, r3, #6
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	4413      	add	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003eee:	e002      	b.n	8003ef6 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1f9      	bne.n	8003ef0 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003efc:	e06f      	b.n	8003fde <HAL_ADC_ConfigChannel+0x72e>
 8003efe:	bf00      	nop
 8003f00:	407f0000 	.word	0x407f0000
 8003f04:	80080000 	.word	0x80080000
 8003f08:	50000100 	.word	0x50000100
 8003f0c:	50000300 	.word	0x50000300
 8003f10:	50000700 	.word	0x50000700
 8003f14:	c3210000 	.word	0xc3210000
 8003f18:	90c00010 	.word	0x90c00010
 8003f1c:	50000600 	.word	0x50000600
 8003f20:	20000010 	.word	0x20000010
 8003f24:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a32      	ldr	r2, [pc, #200]	; (8003ff8 <HAL_ADC_ConfigChannel+0x748>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d125      	bne.n	8003f7e <HAL_ADC_ConfigChannel+0x6ce>
 8003f32:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d11f      	bne.n	8003f7e <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a2e      	ldr	r2, [pc, #184]	; (8003ffc <HAL_ADC_ConfigChannel+0x74c>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d104      	bne.n	8003f52 <HAL_ADC_ConfigChannel+0x6a2>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a2c      	ldr	r2, [pc, #176]	; (8004000 <HAL_ADC_ConfigChannel+0x750>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d047      	beq.n	8003fe2 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f5a:	d004      	beq.n	8003f66 <HAL_ADC_ConfigChannel+0x6b6>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a26      	ldr	r2, [pc, #152]	; (8003ffc <HAL_ADC_ConfigChannel+0x74c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d101      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x6ba>
 8003f66:	4a27      	ldr	r2, [pc, #156]	; (8004004 <HAL_ADC_ConfigChannel+0x754>)
 8003f68:	e000      	b.n	8003f6c <HAL_ADC_ConfigChannel+0x6bc>
 8003f6a:	4a27      	ldr	r2, [pc, #156]	; (8004008 <HAL_ADC_ConfigChannel+0x758>)
 8003f6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f74:	4619      	mov	r1, r3
 8003f76:	4610      	mov	r0, r2
 8003f78:	f7ff f92b 	bl	80031d2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f7c:	e031      	b.n	8003fe2 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a22      	ldr	r2, [pc, #136]	; (800400c <HAL_ADC_ConfigChannel+0x75c>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d12d      	bne.n	8003fe4 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d127      	bne.n	8003fe4 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a18      	ldr	r2, [pc, #96]	; (8003ffc <HAL_ADC_ConfigChannel+0x74c>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d022      	beq.n	8003fe4 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003fa6:	d004      	beq.n	8003fb2 <HAL_ADC_ConfigChannel+0x702>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a13      	ldr	r2, [pc, #76]	; (8003ffc <HAL_ADC_ConfigChannel+0x74c>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d101      	bne.n	8003fb6 <HAL_ADC_ConfigChannel+0x706>
 8003fb2:	4a14      	ldr	r2, [pc, #80]	; (8004004 <HAL_ADC_ConfigChannel+0x754>)
 8003fb4:	e000      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x708>
 8003fb6:	4a14      	ldr	r2, [pc, #80]	; (8004008 <HAL_ADC_ConfigChannel+0x758>)
 8003fb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003fbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	4610      	mov	r0, r2
 8003fc4:	f7ff f905 	bl	80031d2 <LL_ADC_SetCommonPathInternalCh>
 8003fc8:	e00c      	b.n	8003fe4 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fce:	f043 0220 	orr.w	r2, r3, #32
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8003fdc:	e002      	b.n	8003fe4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003fde:	bf00      	nop
 8003fe0:	e000      	b.n	8003fe4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003fe2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003fec:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3798      	adds	r7, #152	; 0x98
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	c7520000 	.word	0xc7520000
 8003ffc:	50000100 	.word	0x50000100
 8004000:	50000500 	.word	0x50000500
 8004004:	50000300 	.word	0x50000300
 8004008:	50000700 	.word	0x50000700
 800400c:	cb840000 	.word	0xcb840000

08004010 <LL_ADC_IsEnabled>:
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <LL_ADC_IsEnabled+0x18>
 8004024:	2301      	movs	r3, #1
 8004026:	e000      	b.n	800402a <LL_ADC_IsEnabled+0x1a>
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <LL_ADC_REG_IsConversionOngoing>:
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 0304 	and.w	r3, r3, #4
 8004046:	2b04      	cmp	r3, #4
 8004048:	d101      	bne.n	800404e <LL_ADC_REG_IsConversionOngoing+0x18>
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800405c:	b590      	push	{r4, r7, lr}
 800405e:	b0a1      	sub	sp, #132	; 0x84
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004072:	2b01      	cmp	r3, #1
 8004074:	d101      	bne.n	800407a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004076:	2302      	movs	r3, #2
 8004078:	e0e3      	b.n	8004242 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800408a:	d102      	bne.n	8004092 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800408c:	4b6f      	ldr	r3, [pc, #444]	; (800424c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800408e:	60bb      	str	r3, [r7, #8]
 8004090:	e009      	b.n	80040a6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a6e      	ldr	r2, [pc, #440]	; (8004250 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d102      	bne.n	80040a2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 800409c:	4b6d      	ldr	r3, [pc, #436]	; (8004254 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800409e:	60bb      	str	r3, [r7, #8]
 80040a0:	e001      	b.n	80040a6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80040a2:	2300      	movs	r3, #0
 80040a4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10b      	bne.n	80040c4 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b0:	f043 0220 	orr.w	r2, r3, #32
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0be      	b.n	8004242 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7ff ffb5 	bl	8004036 <LL_ADC_REG_IsConversionOngoing>
 80040cc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff ffaf 	bl	8004036 <LL_ADC_REG_IsConversionOngoing>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f040 80a0 	bne.w	8004220 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80040e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f040 809c 	bne.w	8004220 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040f0:	d004      	beq.n	80040fc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a55      	ldr	r2, [pc, #340]	; (800424c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d101      	bne.n	8004100 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 80040fc:	4b56      	ldr	r3, [pc, #344]	; (8004258 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80040fe:	e000      	b.n	8004102 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8004100:	4b56      	ldr	r3, [pc, #344]	; (800425c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004102:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d04b      	beq.n	80041a4 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800410c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	6859      	ldr	r1, [r3, #4]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800411e:	035b      	lsls	r3, r3, #13
 8004120:	430b      	orrs	r3, r1
 8004122:	431a      	orrs	r2, r3
 8004124:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004126:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004130:	d004      	beq.n	800413c <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a45      	ldr	r2, [pc, #276]	; (800424c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d10f      	bne.n	800415c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800413c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004140:	f7ff ff66 	bl	8004010 <LL_ADC_IsEnabled>
 8004144:	4604      	mov	r4, r0
 8004146:	4841      	ldr	r0, [pc, #260]	; (800424c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8004148:	f7ff ff62 	bl	8004010 <LL_ADC_IsEnabled>
 800414c:	4603      	mov	r3, r0
 800414e:	4323      	orrs	r3, r4
 8004150:	2b00      	cmp	r3, #0
 8004152:	bf0c      	ite	eq
 8004154:	2301      	moveq	r3, #1
 8004156:	2300      	movne	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	e012      	b.n	8004182 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800415c:	483c      	ldr	r0, [pc, #240]	; (8004250 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800415e:	f7ff ff57 	bl	8004010 <LL_ADC_IsEnabled>
 8004162:	4604      	mov	r4, r0
 8004164:	483b      	ldr	r0, [pc, #236]	; (8004254 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004166:	f7ff ff53 	bl	8004010 <LL_ADC_IsEnabled>
 800416a:	4603      	mov	r3, r0
 800416c:	431c      	orrs	r4, r3
 800416e:	483c      	ldr	r0, [pc, #240]	; (8004260 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004170:	f7ff ff4e 	bl	8004010 <LL_ADC_IsEnabled>
 8004174:	4603      	mov	r3, r0
 8004176:	4323      	orrs	r3, r4
 8004178:	2b00      	cmp	r3, #0
 800417a:	bf0c      	ite	eq
 800417c:	2301      	moveq	r3, #1
 800417e:	2300      	movne	r3, #0
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d056      	beq.n	8004234 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004186:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800418e:	f023 030f 	bic.w	r3, r3, #15
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	6811      	ldr	r1, [r2, #0]
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	6892      	ldr	r2, [r2, #8]
 800419a:	430a      	orrs	r2, r1
 800419c:	431a      	orrs	r2, r3
 800419e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041a0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041a2:	e047      	b.n	8004234 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80041a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041ae:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041b8:	d004      	beq.n	80041c4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a23      	ldr	r2, [pc, #140]	; (800424c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d10f      	bne.n	80041e4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80041c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80041c8:	f7ff ff22 	bl	8004010 <LL_ADC_IsEnabled>
 80041cc:	4604      	mov	r4, r0
 80041ce:	481f      	ldr	r0, [pc, #124]	; (800424c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80041d0:	f7ff ff1e 	bl	8004010 <LL_ADC_IsEnabled>
 80041d4:	4603      	mov	r3, r0
 80041d6:	4323      	orrs	r3, r4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	bf0c      	ite	eq
 80041dc:	2301      	moveq	r3, #1
 80041de:	2300      	movne	r3, #0
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	e012      	b.n	800420a <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 80041e4:	481a      	ldr	r0, [pc, #104]	; (8004250 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80041e6:	f7ff ff13 	bl	8004010 <LL_ADC_IsEnabled>
 80041ea:	4604      	mov	r4, r0
 80041ec:	4819      	ldr	r0, [pc, #100]	; (8004254 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80041ee:	f7ff ff0f 	bl	8004010 <LL_ADC_IsEnabled>
 80041f2:	4603      	mov	r3, r0
 80041f4:	431c      	orrs	r4, r3
 80041f6:	481a      	ldr	r0, [pc, #104]	; (8004260 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80041f8:	f7ff ff0a 	bl	8004010 <LL_ADC_IsEnabled>
 80041fc:	4603      	mov	r3, r0
 80041fe:	4323      	orrs	r3, r4
 8004200:	2b00      	cmp	r3, #0
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d012      	beq.n	8004234 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800420e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004216:	f023 030f 	bic.w	r3, r3, #15
 800421a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800421c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800421e:	e009      	b.n	8004234 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004224:	f043 0220 	orr.w	r2, r3, #32
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004232:	e000      	b.n	8004236 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004234:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800423e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004242:	4618      	mov	r0, r3
 8004244:	3784      	adds	r7, #132	; 0x84
 8004246:	46bd      	mov	sp, r7
 8004248:	bd90      	pop	{r4, r7, pc}
 800424a:	bf00      	nop
 800424c:	50000100 	.word	0x50000100
 8004250:	50000400 	.word	0x50000400
 8004254:	50000500 	.word	0x50000500
 8004258:	50000300 	.word	0x50000300
 800425c:	50000700 	.word	0x50000700
 8004260:	50000600 	.word	0x50000600

08004264 <LL_EXTI_EnableIT_0_31>:
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <LL_EXTI_EnableIT_0_31+0x20>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4904      	ldr	r1, [pc, #16]	; (8004284 <LL_EXTI_EnableIT_0_31+0x20>)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4313      	orrs	r3, r2
 8004276:	600b      	str	r3, [r1, #0]
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	40010400 	.word	0x40010400

08004288 <LL_EXTI_EnableIT_32_63>:
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004290:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <LL_EXTI_EnableIT_32_63+0x20>)
 8004292:	6a1a      	ldr	r2, [r3, #32]
 8004294:	4904      	ldr	r1, [pc, #16]	; (80042a8 <LL_EXTI_EnableIT_32_63+0x20>)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4313      	orrs	r3, r2
 800429a:	620b      	str	r3, [r1, #32]
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr
 80042a8:	40010400 	.word	0x40010400

080042ac <LL_EXTI_DisableIT_0_31>:
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80042b4:	4b06      	ldr	r3, [pc, #24]	; (80042d0 <LL_EXTI_DisableIT_0_31+0x24>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	43db      	mvns	r3, r3
 80042bc:	4904      	ldr	r1, [pc, #16]	; (80042d0 <LL_EXTI_DisableIT_0_31+0x24>)
 80042be:	4013      	ands	r3, r2
 80042c0:	600b      	str	r3, [r1, #0]
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	40010400 	.word	0x40010400

080042d4 <LL_EXTI_DisableIT_32_63>:
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80042dc:	4b06      	ldr	r3, [pc, #24]	; (80042f8 <LL_EXTI_DisableIT_32_63+0x24>)
 80042de:	6a1a      	ldr	r2, [r3, #32]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	43db      	mvns	r3, r3
 80042e4:	4904      	ldr	r1, [pc, #16]	; (80042f8 <LL_EXTI_DisableIT_32_63+0x24>)
 80042e6:	4013      	ands	r3, r2
 80042e8:	620b      	str	r3, [r1, #32]
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40010400 	.word	0x40010400

080042fc <LL_EXTI_EnableEvent_0_31>:
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004304:	4b05      	ldr	r3, [pc, #20]	; (800431c <LL_EXTI_EnableEvent_0_31+0x20>)
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	4904      	ldr	r1, [pc, #16]	; (800431c <LL_EXTI_EnableEvent_0_31+0x20>)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4313      	orrs	r3, r2
 800430e:	604b      	str	r3, [r1, #4]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	40010400 	.word	0x40010400

08004320 <LL_EXTI_EnableEvent_32_63>:
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8004328:	4b05      	ldr	r3, [pc, #20]	; (8004340 <LL_EXTI_EnableEvent_32_63+0x20>)
 800432a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800432c:	4904      	ldr	r1, [pc, #16]	; (8004340 <LL_EXTI_EnableEvent_32_63+0x20>)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4313      	orrs	r3, r2
 8004332:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	40010400 	.word	0x40010400

08004344 <LL_EXTI_DisableEvent_0_31>:
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800434c:	4b06      	ldr	r3, [pc, #24]	; (8004368 <LL_EXTI_DisableEvent_0_31+0x24>)
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	43db      	mvns	r3, r3
 8004354:	4904      	ldr	r1, [pc, #16]	; (8004368 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004356:	4013      	ands	r3, r2
 8004358:	604b      	str	r3, [r1, #4]
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	40010400 	.word	0x40010400

0800436c <LL_EXTI_DisableEvent_32_63>:
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8004374:	4b06      	ldr	r3, [pc, #24]	; (8004390 <LL_EXTI_DisableEvent_32_63+0x24>)
 8004376:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	43db      	mvns	r3, r3
 800437c:	4904      	ldr	r1, [pc, #16]	; (8004390 <LL_EXTI_DisableEvent_32_63+0x24>)
 800437e:	4013      	ands	r3, r2
 8004380:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	40010400 	.word	0x40010400

08004394 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800439c:	4b05      	ldr	r3, [pc, #20]	; (80043b4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	4904      	ldr	r1, [pc, #16]	; (80043b4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	608b      	str	r3, [r1, #8]
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	40010400 	.word	0x40010400

080043b8 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80043c0:	4b05      	ldr	r3, [pc, #20]	; (80043d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80043c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043c4:	4904      	ldr	r1, [pc, #16]	; (80043d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	628b      	str	r3, [r1, #40]	; 0x28
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr
 80043d8:	40010400 	.word	0x40010400

080043dc <LL_EXTI_DisableRisingTrig_0_31>:
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80043e4:	4b06      	ldr	r3, [pc, #24]	; (8004400 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	43db      	mvns	r3, r3
 80043ec:	4904      	ldr	r1, [pc, #16]	; (8004400 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80043ee:	4013      	ands	r3, r2
 80043f0:	608b      	str	r3, [r1, #8]
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	40010400 	.word	0x40010400

08004404 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800440c:	4b06      	ldr	r3, [pc, #24]	; (8004428 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800440e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	43db      	mvns	r3, r3
 8004414:	4904      	ldr	r1, [pc, #16]	; (8004428 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8004416:	4013      	ands	r3, r2
 8004418:	628b      	str	r3, [r1, #40]	; 0x28
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	40010400 	.word	0x40010400

0800442c <LL_EXTI_EnableFallingTrig_0_31>:
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004434:	4b05      	ldr	r3, [pc, #20]	; (800444c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004436:	68da      	ldr	r2, [r3, #12]
 8004438:	4904      	ldr	r1, [pc, #16]	; (800444c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4313      	orrs	r3, r2
 800443e:	60cb      	str	r3, [r1, #12]
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	40010400 	.word	0x40010400

08004450 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8004458:	4b05      	ldr	r3, [pc, #20]	; (8004470 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800445a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800445c:	4904      	ldr	r1, [pc, #16]	; (8004470 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4313      	orrs	r3, r2
 8004462:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	40010400 	.word	0x40010400

08004474 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800447c:	4b06      	ldr	r3, [pc, #24]	; (8004498 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	43db      	mvns	r3, r3
 8004484:	4904      	ldr	r1, [pc, #16]	; (8004498 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004486:	4013      	ands	r3, r2
 8004488:	60cb      	str	r3, [r1, #12]
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	40010400 	.word	0x40010400

0800449c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80044a4:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80044a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	43db      	mvns	r3, r3
 80044ac:	4904      	ldr	r1, [pc, #16]	; (80044c0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80044b2:	bf00      	nop
 80044b4:	370c      	adds	r7, #12
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	40010400 	.word	0x40010400

080044c4 <LL_EXTI_ClearFlag_0_31>:
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80044cc:	4a04      	ldr	r2, [pc, #16]	; (80044e0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6153      	str	r3, [r2, #20]
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40010400 	.word	0x40010400

080044e4 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80044ec:	4a04      	ldr	r2, [pc, #16]	; (8004500 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6353      	str	r3, [r2, #52]	; 0x34
}
 80044f2:	bf00      	nop
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	40010400 	.word	0x40010400

08004504 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b088      	sub	sp, #32
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004510:	2300      	movs	r3, #0
 8004512:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d102      	bne.n	8004520 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	77fb      	strb	r3, [r7, #31]
 800451e:	e180      	b.n	8004822 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800452a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800452e:	d102      	bne.n	8004536 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	77fb      	strb	r3, [r7, #31]
 8004534:	e175      	b.n	8004822 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	7f5b      	ldrb	r3, [r3, #29]
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d108      	bne.n	8004552 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7fd f8ed 	bl	800172c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800455c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8004578:	4313      	orrs	r3, r2
 800457a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	4b98      	ldr	r3, [pc, #608]	; (80047e4 <HAL_COMP_Init+0x2e0>)
 8004584:	4013      	ands	r3, r2
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	6812      	ldr	r2, [r2, #0]
 800458a:	6979      	ldr	r1, [r7, #20]
 800458c:	430b      	orrs	r3, r1
 800458e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d015      	beq.n	80045ca <HAL_COMP_Init+0xc6>
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d112      	bne.n	80045ca <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80045a4:	4b90      	ldr	r3, [pc, #576]	; (80047e8 <HAL_COMP_Init+0x2e4>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	099b      	lsrs	r3, r3, #6
 80045aa:	4a90      	ldr	r2, [pc, #576]	; (80047ec <HAL_COMP_Init+0x2e8>)
 80045ac:	fba2 2303 	umull	r2, r3, r2, r3
 80045b0:	099a      	lsrs	r2, r3, #6
 80045b2:	4613      	mov	r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	4413      	add	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80045bc:	e002      	b.n	80045c4 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3b01      	subs	r3, #1
 80045c2:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f9      	bne.n	80045be <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a88      	ldr	r2, [pc, #544]	; (80047f0 <HAL_COMP_Init+0x2ec>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d028      	beq.n	8004626 <HAL_COMP_Init+0x122>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a86      	ldr	r2, [pc, #536]	; (80047f4 <HAL_COMP_Init+0x2f0>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d020      	beq.n	8004620 <HAL_COMP_Init+0x11c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a85      	ldr	r2, [pc, #532]	; (80047f8 <HAL_COMP_Init+0x2f4>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d018      	beq.n	800461a <HAL_COMP_Init+0x116>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a83      	ldr	r2, [pc, #524]	; (80047fc <HAL_COMP_Init+0x2f8>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d010      	beq.n	8004614 <HAL_COMP_Init+0x110>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a82      	ldr	r2, [pc, #520]	; (8004800 <HAL_COMP_Init+0x2fc>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d008      	beq.n	800460e <HAL_COMP_Init+0x10a>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a80      	ldr	r2, [pc, #512]	; (8004804 <HAL_COMP_Init+0x300>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d101      	bne.n	800460a <HAL_COMP_Init+0x106>
 8004606:	2301      	movs	r3, #1
 8004608:	e00f      	b.n	800462a <HAL_COMP_Init+0x126>
 800460a:	2302      	movs	r3, #2
 800460c:	e00d      	b.n	800462a <HAL_COMP_Init+0x126>
 800460e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004612:	e00a      	b.n	800462a <HAL_COMP_Init+0x126>
 8004614:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004618:	e007      	b.n	800462a <HAL_COMP_Init+0x126>
 800461a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800461e:	e004      	b.n	800462a <HAL_COMP_Init+0x126>
 8004620:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004624:	e001      	b.n	800462a <HAL_COMP_Init+0x126>
 8004626:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800462a:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	f003 0303 	and.w	r3, r3, #3
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 80b6 	beq.w	80047a6 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	f003 0310 	and.w	r3, r3, #16
 8004642:	2b00      	cmp	r3, #0
 8004644:	d011      	beq.n	800466a <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a6e      	ldr	r2, [pc, #440]	; (8004804 <HAL_COMP_Init+0x300>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d004      	beq.n	800465a <HAL_COMP_Init+0x156>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a6c      	ldr	r2, [pc, #432]	; (8004808 <HAL_COMP_Init+0x304>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d103      	bne.n	8004662 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800465a:	6938      	ldr	r0, [r7, #16]
 800465c:	f7ff feac 	bl	80043b8 <LL_EXTI_EnableRisingTrig_32_63>
 8004660:	e014      	b.n	800468c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004662:	6938      	ldr	r0, [r7, #16]
 8004664:	f7ff fe96 	bl	8004394 <LL_EXTI_EnableRisingTrig_0_31>
 8004668:	e010      	b.n	800468c <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a65      	ldr	r2, [pc, #404]	; (8004804 <HAL_COMP_Init+0x300>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d004      	beq.n	800467e <HAL_COMP_Init+0x17a>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a63      	ldr	r2, [pc, #396]	; (8004808 <HAL_COMP_Init+0x304>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d103      	bne.n	8004686 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800467e:	6938      	ldr	r0, [r7, #16]
 8004680:	f7ff fec0 	bl	8004404 <LL_EXTI_DisableRisingTrig_32_63>
 8004684:	e002      	b.n	800468c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004686:	6938      	ldr	r0, [r7, #16]
 8004688:	f7ff fea8 	bl	80043dc <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	f003 0320 	and.w	r3, r3, #32
 8004694:	2b00      	cmp	r3, #0
 8004696:	d011      	beq.n	80046bc <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a59      	ldr	r2, [pc, #356]	; (8004804 <HAL_COMP_Init+0x300>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d004      	beq.n	80046ac <HAL_COMP_Init+0x1a8>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a58      	ldr	r2, [pc, #352]	; (8004808 <HAL_COMP_Init+0x304>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d103      	bne.n	80046b4 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 80046ac:	6938      	ldr	r0, [r7, #16]
 80046ae:	f7ff fecf 	bl	8004450 <LL_EXTI_EnableFallingTrig_32_63>
 80046b2:	e014      	b.n	80046de <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80046b4:	6938      	ldr	r0, [r7, #16]
 80046b6:	f7ff feb9 	bl	800442c <LL_EXTI_EnableFallingTrig_0_31>
 80046ba:	e010      	b.n	80046de <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a50      	ldr	r2, [pc, #320]	; (8004804 <HAL_COMP_Init+0x300>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d004      	beq.n	80046d0 <HAL_COMP_Init+0x1cc>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a4f      	ldr	r2, [pc, #316]	; (8004808 <HAL_COMP_Init+0x304>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d103      	bne.n	80046d8 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 80046d0:	6938      	ldr	r0, [r7, #16]
 80046d2:	f7ff fee3 	bl	800449c <LL_EXTI_DisableFallingTrig_32_63>
 80046d6:	e002      	b.n	80046de <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80046d8:	6938      	ldr	r0, [r7, #16]
 80046da:	f7ff fecb 	bl	8004474 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a48      	ldr	r2, [pc, #288]	; (8004804 <HAL_COMP_Init+0x300>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d004      	beq.n	80046f2 <HAL_COMP_Init+0x1ee>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a46      	ldr	r2, [pc, #280]	; (8004808 <HAL_COMP_Init+0x304>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d103      	bne.n	80046fa <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80046f2:	6938      	ldr	r0, [r7, #16]
 80046f4:	f7ff fef6 	bl	80044e4 <LL_EXTI_ClearFlag_32_63>
 80046f8:	e002      	b.n	8004700 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80046fa:	6938      	ldr	r0, [r7, #16]
 80046fc:	f7ff fee2 	bl	80044c4 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d011      	beq.n	8004730 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a3c      	ldr	r2, [pc, #240]	; (8004804 <HAL_COMP_Init+0x300>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d004      	beq.n	8004720 <HAL_COMP_Init+0x21c>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a3b      	ldr	r2, [pc, #236]	; (8004808 <HAL_COMP_Init+0x304>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d103      	bne.n	8004728 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8004720:	6938      	ldr	r0, [r7, #16]
 8004722:	f7ff fdfd 	bl	8004320 <LL_EXTI_EnableEvent_32_63>
 8004726:	e014      	b.n	8004752 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8004728:	6938      	ldr	r0, [r7, #16]
 800472a:	f7ff fde7 	bl	80042fc <LL_EXTI_EnableEvent_0_31>
 800472e:	e010      	b.n	8004752 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a33      	ldr	r2, [pc, #204]	; (8004804 <HAL_COMP_Init+0x300>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d004      	beq.n	8004744 <HAL_COMP_Init+0x240>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a32      	ldr	r2, [pc, #200]	; (8004808 <HAL_COMP_Init+0x304>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d103      	bne.n	800474c <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8004744:	6938      	ldr	r0, [r7, #16]
 8004746:	f7ff fe11 	bl	800436c <LL_EXTI_DisableEvent_32_63>
 800474a:	e002      	b.n	8004752 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800474c:	6938      	ldr	r0, [r7, #16]
 800474e:	f7ff fdf9 	bl	8004344 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d011      	beq.n	8004782 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a28      	ldr	r2, [pc, #160]	; (8004804 <HAL_COMP_Init+0x300>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d004      	beq.n	8004772 <HAL_COMP_Init+0x26e>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a26      	ldr	r2, [pc, #152]	; (8004808 <HAL_COMP_Init+0x304>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d103      	bne.n	800477a <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8004772:	6938      	ldr	r0, [r7, #16]
 8004774:	f7ff fd88 	bl	8004288 <LL_EXTI_EnableIT_32_63>
 8004778:	e04b      	b.n	8004812 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800477a:	6938      	ldr	r0, [r7, #16]
 800477c:	f7ff fd72 	bl	8004264 <LL_EXTI_EnableIT_0_31>
 8004780:	e047      	b.n	8004812 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a1f      	ldr	r2, [pc, #124]	; (8004804 <HAL_COMP_Init+0x300>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d004      	beq.n	8004796 <HAL_COMP_Init+0x292>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a1d      	ldr	r2, [pc, #116]	; (8004808 <HAL_COMP_Init+0x304>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d103      	bne.n	800479e <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8004796:	6938      	ldr	r0, [r7, #16]
 8004798:	f7ff fd9c 	bl	80042d4 <LL_EXTI_DisableIT_32_63>
 800479c:	e039      	b.n	8004812 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800479e:	6938      	ldr	r0, [r7, #16]
 80047a0:	f7ff fd84 	bl	80042ac <LL_EXTI_DisableIT_0_31>
 80047a4:	e035      	b.n	8004812 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a16      	ldr	r2, [pc, #88]	; (8004804 <HAL_COMP_Init+0x300>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d004      	beq.n	80047ba <HAL_COMP_Init+0x2b6>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a14      	ldr	r2, [pc, #80]	; (8004808 <HAL_COMP_Init+0x304>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d103      	bne.n	80047c2 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80047ba:	6938      	ldr	r0, [r7, #16]
 80047bc:	f7ff fdd6 	bl	800436c <LL_EXTI_DisableEvent_32_63>
 80047c0:	e002      	b.n	80047c8 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80047c2:	6938      	ldr	r0, [r7, #16]
 80047c4:	f7ff fdbe 	bl	8004344 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a0d      	ldr	r2, [pc, #52]	; (8004804 <HAL_COMP_Init+0x300>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d004      	beq.n	80047dc <HAL_COMP_Init+0x2d8>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a0c      	ldr	r2, [pc, #48]	; (8004808 <HAL_COMP_Init+0x304>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d117      	bne.n	800480c <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80047dc:	6938      	ldr	r0, [r7, #16]
 80047de:	f7ff fd79 	bl	80042d4 <LL_EXTI_DisableIT_32_63>
 80047e2:	e016      	b.n	8004812 <HAL_COMP_Init+0x30e>
 80047e4:	ff007e0f 	.word	0xff007e0f
 80047e8:	20000010 	.word	0x20000010
 80047ec:	053e2d63 	.word	0x053e2d63
 80047f0:	40010200 	.word	0x40010200
 80047f4:	40010204 	.word	0x40010204
 80047f8:	40010208 	.word	0x40010208
 80047fc:	4001020c 	.word	0x4001020c
 8004800:	40010210 	.word	0x40010210
 8004804:	40010214 	.word	0x40010214
 8004808:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800480c:	6938      	ldr	r0, [r7, #16]
 800480e:	f7ff fd4d 	bl	80042ac <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	7f5b      	ldrb	r3, [r3, #29]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d102      	bne.n	8004822 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8004822:	7ffb      	ldrb	r3, [r7, #31]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3720      	adds	r7, #32
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <__NVIC_SetPriorityGrouping>:
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800483c:	4b0c      	ldr	r3, [pc, #48]	; (8004870 <__NVIC_SetPriorityGrouping+0x44>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004848:	4013      	ands	r3, r2
 800484a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800485c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800485e:	4a04      	ldr	r2, [pc, #16]	; (8004870 <__NVIC_SetPriorityGrouping+0x44>)
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	60d3      	str	r3, [r2, #12]
}
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	e000ed00 	.word	0xe000ed00

08004874 <__NVIC_GetPriorityGrouping>:
{
 8004874:	b480      	push	{r7}
 8004876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004878:	4b04      	ldr	r3, [pc, #16]	; (800488c <__NVIC_GetPriorityGrouping+0x18>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	0a1b      	lsrs	r3, r3, #8
 800487e:	f003 0307 	and.w	r3, r3, #7
}
 8004882:	4618      	mov	r0, r3
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr
 800488c:	e000ed00 	.word	0xe000ed00

08004890 <__NVIC_EnableIRQ>:
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	4603      	mov	r3, r0
 8004898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800489a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	db0b      	blt.n	80048ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048a2:	79fb      	ldrb	r3, [r7, #7]
 80048a4:	f003 021f 	and.w	r2, r3, #31
 80048a8:	4907      	ldr	r1, [pc, #28]	; (80048c8 <__NVIC_EnableIRQ+0x38>)
 80048aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ae:	095b      	lsrs	r3, r3, #5
 80048b0:	2001      	movs	r0, #1
 80048b2:	fa00 f202 	lsl.w	r2, r0, r2
 80048b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	e000e100 	.word	0xe000e100

080048cc <__NVIC_SetPriority>:
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	4603      	mov	r3, r0
 80048d4:	6039      	str	r1, [r7, #0]
 80048d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	db0a      	blt.n	80048f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	b2da      	uxtb	r2, r3
 80048e4:	490c      	ldr	r1, [pc, #48]	; (8004918 <__NVIC_SetPriority+0x4c>)
 80048e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ea:	0112      	lsls	r2, r2, #4
 80048ec:	b2d2      	uxtb	r2, r2
 80048ee:	440b      	add	r3, r1
 80048f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80048f4:	e00a      	b.n	800490c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	4908      	ldr	r1, [pc, #32]	; (800491c <__NVIC_SetPriority+0x50>)
 80048fc:	79fb      	ldrb	r3, [r7, #7]
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	3b04      	subs	r3, #4
 8004904:	0112      	lsls	r2, r2, #4
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	440b      	add	r3, r1
 800490a:	761a      	strb	r2, [r3, #24]
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr
 8004918:	e000e100 	.word	0xe000e100
 800491c:	e000ed00 	.word	0xe000ed00

08004920 <NVIC_EncodePriority>:
{
 8004920:	b480      	push	{r7}
 8004922:	b089      	sub	sp, #36	; 0x24
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f1c3 0307 	rsb	r3, r3, #7
 800493a:	2b04      	cmp	r3, #4
 800493c:	bf28      	it	cs
 800493e:	2304      	movcs	r3, #4
 8004940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	3304      	adds	r3, #4
 8004946:	2b06      	cmp	r3, #6
 8004948:	d902      	bls.n	8004950 <NVIC_EncodePriority+0x30>
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	3b03      	subs	r3, #3
 800494e:	e000      	b.n	8004952 <NVIC_EncodePriority+0x32>
 8004950:	2300      	movs	r3, #0
 8004952:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004954:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	fa02 f303 	lsl.w	r3, r2, r3
 800495e:	43da      	mvns	r2, r3
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	401a      	ands	r2, r3
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004968:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	fa01 f303 	lsl.w	r3, r1, r3
 8004972:	43d9      	mvns	r1, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004978:	4313      	orrs	r3, r2
}
 800497a:	4618      	mov	r0, r3
 800497c:	3724      	adds	r7, #36	; 0x24
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
	...

08004988 <SysTick_Config>:
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	3b01      	subs	r3, #1
 8004994:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004998:	d301      	bcc.n	800499e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800499a:	2301      	movs	r3, #1
 800499c:	e00f      	b.n	80049be <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800499e:	4a0a      	ldr	r2, [pc, #40]	; (80049c8 <SysTick_Config+0x40>)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3b01      	subs	r3, #1
 80049a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049a6:	210f      	movs	r1, #15
 80049a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049ac:	f7ff ff8e 	bl	80048cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049b0:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <SysTick_Config+0x40>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049b6:	4b04      	ldr	r3, [pc, #16]	; (80049c8 <SysTick_Config+0x40>)
 80049b8:	2207      	movs	r2, #7
 80049ba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3708      	adds	r7, #8
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	e000e010 	.word	0xe000e010

080049cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f7ff ff29 	bl	800482c <__NVIC_SetPriorityGrouping>
}
 80049da:	bf00      	nop
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b086      	sub	sp, #24
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	4603      	mov	r3, r0
 80049ea:	60b9      	str	r1, [r7, #8]
 80049ec:	607a      	str	r2, [r7, #4]
 80049ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80049f0:	f7ff ff40 	bl	8004874 <__NVIC_GetPriorityGrouping>
 80049f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	68b9      	ldr	r1, [r7, #8]
 80049fa:	6978      	ldr	r0, [r7, #20]
 80049fc:	f7ff ff90 	bl	8004920 <NVIC_EncodePriority>
 8004a00:	4602      	mov	r2, r0
 8004a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a06:	4611      	mov	r1, r2
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7ff ff5f 	bl	80048cc <__NVIC_SetPriority>
}
 8004a0e:	bf00      	nop
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b082      	sub	sp, #8
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7ff ff33 	bl	8004890 <__NVIC_EnableIRQ>
}
 8004a2a:	bf00      	nop
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b082      	sub	sp, #8
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7ff ffa4 	bl	8004988 <SysTick_Config>
 8004a40:	4603      	mov	r3, r0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	b082      	sub	sp, #8
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d101      	bne.n	8004a5c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e014      	b.n	8004a86 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	791b      	ldrb	r3, [r3, #4]
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d105      	bne.n	8004a72 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f7fc ff13 	bl	8001898 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2202      	movs	r2, #2
 8004a76:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b082      	sub	sp, #8
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	795b      	ldrb	r3, [r3, #5]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_DAC_Start+0x16>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e043      	b.n	8004b2c <HAL_DAC_Start+0x9e>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2202      	movs	r2, #2
 8004aae:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6819      	ldr	r1, [r3, #0]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	f003 0310 	and.w	r3, r3, #16
 8004abc:	2201      	movs	r2, #1
 8004abe:	409a      	lsls	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8004ac8:	2001      	movs	r0, #1
 8004aca:	f7fe fb4d 	bl	8003168 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10f      	bne.n	8004af4 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d11d      	bne.n	8004b1e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f042 0201 	orr.w	r2, r2, #1
 8004af0:	605a      	str	r2, [r3, #4]
 8004af2:	e014      	b.n	8004b1e <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	f003 0310 	and.w	r3, r3, #16
 8004b04:	2102      	movs	r1, #2
 8004b06:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d107      	bne.n	8004b1e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0202 	orr.w	r2, r2, #2
 8004b1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3708      	adds	r7, #8
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b086      	sub	sp, #24
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
 8004b40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8004b42:	2300      	movs	r3, #0
 8004b44:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	795b      	ldrb	r3, [r3, #5]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d101      	bne.n	8004b52 <HAL_DAC_Start_DMA+0x1e>
 8004b4e:	2302      	movs	r3, #2
 8004b50:	e0a1      	b.n	8004c96 <HAL_DAC_Start_DMA+0x162>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d12a      	bne.n	8004bba <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	4a4d      	ldr	r2, [pc, #308]	; (8004ca0 <HAL_DAC_Start_DMA+0x16c>)
 8004b6a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	4a4c      	ldr	r2, [pc, #304]	; (8004ca4 <HAL_DAC_Start_DMA+0x170>)
 8004b72:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	4a4b      	ldr	r2, [pc, #300]	; (8004ca8 <HAL_DAC_Start_DMA+0x174>)
 8004b7a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b8a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	d009      	beq.n	8004ba6 <HAL_DAC_Start_DMA+0x72>
 8004b92:	2b08      	cmp	r3, #8
 8004b94:	d00c      	beq.n	8004bb0 <HAL_DAC_Start_DMA+0x7c>
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d000      	beq.n	8004b9c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8004b9a:	e039      	b.n	8004c10 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	3308      	adds	r3, #8
 8004ba2:	613b      	str	r3, [r7, #16]
        break;
 8004ba4:	e034      	b.n	8004c10 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	330c      	adds	r3, #12
 8004bac:	613b      	str	r3, [r7, #16]
        break;
 8004bae:	e02f      	b.n	8004c10 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	3310      	adds	r3, #16
 8004bb6:	613b      	str	r3, [r7, #16]
        break;
 8004bb8:	e02a      	b.n	8004c10 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	4a3b      	ldr	r2, [pc, #236]	; (8004cac <HAL_DAC_Start_DMA+0x178>)
 8004bc0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	4a3a      	ldr	r2, [pc, #232]	; (8004cb0 <HAL_DAC_Start_DMA+0x17c>)
 8004bc8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	4a39      	ldr	r2, [pc, #228]	; (8004cb4 <HAL_DAC_Start_DMA+0x180>)
 8004bd0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004be0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	2b04      	cmp	r3, #4
 8004be6:	d009      	beq.n	8004bfc <HAL_DAC_Start_DMA+0xc8>
 8004be8:	2b08      	cmp	r3, #8
 8004bea:	d00c      	beq.n	8004c06 <HAL_DAC_Start_DMA+0xd2>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d000      	beq.n	8004bf2 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004bf0:	e00e      	b.n	8004c10 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	3314      	adds	r3, #20
 8004bf8:	613b      	str	r3, [r7, #16]
        break;
 8004bfa:	e009      	b.n	8004c10 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	3318      	adds	r3, #24
 8004c02:	613b      	str	r3, [r7, #16]
        break;
 8004c04:	e004      	b.n	8004c10 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	331c      	adds	r3, #28
 8004c0c:	613b      	str	r3, [r7, #16]
        break;
 8004c0e:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d111      	bne.n	8004c3a <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c24:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6898      	ldr	r0, [r3, #8]
 8004c2a:	6879      	ldr	r1, [r7, #4]
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	f000 fbc8 	bl	80053c4 <HAL_DMA_Start_IT>
 8004c34:	4603      	mov	r3, r0
 8004c36:	75fb      	strb	r3, [r7, #23]
 8004c38:	e010      	b.n	8004c5c <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004c48:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	68d8      	ldr	r0, [r3, #12]
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	f000 fbb6 	bl	80053c4 <HAL_DMA_Start_IT>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004c62:	7dfb      	ldrb	r3, [r7, #23]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10f      	bne.n	8004c88 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	6819      	ldr	r1, [r3, #0]
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	f003 0310 	and.w	r3, r3, #16
 8004c74:	2201      	movs	r2, #1
 8004c76:	409a      	lsls	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8004c80:	2001      	movs	r0, #1
 8004c82:	f7fe fa71 	bl	8003168 <HAL_Delay>
 8004c86:	e005      	b.n	8004c94 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	f043 0204 	orr.w	r2, r3, #4
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004c94:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3718      	adds	r7, #24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	08005161 	.word	0x08005161
 8004ca4:	08005183 	.word	0x08005183
 8004ca8:	0800519f 	.word	0x0800519f
 8004cac:	08005209 	.word	0x08005209
 8004cb0:	0800522b 	.word	0x0800522b
 8004cb4:	08005247 	.word	0x08005247

08004cb8 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6819      	ldr	r1, [r3, #0]
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	f003 0310 	and.w	r3, r3, #16
 8004cce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd6:	43da      	mvns	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	400a      	ands	r2, r1
 8004cde:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6819      	ldr	r1, [r3, #0]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	f003 0310 	and.w	r3, r3, #16
 8004cec:	2201      	movs	r2, #1
 8004cee:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf2:	43da      	mvns	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	400a      	ands	r2, r1
 8004cfa:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8004cfc:	2001      	movs	r0, #1
 8004cfe:	f7fe fa33 	bl	8003168 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10f      	bne.n	8004d28 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 fbd4 	bl	80054ba <HAL_DMA_Abort>
 8004d12:	4603      	mov	r3, r0
 8004d14:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	e00e      	b.n	8004d46 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f000 fbc4 	bl	80054ba <HAL_DMA_Abort>
 8004d32:	4603      	mov	r3, r0
 8004d34:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004d44:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8004d46:	7bfb      	ldrb	r3, [r7, #15]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2204      	movs	r2, #4
 8004d50:	711a      	strb	r2, [r3, #4]
 8004d52:	e002      	b.n	8004d5a <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8004d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
 8004d70:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8004d72:	2300      	movs	r3, #0
 8004d74:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d105      	bne.n	8004d94 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004d88:	697a      	ldr	r2, [r7, #20]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	3308      	adds	r3, #8
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	e004      	b.n	8004d9e <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4413      	add	r3, r2
 8004d9a:	3314      	adds	r3, #20
 8004d9c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	461a      	mov	r2, r3
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	371c      	adds	r7, #28
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d103      	bne.n	8004df4 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df2:	e002      	b.n	8004dfa <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
	...

08004e08 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b08a      	sub	sp, #40	; 0x28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004e14:	2300      	movs	r3, #0
 8004e16:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	795b      	ldrb	r3, [r3, #5]
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d101      	bne.n	8004e24 <HAL_DAC_ConfigChannel+0x1c>
 8004e20:	2302      	movs	r3, #2
 8004e22:	e194      	b.n	800514e <HAL_DAC_ConfigChannel+0x346>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2201      	movs	r2, #1
 8004e28:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	2b04      	cmp	r3, #4
 8004e36:	d174      	bne.n	8004f22 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d137      	bne.n	8004eae <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8004e3e:	f7fe f987 	bl	8003150 <HAL_GetTick>
 8004e42:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e44:	e011      	b.n	8004e6a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004e46:	f7fe f983 	bl	8003150 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d90a      	bls.n	8004e6a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	f043 0208 	orr.w	r2, r3, #8
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2203      	movs	r2, #3
 8004e64:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e171      	b.n	800514e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e6      	bne.n	8004e46 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8004e78:	2001      	movs	r0, #1
 8004e7a:	f7fe f975 	bl	8003168 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e86:	641a      	str	r2, [r3, #64]	; 0x40
 8004e88:	e01e      	b.n	8004ec8 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004e8a:	f7fe f961 	bl	8003150 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d90a      	bls.n	8004eae <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f043 0208 	orr.w	r2, r3, #8
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2203      	movs	r2, #3
 8004ea8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e14f      	b.n	800514e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	dbe8      	blt.n	8004e8a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8004eb8:	2001      	movs	r0, #1
 8004eba:	f7fe f955 	bl	8003168 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ec6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f003 0310 	and.w	r3, r3, #16
 8004ed4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8004edc:	43db      	mvns	r3, r3
 8004ede:	ea02 0103 	and.w	r1, r2, r3
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f003 0310 	and.w	r3, r3, #16
 8004eec:	409a      	lsls	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f003 0310 	and.w	r3, r3, #16
 8004f02:	21ff      	movs	r1, #255	; 0xff
 8004f04:	fa01 f303 	lsl.w	r3, r1, r3
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	ea02 0103 	and.w	r1, r2, r3
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f003 0310 	and.w	r3, r3, #16
 8004f18:	409a      	lsls	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d11d      	bne.n	8004f66 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f30:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f003 0310 	and.w	r3, r3, #16
 8004f38:	221f      	movs	r2, #31
 8004f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3e:	43db      	mvns	r3, r3
 8004f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f42:	4013      	ands	r3, r2
 8004f44:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f003 0310 	and.w	r3, r3, #16
 8004f52:	69ba      	ldr	r2, [r7, #24]
 8004f54:	fa02 f303 	lsl.w	r3, r2, r3
 8004f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f64:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f6c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f003 0310 	and.w	r3, r3, #16
 8004f74:	2207      	movs	r2, #7
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	43db      	mvns	r3, r3
 8004f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f7e:	4013      	ands	r3, r2
 8004f80:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d002      	beq.n	8004f94 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	623b      	str	r3, [r7, #32]
 8004f92:	e011      	b.n	8004fb8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	623b      	str	r3, [r7, #32]
 8004fa4:	e008      	b.n	8004fb8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d102      	bne.n	8004fb4 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	623b      	str	r3, [r7, #32]
 8004fb2:	e001      	b.n	8004fb8 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	6a3a      	ldr	r2, [r7, #32]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f003 0310 	and.w	r3, r3, #16
 8004fce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd6:	43db      	mvns	r3, r3
 8004fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fda:	4013      	ands	r3, r2
 8004fdc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	791b      	ldrb	r3, [r3, #4]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d102      	bne.n	8004fec <HAL_DAC_ConfigChannel+0x1e4>
 8004fe6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fea:	e000      	b.n	8004fee <HAL_DAC_ConfigChannel+0x1e6>
 8004fec:	2300      	movs	r3, #0
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f003 0310 	and.w	r3, r3, #16
 8004ffa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8005002:	43db      	mvns	r3, r3
 8005004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005006:	4013      	ands	r3, r2
 8005008:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	795b      	ldrb	r3, [r3, #5]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d102      	bne.n	8005018 <HAL_DAC_ConfigChannel+0x210>
 8005012:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005016:	e000      	b.n	800501a <HAL_DAC_ConfigChannel+0x212>
 8005018:	2300      	movs	r3, #0
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	4313      	orrs	r3, r2
 800501e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005022:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005026:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2b02      	cmp	r3, #2
 800502e:	d114      	bne.n	800505a <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005030:	f001 faf8 	bl	8006624 <HAL_RCC_GetHCLKFreq>
 8005034:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	4a47      	ldr	r2, [pc, #284]	; (8005158 <HAL_DAC_ConfigChannel+0x350>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d904      	bls.n	8005048 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800503e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005040:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005044:	627b      	str	r3, [r7, #36]	; 0x24
 8005046:	e00d      	b.n	8005064 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	4a44      	ldr	r2, [pc, #272]	; (800515c <HAL_DAC_ConfigChannel+0x354>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d909      	bls.n	8005064 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
 8005058:	e004      	b.n	8005064 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005060:	4313      	orrs	r3, r2
 8005062:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f003 0310 	and.w	r3, r3, #16
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	fa02 f303 	lsl.w	r3, r2, r3
 8005070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005072:	4313      	orrs	r3, r2
 8005074:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800507c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6819      	ldr	r1, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f003 0310 	and.w	r3, r3, #16
 800508a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	43da      	mvns	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	400a      	ands	r2, r1
 800509a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f003 0310 	and.w	r3, r3, #16
 80050aa:	f640 72fe 	movw	r2, #4094	; 0xffe
 80050ae:	fa02 f303 	lsl.w	r3, r2, r3
 80050b2:	43db      	mvns	r3, r3
 80050b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050b6:	4013      	ands	r3, r2
 80050b8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f003 0310 	and.w	r3, r3, #16
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	fa02 f303 	lsl.w	r3, r2, r3
 80050cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ce:	4313      	orrs	r3, r2
 80050d0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050d8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	6819      	ldr	r1, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	22c0      	movs	r2, #192	; 0xc0
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	43da      	mvns	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	400a      	ands	r2, r1
 80050f4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	089b      	lsrs	r3, r3, #2
 80050fc:	f003 030f 	and.w	r3, r3, #15
 8005100:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	089b      	lsrs	r3, r3, #2
 8005108:	021b      	lsls	r3, r3, #8
 800510a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	4313      	orrs	r3, r2
 8005112:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f003 0310 	and.w	r3, r3, #16
 8005120:	f640 710f 	movw	r1, #3855	; 0xf0f
 8005124:	fa01 f303 	lsl.w	r3, r1, r3
 8005128:	43db      	mvns	r3, r3
 800512a:	ea02 0103 	and.w	r1, r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f003 0310 	and.w	r3, r3, #16
 8005134:	69ba      	ldr	r2, [r7, #24]
 8005136:	409a      	lsls	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2201      	movs	r2, #1
 8005144:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3728      	adds	r7, #40	; 0x28
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	09896800 	.word	0x09896800
 800515c:	04c4b400 	.word	0x04c4b400

08005160 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800516c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f7ff fe20 	bl	8004db4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2201      	movs	r2, #1
 8005178:	711a      	strb	r2, [r3, #4]
}
 800517a:	bf00      	nop
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800518e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f7ff fe19 	bl	8004dc8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005196:	bf00      	nop
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b084      	sub	sp, #16
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051aa:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	f043 0204 	orr.w	r2, r3, #4
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f7fd f812 	bl	80021e2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2201      	movs	r2, #1
 80051c2:	711a      	strb	r2, [r3, #4]
}
 80051c4:	bf00      	nop
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005214:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f7ff ffd8 	bl	80051cc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2201      	movs	r2, #1
 8005220:	711a      	strb	r2, [r3, #4]
}
 8005222:	bf00      	nop
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b084      	sub	sp, #16
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005236:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f7ff ffd1 	bl	80051e0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800523e:	bf00      	nop
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b084      	sub	sp, #16
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005252:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	f043 0204 	orr.w	r2, r3, #4
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f7ff ffc7 	bl	80051f4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	711a      	strb	r2, [r3, #4]
}
 800526c:	bf00      	nop
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e08d      	b.n	80053a2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	461a      	mov	r2, r3
 800528c:	4b47      	ldr	r3, [pc, #284]	; (80053ac <HAL_DMA_Init+0x138>)
 800528e:	429a      	cmp	r2, r3
 8005290:	d80f      	bhi.n	80052b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	461a      	mov	r2, r3
 8005298:	4b45      	ldr	r3, [pc, #276]	; (80053b0 <HAL_DMA_Init+0x13c>)
 800529a:	4413      	add	r3, r2
 800529c:	4a45      	ldr	r2, [pc, #276]	; (80053b4 <HAL_DMA_Init+0x140>)
 800529e:	fba2 2303 	umull	r2, r3, r2, r3
 80052a2:	091b      	lsrs	r3, r3, #4
 80052a4:	009a      	lsls	r2, r3, #2
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a42      	ldr	r2, [pc, #264]	; (80053b8 <HAL_DMA_Init+0x144>)
 80052ae:	641a      	str	r2, [r3, #64]	; 0x40
 80052b0:	e00e      	b.n	80052d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	461a      	mov	r2, r3
 80052b8:	4b40      	ldr	r3, [pc, #256]	; (80053bc <HAL_DMA_Init+0x148>)
 80052ba:	4413      	add	r3, r2
 80052bc:	4a3d      	ldr	r2, [pc, #244]	; (80053b4 <HAL_DMA_Init+0x140>)
 80052be:	fba2 2303 	umull	r2, r3, r2, r3
 80052c2:	091b      	lsrs	r3, r3, #4
 80052c4:	009a      	lsls	r2, r3, #2
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a3c      	ldr	r2, [pc, #240]	; (80053c0 <HAL_DMA_Init+0x14c>)
 80052ce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80052e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80052f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005300:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800530c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	4313      	orrs	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fa10 	bl	8005748 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005330:	d102      	bne.n	8005338 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	685a      	ldr	r2, [r3, #4]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005340:	b2d2      	uxtb	r2, r2
 8005342:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800534c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d010      	beq.n	8005378 <HAL_DMA_Init+0x104>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	2b04      	cmp	r3, #4
 800535c:	d80c      	bhi.n	8005378 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fa30 	bl	80057c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005368:	2200      	movs	r2, #0
 800536a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005374:	605a      	str	r2, [r3, #4]
 8005376:	e008      	b.n	800538a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	40020407 	.word	0x40020407
 80053b0:	bffdfff8 	.word	0xbffdfff8
 80053b4:	cccccccd 	.word	0xcccccccd
 80053b8:	40020000 	.word	0x40020000
 80053bc:	bffdfbf8 	.word	0xbffdfbf8
 80053c0:	40020400 	.word	0x40020400

080053c4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b086      	sub	sp, #24
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
 80053d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053d2:	2300      	movs	r3, #0
 80053d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d101      	bne.n	80053e4 <HAL_DMA_Start_IT+0x20>
 80053e0:	2302      	movs	r3, #2
 80053e2:	e066      	b.n	80054b2 <HAL_DMA_Start_IT+0xee>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d155      	bne.n	80054a4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 0201 	bic.w	r2, r2, #1
 8005414:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	68b9      	ldr	r1, [r7, #8]
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 f954 	bl	80056ca <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005426:	2b00      	cmp	r3, #0
 8005428:	d008      	beq.n	800543c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 020e 	orr.w	r2, r2, #14
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	e00f      	b.n	800545c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0204 	bic.w	r2, r2, #4
 800544a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 020a 	orr.w	r2, r2, #10
 800545a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d007      	beq.n	800547a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005474:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005478:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800547e:	2b00      	cmp	r3, #0
 8005480:	d007      	beq.n	8005492 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800548c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005490:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f042 0201 	orr.w	r2, r2, #1
 80054a0:	601a      	str	r2, [r3, #0]
 80054a2:	e005      	b.n	80054b0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80054ac:	2302      	movs	r3, #2
 80054ae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80054b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3718      	adds	r7, #24
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b085      	sub	sp, #20
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d005      	beq.n	80054de <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2204      	movs	r2, #4
 80054d6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	73fb      	strb	r3, [r7, #15]
 80054dc:	e037      	b.n	800554e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 020e 	bic.w	r2, r2, #14
 80054ec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054fc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0201 	bic.w	r2, r2, #1
 800550c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005512:	f003 021f 	and.w	r2, r3, #31
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551a:	2101      	movs	r1, #1
 800551c:	fa01 f202 	lsl.w	r2, r1, r2
 8005520:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800552a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00c      	beq.n	800554e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005542:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800554c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800555e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005560:	4618      	mov	r0, r3
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005588:	f003 031f 	and.w	r3, r3, #31
 800558c:	2204      	movs	r2, #4
 800558e:	409a      	lsls	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4013      	ands	r3, r2
 8005594:	2b00      	cmp	r3, #0
 8005596:	d026      	beq.n	80055e6 <HAL_DMA_IRQHandler+0x7a>
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d021      	beq.n	80055e6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0320 	and.w	r3, r3, #32
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d107      	bne.n	80055c0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f022 0204 	bic.w	r2, r2, #4
 80055be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c4:	f003 021f 	and.w	r2, r3, #31
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055cc:	2104      	movs	r1, #4
 80055ce:	fa01 f202 	lsl.w	r2, r1, r2
 80055d2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d071      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80055e4:	e06c      	b.n	80056c0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ea:	f003 031f 	and.w	r3, r3, #31
 80055ee:	2202      	movs	r2, #2
 80055f0:	409a      	lsls	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	4013      	ands	r3, r2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d02e      	beq.n	8005658 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d029      	beq.n	8005658 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0320 	and.w	r3, r3, #32
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10b      	bne.n	800562a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 020a 	bic.w	r2, r2, #10
 8005620:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800562e:	f003 021f 	and.w	r2, r3, #31
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	2102      	movs	r1, #2
 8005638:	fa01 f202 	lsl.w	r2, r1, r2
 800563c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800564a:	2b00      	cmp	r3, #0
 800564c:	d038      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005656:	e033      	b.n	80056c0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565c:	f003 031f 	and.w	r3, r3, #31
 8005660:	2208      	movs	r2, #8
 8005662:	409a      	lsls	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	4013      	ands	r3, r2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d02a      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	f003 0308 	and.w	r3, r3, #8
 8005672:	2b00      	cmp	r3, #0
 8005674:	d025      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 020e 	bic.w	r2, r2, #14
 8005684:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800568a:	f003 021f 	and.w	r2, r3, #31
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005692:	2101      	movs	r1, #1
 8005694:	fa01 f202 	lsl.w	r2, r1, r2
 8005698:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d004      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80056c0:	bf00      	nop
 80056c2:	bf00      	nop
}
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b085      	sub	sp, #20
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	60f8      	str	r0, [r7, #12]
 80056d2:	60b9      	str	r1, [r7, #8]
 80056d4:	607a      	str	r2, [r7, #4]
 80056d6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80056e0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d004      	beq.n	80056f4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80056f2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056f8:	f003 021f 	and.w	r2, r3, #31
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005700:	2101      	movs	r1, #1
 8005702:	fa01 f202 	lsl.w	r2, r1, r2
 8005706:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	683a      	ldr	r2, [r7, #0]
 800570e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	2b10      	cmp	r3, #16
 8005716:	d108      	bne.n	800572a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005728:	e007      	b.n	800573a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	60da      	str	r2, [r3, #12]
}
 800573a:	bf00      	nop
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
	...

08005748 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005748:	b480      	push	{r7}
 800574a:	b087      	sub	sp, #28
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	461a      	mov	r2, r3
 8005756:	4b16      	ldr	r3, [pc, #88]	; (80057b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005758:	429a      	cmp	r2, r3
 800575a:	d802      	bhi.n	8005762 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800575c:	4b15      	ldr	r3, [pc, #84]	; (80057b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	e001      	b.n	8005766 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005762:	4b15      	ldr	r3, [pc, #84]	; (80057b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005764:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	b2db      	uxtb	r3, r3
 8005770:	3b08      	subs	r3, #8
 8005772:	4a12      	ldr	r2, [pc, #72]	; (80057bc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005774:	fba2 2303 	umull	r2, r3, r2, r3
 8005778:	091b      	lsrs	r3, r3, #4
 800577a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005780:	089b      	lsrs	r3, r3, #2
 8005782:	009a      	lsls	r2, r3, #2
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4413      	add	r3, r2
 8005788:	461a      	mov	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a0b      	ldr	r2, [pc, #44]	; (80057c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005792:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f003 031f 	and.w	r3, r3, #31
 800579a:	2201      	movs	r2, #1
 800579c:	409a      	lsls	r2, r3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80057a2:	bf00      	nop
 80057a4:	371c      	adds	r7, #28
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	40020407 	.word	0x40020407
 80057b4:	40020800 	.word	0x40020800
 80057b8:	40020820 	.word	0x40020820
 80057bc:	cccccccd 	.word	0xcccccccd
 80057c0:	40020880 	.word	0x40020880

080057c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b085      	sub	sp, #20
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4b0b      	ldr	r3, [pc, #44]	; (8005804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80057d8:	4413      	add	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	461a      	mov	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a08      	ldr	r2, [pc, #32]	; (8005808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80057e6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	f003 031f 	and.w	r3, r3, #31
 80057f0:	2201      	movs	r2, #1
 80057f2:	409a      	lsls	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80057f8:	bf00      	nop
 80057fa:	3714      	adds	r7, #20
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr
 8005804:	1000823f 	.word	0x1000823f
 8005808:	40020940 	.word	0x40020940

0800580c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800580c:	b480      	push	{r7}
 800580e:	b087      	sub	sp, #28
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800581a:	e15a      	b.n	8005ad2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	2101      	movs	r1, #1
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	fa01 f303 	lsl.w	r3, r1, r3
 8005828:	4013      	ands	r3, r2
 800582a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	f000 814c 	beq.w	8005acc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	2b01      	cmp	r3, #1
 800583a:	d00b      	beq.n	8005854 <HAL_GPIO_Init+0x48>
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b02      	cmp	r3, #2
 8005842:	d007      	beq.n	8005854 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005848:	2b11      	cmp	r3, #17
 800584a:	d003      	beq.n	8005854 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	2b12      	cmp	r3, #18
 8005852:	d130      	bne.n	80058b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	2203      	movs	r2, #3
 8005860:	fa02 f303 	lsl.w	r3, r2, r3
 8005864:	43db      	mvns	r3, r3
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	4013      	ands	r3, r2
 800586a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	005b      	lsls	r3, r3, #1
 8005874:	fa02 f303 	lsl.w	r3, r2, r3
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4313      	orrs	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800588a:	2201      	movs	r2, #1
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	fa02 f303 	lsl.w	r3, r2, r3
 8005892:	43db      	mvns	r3, r3
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	4013      	ands	r3, r2
 8005898:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	091b      	lsrs	r3, r3, #4
 80058a0:	f003 0201 	and.w	r2, r3, #1
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	fa02 f303 	lsl.w	r3, r2, r3
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	2203      	movs	r2, #3
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	43db      	mvns	r3, r3
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	4013      	ands	r3, r2
 80058cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	689a      	ldr	r2, [r3, #8]
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	fa02 f303 	lsl.w	r3, r2, r3
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	4313      	orrs	r3, r2
 80058de:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d003      	beq.n	80058f6 <HAL_GPIO_Init+0xea>
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	2b12      	cmp	r3, #18
 80058f4:	d123      	bne.n	800593e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	08da      	lsrs	r2, r3, #3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	3208      	adds	r2, #8
 80058fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005902:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	220f      	movs	r2, #15
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	43db      	mvns	r3, r3
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	4013      	ands	r3, r2
 8005918:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	691a      	ldr	r2, [r3, #16]
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f003 0307 	and.w	r3, r3, #7
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	fa02 f303 	lsl.w	r3, r2, r3
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	4313      	orrs	r3, r2
 800592e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	08da      	lsrs	r2, r3, #3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	3208      	adds	r2, #8
 8005938:	6939      	ldr	r1, [r7, #16]
 800593a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	005b      	lsls	r3, r3, #1
 8005948:	2203      	movs	r2, #3
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	43db      	mvns	r3, r3
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	4013      	ands	r3, r2
 8005954:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f003 0203 	and.w	r2, r3, #3
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	fa02 f303 	lsl.w	r3, r2, r3
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	4313      	orrs	r3, r2
 800596a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 80a6 	beq.w	8005acc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005980:	4b5b      	ldr	r3, [pc, #364]	; (8005af0 <HAL_GPIO_Init+0x2e4>)
 8005982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005984:	4a5a      	ldr	r2, [pc, #360]	; (8005af0 <HAL_GPIO_Init+0x2e4>)
 8005986:	f043 0301 	orr.w	r3, r3, #1
 800598a:	6613      	str	r3, [r2, #96]	; 0x60
 800598c:	4b58      	ldr	r3, [pc, #352]	; (8005af0 <HAL_GPIO_Init+0x2e4>)
 800598e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	60bb      	str	r3, [r7, #8]
 8005996:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005998:	4a56      	ldr	r2, [pc, #344]	; (8005af4 <HAL_GPIO_Init+0x2e8>)
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	089b      	lsrs	r3, r3, #2
 800599e:	3302      	adds	r3, #2
 80059a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f003 0303 	and.w	r3, r3, #3
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	220f      	movs	r2, #15
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	43db      	mvns	r3, r3
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	4013      	ands	r3, r2
 80059ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80059c2:	d01f      	beq.n	8005a04 <HAL_GPIO_Init+0x1f8>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a4c      	ldr	r2, [pc, #304]	; (8005af8 <HAL_GPIO_Init+0x2ec>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d019      	beq.n	8005a00 <HAL_GPIO_Init+0x1f4>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a4b      	ldr	r2, [pc, #300]	; (8005afc <HAL_GPIO_Init+0x2f0>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d013      	beq.n	80059fc <HAL_GPIO_Init+0x1f0>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a4a      	ldr	r2, [pc, #296]	; (8005b00 <HAL_GPIO_Init+0x2f4>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d00d      	beq.n	80059f8 <HAL_GPIO_Init+0x1ec>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a49      	ldr	r2, [pc, #292]	; (8005b04 <HAL_GPIO_Init+0x2f8>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d007      	beq.n	80059f4 <HAL_GPIO_Init+0x1e8>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a48      	ldr	r2, [pc, #288]	; (8005b08 <HAL_GPIO_Init+0x2fc>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d101      	bne.n	80059f0 <HAL_GPIO_Init+0x1e4>
 80059ec:	2305      	movs	r3, #5
 80059ee:	e00a      	b.n	8005a06 <HAL_GPIO_Init+0x1fa>
 80059f0:	2306      	movs	r3, #6
 80059f2:	e008      	b.n	8005a06 <HAL_GPIO_Init+0x1fa>
 80059f4:	2304      	movs	r3, #4
 80059f6:	e006      	b.n	8005a06 <HAL_GPIO_Init+0x1fa>
 80059f8:	2303      	movs	r3, #3
 80059fa:	e004      	b.n	8005a06 <HAL_GPIO_Init+0x1fa>
 80059fc:	2302      	movs	r3, #2
 80059fe:	e002      	b.n	8005a06 <HAL_GPIO_Init+0x1fa>
 8005a00:	2301      	movs	r3, #1
 8005a02:	e000      	b.n	8005a06 <HAL_GPIO_Init+0x1fa>
 8005a04:	2300      	movs	r3, #0
 8005a06:	697a      	ldr	r2, [r7, #20]
 8005a08:	f002 0203 	and.w	r2, r2, #3
 8005a0c:	0092      	lsls	r2, r2, #2
 8005a0e:	4093      	lsls	r3, r2
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a16:	4937      	ldr	r1, [pc, #220]	; (8005af4 <HAL_GPIO_Init+0x2e8>)
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	089b      	lsrs	r3, r3, #2
 8005a1c:	3302      	adds	r3, #2
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005a24:	4b39      	ldr	r3, [pc, #228]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	43db      	mvns	r3, r3
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	4013      	ands	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d003      	beq.n	8005a48 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a48:	4a30      	ldr	r2, [pc, #192]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005a4e:	4b2f      	ldr	r3, [pc, #188]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	43db      	mvns	r3, r3
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a72:	4a26      	ldr	r2, [pc, #152]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a78:	4b24      	ldr	r3, [pc, #144]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	43db      	mvns	r3, r3
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	4013      	ands	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d003      	beq.n	8005a9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a9c:	4a1b      	ldr	r2, [pc, #108]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005aa2:	4b1a      	ldr	r3, [pc, #104]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	43db      	mvns	r3, r3
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	4013      	ands	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ac6:	4a11      	ldr	r2, [pc, #68]	; (8005b0c <HAL_GPIO_Init+0x300>)
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f47f ae9d 	bne.w	800581c <HAL_GPIO_Init+0x10>
  }
}
 8005ae2:	bf00      	nop
 8005ae4:	371c      	adds	r7, #28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40021000 	.word	0x40021000
 8005af4:	40010000 	.word	0x40010000
 8005af8:	48000400 	.word	0x48000400
 8005afc:	48000800 	.word	0x48000800
 8005b00:	48000c00 	.word	0x48000c00
 8005b04:	48001000 	.word	0x48001000
 8005b08:	48001400 	.word	0x48001400
 8005b0c:	40010400 	.word	0x40010400

08005b10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	460b      	mov	r3, r1
 8005b1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	691a      	ldr	r2, [r3, #16]
 8005b20:	887b      	ldrh	r3, [r7, #2]
 8005b22:	4013      	ands	r3, r2
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d002      	beq.n	8005b2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	73fb      	strb	r3, [r7, #15]
 8005b2c:	e001      	b.n	8005b32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	807b      	strh	r3, [r7, #2]
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b50:	787b      	ldrb	r3, [r7, #1]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b56:	887a      	ldrh	r2, [r7, #2]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b5c:	e002      	b.n	8005b64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b5e:	887a      	ldrh	r2, [r7, #2]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b085      	sub	sp, #20
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d141      	bne.n	8005c02 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b7e:	4b4b      	ldr	r3, [pc, #300]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b8a:	d131      	bne.n	8005bf0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b8c:	4b47      	ldr	r3, [pc, #284]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b92:	4a46      	ldr	r2, [pc, #280]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b9c:	4b43      	ldr	r3, [pc, #268]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005ba4:	4a41      	ldr	r2, [pc, #260]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005baa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005bac:	4b40      	ldr	r3, [pc, #256]	; (8005cb0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2232      	movs	r2, #50	; 0x32
 8005bb2:	fb02 f303 	mul.w	r3, r2, r3
 8005bb6:	4a3f      	ldr	r2, [pc, #252]	; (8005cb4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbc:	0c9b      	lsrs	r3, r3, #18
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bc2:	e002      	b.n	8005bca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bca:	4b38      	ldr	r3, [pc, #224]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bd6:	d102      	bne.n	8005bde <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1f2      	bne.n	8005bc4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005bde:	4b33      	ldr	r3, [pc, #204]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bea:	d158      	bne.n	8005c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e057      	b.n	8005ca0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bf0:	4b2e      	ldr	r3, [pc, #184]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bf6:	4a2d      	ldr	r2, [pc, #180]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005c00:	e04d      	b.n	8005c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c08:	d141      	bne.n	8005c8e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c0a:	4b28      	ldr	r3, [pc, #160]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005c12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c16:	d131      	bne.n	8005c7c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c18:	4b24      	ldr	r3, [pc, #144]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c1e:	4a23      	ldr	r2, [pc, #140]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c28:	4b20      	ldr	r3, [pc, #128]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005c30:	4a1e      	ldr	r2, [pc, #120]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005c38:	4b1d      	ldr	r3, [pc, #116]	; (8005cb0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2232      	movs	r2, #50	; 0x32
 8005c3e:	fb02 f303 	mul.w	r3, r2, r3
 8005c42:	4a1c      	ldr	r2, [pc, #112]	; (8005cb4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c44:	fba2 2303 	umull	r2, r3, r2, r3
 8005c48:	0c9b      	lsrs	r3, r3, #18
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c4e:	e002      	b.n	8005c56 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	3b01      	subs	r3, #1
 8005c54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c56:	4b15      	ldr	r3, [pc, #84]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c62:	d102      	bne.n	8005c6a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1f2      	bne.n	8005c50 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c6a:	4b10      	ldr	r3, [pc, #64]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c76:	d112      	bne.n	8005c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e011      	b.n	8005ca0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c7c:	4b0b      	ldr	r3, [pc, #44]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c82:	4a0a      	ldr	r2, [pc, #40]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005c8c:	e007      	b.n	8005c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005c8e:	4b07      	ldr	r3, [pc, #28]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005c96:	4a05      	ldr	r2, [pc, #20]	; (8005cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005c9c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3714      	adds	r7, #20
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr
 8005cac:	40007000 	.word	0x40007000
 8005cb0:	20000010 	.word	0x20000010
 8005cb4:	431bde83 	.word	0x431bde83

08005cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b088      	sub	sp, #32
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e308      	b.n	80062dc <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d075      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cd6:	4ba3      	ldr	r3, [pc, #652]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	f003 030c 	and.w	r3, r3, #12
 8005cde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ce0:	4ba0      	ldr	r3, [pc, #640]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	f003 0303 	and.w	r3, r3, #3
 8005ce8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	2b0c      	cmp	r3, #12
 8005cee:	d102      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x3e>
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	2b03      	cmp	r3, #3
 8005cf4:	d002      	beq.n	8005cfc <HAL_RCC_OscConfig+0x44>
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d10b      	bne.n	8005d14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cfc:	4b99      	ldr	r3, [pc, #612]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d05b      	beq.n	8005dc0 <HAL_RCC_OscConfig+0x108>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d157      	bne.n	8005dc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e2e3      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d1c:	d106      	bne.n	8005d2c <HAL_RCC_OscConfig+0x74>
 8005d1e:	4b91      	ldr	r3, [pc, #580]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a90      	ldr	r2, [pc, #576]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d28:	6013      	str	r3, [r2, #0]
 8005d2a:	e01d      	b.n	8005d68 <HAL_RCC_OscConfig+0xb0>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d34:	d10c      	bne.n	8005d50 <HAL_RCC_OscConfig+0x98>
 8005d36:	4b8b      	ldr	r3, [pc, #556]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a8a      	ldr	r2, [pc, #552]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	4b88      	ldr	r3, [pc, #544]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a87      	ldr	r2, [pc, #540]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	e00b      	b.n	8005d68 <HAL_RCC_OscConfig+0xb0>
 8005d50:	4b84      	ldr	r3, [pc, #528]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a83      	ldr	r2, [pc, #524]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d5a:	6013      	str	r3, [r2, #0]
 8005d5c:	4b81      	ldr	r3, [pc, #516]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a80      	ldr	r2, [pc, #512]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d013      	beq.n	8005d98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d70:	f7fd f9ee 	bl	8003150 <HAL_GetTick>
 8005d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d76:	e008      	b.n	8005d8a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d78:	f7fd f9ea 	bl	8003150 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	2b64      	cmp	r3, #100	; 0x64
 8005d84:	d901      	bls.n	8005d8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e2a8      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d8a:	4b76      	ldr	r3, [pc, #472]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0f0      	beq.n	8005d78 <HAL_RCC_OscConfig+0xc0>
 8005d96:	e014      	b.n	8005dc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d98:	f7fd f9da 	bl	8003150 <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d9e:	e008      	b.n	8005db2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005da0:	f7fd f9d6 	bl	8003150 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b64      	cmp	r3, #100	; 0x64
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e294      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005db2:	4b6c      	ldr	r3, [pc, #432]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1f0      	bne.n	8005da0 <HAL_RCC_OscConfig+0xe8>
 8005dbe:	e000      	b.n	8005dc2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d075      	beq.n	8005eba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dce:	4b65      	ldr	r3, [pc, #404]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 030c 	and.w	r3, r3, #12
 8005dd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005dd8:	4b62      	ldr	r3, [pc, #392]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	f003 0303 	and.w	r3, r3, #3
 8005de0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	2b0c      	cmp	r3, #12
 8005de6:	d102      	bne.n	8005dee <HAL_RCC_OscConfig+0x136>
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d002      	beq.n	8005df4 <HAL_RCC_OscConfig+0x13c>
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	2b04      	cmp	r3, #4
 8005df2:	d11f      	bne.n	8005e34 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005df4:	4b5b      	ldr	r3, [pc, #364]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d005      	beq.n	8005e0c <HAL_RCC_OscConfig+0x154>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e267      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e0c:	4b55      	ldr	r3, [pc, #340]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	061b      	lsls	r3, r3, #24
 8005e1a:	4952      	ldr	r1, [pc, #328]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005e20:	4b51      	ldr	r3, [pc, #324]	; (8005f68 <HAL_RCC_OscConfig+0x2b0>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7fd f947 	bl	80030b8 <HAL_InitTick>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d043      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e253      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d023      	beq.n	8005e84 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e3c:	4b49      	ldr	r3, [pc, #292]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a48      	ldr	r2, [pc, #288]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e48:	f7fd f982 	bl	8003150 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e50:	f7fd f97e 	bl	8003150 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e23c      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e62:	4b40      	ldr	r3, [pc, #256]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f0      	beq.n	8005e50 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e6e:	4b3d      	ldr	r3, [pc, #244]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	061b      	lsls	r3, r3, #24
 8005e7c:	4939      	ldr	r1, [pc, #228]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	604b      	str	r3, [r1, #4]
 8005e82:	e01a      	b.n	8005eba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e84:	4b37      	ldr	r3, [pc, #220]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a36      	ldr	r2, [pc, #216]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005e8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e90:	f7fd f95e 	bl	8003150 <HAL_GetTick>
 8005e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e96:	e008      	b.n	8005eaa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e98:	f7fd f95a 	bl	8003150 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d901      	bls.n	8005eaa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e218      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005eaa:	4b2e      	ldr	r3, [pc, #184]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1f0      	bne.n	8005e98 <HAL_RCC_OscConfig+0x1e0>
 8005eb6:	e000      	b.n	8005eba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005eb8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0308 	and.w	r3, r3, #8
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d03c      	beq.n	8005f40 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d01c      	beq.n	8005f08 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ece:	4b25      	ldr	r3, [pc, #148]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ed4:	4a23      	ldr	r2, [pc, #140]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005ed6:	f043 0301 	orr.w	r3, r3, #1
 8005eda:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ede:	f7fd f937 	bl	8003150 <HAL_GetTick>
 8005ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ee4:	e008      	b.n	8005ef8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ee6:	f7fd f933 	bl	8003150 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e1f1      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ef8:	4b1a      	ldr	r3, [pc, #104]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0ef      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x22e>
 8005f06:	e01b      	b.n	8005f40 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f08:	4b16      	ldr	r3, [pc, #88]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005f0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f0e:	4a15      	ldr	r2, [pc, #84]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005f10:	f023 0301 	bic.w	r3, r3, #1
 8005f14:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f18:	f7fd f91a 	bl	8003150 <HAL_GetTick>
 8005f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f1e:	e008      	b.n	8005f32 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f20:	f7fd f916 	bl	8003150 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d901      	bls.n	8005f32 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e1d4      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f32:	4b0c      	ldr	r3, [pc, #48]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f38:	f003 0302 	and.w	r3, r3, #2
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1ef      	bne.n	8005f20 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 80ab 	beq.w	80060a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f52:	4b04      	ldr	r3, [pc, #16]	; (8005f64 <HAL_RCC_OscConfig+0x2ac>)
 8005f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d106      	bne.n	8005f6c <HAL_RCC_OscConfig+0x2b4>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e005      	b.n	8005f6e <HAL_RCC_OscConfig+0x2b6>
 8005f62:	bf00      	nop
 8005f64:	40021000 	.word	0x40021000
 8005f68:	20000014 	.word	0x20000014
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00d      	beq.n	8005f8e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f72:	4baf      	ldr	r3, [pc, #700]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8005f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f76:	4aae      	ldr	r2, [pc, #696]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8005f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f7c:	6593      	str	r3, [r2, #88]	; 0x58
 8005f7e:	4bac      	ldr	r3, [pc, #688]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8005f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f86:	60fb      	str	r3, [r7, #12]
 8005f88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f8e:	4ba9      	ldr	r3, [pc, #676]	; (8006234 <HAL_RCC_OscConfig+0x57c>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d118      	bne.n	8005fcc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f9a:	4ba6      	ldr	r3, [pc, #664]	; (8006234 <HAL_RCC_OscConfig+0x57c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4aa5      	ldr	r2, [pc, #660]	; (8006234 <HAL_RCC_OscConfig+0x57c>)
 8005fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fa6:	f7fd f8d3 	bl	8003150 <HAL_GetTick>
 8005faa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fac:	e008      	b.n	8005fc0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fae:	f7fd f8cf 	bl	8003150 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d901      	bls.n	8005fc0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e18d      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fc0:	4b9c      	ldr	r3, [pc, #624]	; (8006234 <HAL_RCC_OscConfig+0x57c>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d0f0      	beq.n	8005fae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d108      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x32e>
 8005fd4:	4b96      	ldr	r3, [pc, #600]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8005fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fda:	4a95      	ldr	r2, [pc, #596]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8005fdc:	f043 0301 	orr.w	r3, r3, #1
 8005fe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005fe4:	e024      	b.n	8006030 <HAL_RCC_OscConfig+0x378>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	2b05      	cmp	r3, #5
 8005fec:	d110      	bne.n	8006010 <HAL_RCC_OscConfig+0x358>
 8005fee:	4b90      	ldr	r3, [pc, #576]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8005ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff4:	4a8e      	ldr	r2, [pc, #568]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8005ff6:	f043 0304 	orr.w	r3, r3, #4
 8005ffa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005ffe:	4b8c      	ldr	r3, [pc, #560]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006004:	4a8a      	ldr	r2, [pc, #552]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006006:	f043 0301 	orr.w	r3, r3, #1
 800600a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800600e:	e00f      	b.n	8006030 <HAL_RCC_OscConfig+0x378>
 8006010:	4b87      	ldr	r3, [pc, #540]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006016:	4a86      	ldr	r2, [pc, #536]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006018:	f023 0301 	bic.w	r3, r3, #1
 800601c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006020:	4b83      	ldr	r3, [pc, #524]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006026:	4a82      	ldr	r2, [pc, #520]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006028:	f023 0304 	bic.w	r3, r3, #4
 800602c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d016      	beq.n	8006066 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006038:	f7fd f88a 	bl	8003150 <HAL_GetTick>
 800603c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800603e:	e00a      	b.n	8006056 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006040:	f7fd f886 	bl	8003150 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	f241 3288 	movw	r2, #5000	; 0x1388
 800604e:	4293      	cmp	r3, r2
 8006050:	d901      	bls.n	8006056 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e142      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006056:	4b76      	ldr	r3, [pc, #472]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006058:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	2b00      	cmp	r3, #0
 8006062:	d0ed      	beq.n	8006040 <HAL_RCC_OscConfig+0x388>
 8006064:	e015      	b.n	8006092 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006066:	f7fd f873 	bl	8003150 <HAL_GetTick>
 800606a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800606c:	e00a      	b.n	8006084 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800606e:	f7fd f86f 	bl	8003150 <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	f241 3288 	movw	r2, #5000	; 0x1388
 800607c:	4293      	cmp	r3, r2
 800607e:	d901      	bls.n	8006084 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e12b      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006084:	4b6a      	ldr	r3, [pc, #424]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b00      	cmp	r3, #0
 8006090:	d1ed      	bne.n	800606e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006092:	7ffb      	ldrb	r3, [r7, #31]
 8006094:	2b01      	cmp	r3, #1
 8006096:	d105      	bne.n	80060a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006098:	4b65      	ldr	r3, [pc, #404]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800609a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800609c:	4a64      	ldr	r2, [pc, #400]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800609e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0320 	and.w	r3, r3, #32
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d03c      	beq.n	800612a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d01c      	beq.n	80060f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80060b8:	4b5d      	ldr	r3, [pc, #372]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80060ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060be:	4a5c      	ldr	r2, [pc, #368]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80060c0:	f043 0301 	orr.w	r3, r3, #1
 80060c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c8:	f7fd f842 	bl	8003150 <HAL_GetTick>
 80060cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060ce:	e008      	b.n	80060e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060d0:	f7fd f83e 	bl	8003150 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e0fc      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060e2:	4b53      	ldr	r3, [pc, #332]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80060e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060e8:	f003 0302 	and.w	r3, r3, #2
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d0ef      	beq.n	80060d0 <HAL_RCC_OscConfig+0x418>
 80060f0:	e01b      	b.n	800612a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80060f2:	4b4f      	ldr	r3, [pc, #316]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80060f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060f8:	4a4d      	ldr	r2, [pc, #308]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80060fa:	f023 0301 	bic.w	r3, r3, #1
 80060fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006102:	f7fd f825 	bl	8003150 <HAL_GetTick>
 8006106:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006108:	e008      	b.n	800611c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800610a:	f7fd f821 	bl	8003150 <HAL_GetTick>
 800610e:	4602      	mov	r2, r0
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	2b02      	cmp	r3, #2
 8006116:	d901      	bls.n	800611c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	e0df      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800611c:	4b44      	ldr	r3, [pc, #272]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800611e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006122:	f003 0302 	and.w	r3, r3, #2
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1ef      	bne.n	800610a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 80d3 	beq.w	80062da <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006134:	4b3e      	ldr	r3, [pc, #248]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f003 030c 	and.w	r3, r3, #12
 800613c:	2b0c      	cmp	r3, #12
 800613e:	f000 808d 	beq.w	800625c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	2b02      	cmp	r3, #2
 8006148:	d15a      	bne.n	8006200 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800614a:	4b39      	ldr	r3, [pc, #228]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a38      	ldr	r2, [pc, #224]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006150:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006156:	f7fc fffb 	bl	8003150 <HAL_GetTick>
 800615a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800615c:	e008      	b.n	8006170 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800615e:	f7fc fff7 	bl	8003150 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e0b5      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006170:	4b2f      	ldr	r3, [pc, #188]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1f0      	bne.n	800615e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800617c:	4b2c      	ldr	r3, [pc, #176]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	4b2d      	ldr	r3, [pc, #180]	; (8006238 <HAL_RCC_OscConfig+0x580>)
 8006182:	4013      	ands	r3, r2
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	6a11      	ldr	r1, [r2, #32]
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800618c:	3a01      	subs	r2, #1
 800618e:	0112      	lsls	r2, r2, #4
 8006190:	4311      	orrs	r1, r2
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006196:	0212      	lsls	r2, r2, #8
 8006198:	4311      	orrs	r1, r2
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800619e:	0852      	lsrs	r2, r2, #1
 80061a0:	3a01      	subs	r2, #1
 80061a2:	0552      	lsls	r2, r2, #21
 80061a4:	4311      	orrs	r1, r2
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80061aa:	0852      	lsrs	r2, r2, #1
 80061ac:	3a01      	subs	r2, #1
 80061ae:	0652      	lsls	r2, r2, #25
 80061b0:	4311      	orrs	r1, r2
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80061b6:	06d2      	lsls	r2, r2, #27
 80061b8:	430a      	orrs	r2, r1
 80061ba:	491d      	ldr	r1, [pc, #116]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061c0:	4b1b      	ldr	r3, [pc, #108]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1a      	ldr	r2, [pc, #104]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80061c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80061cc:	4b18      	ldr	r3, [pc, #96]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	4a17      	ldr	r2, [pc, #92]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80061d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061d8:	f7fc ffba 	bl	8003150 <HAL_GetTick>
 80061dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061de:	e008      	b.n	80061f2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061e0:	f7fc ffb6 	bl	8003150 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d901      	bls.n	80061f2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e074      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061f2:	4b0f      	ldr	r3, [pc, #60]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0f0      	beq.n	80061e0 <HAL_RCC_OscConfig+0x528>
 80061fe:	e06c      	b.n	80062da <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006200:	4b0b      	ldr	r3, [pc, #44]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a0a      	ldr	r2, [pc, #40]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006206:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800620a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800620c:	4b08      	ldr	r3, [pc, #32]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	4a07      	ldr	r2, [pc, #28]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 8006212:	f023 0303 	bic.w	r3, r3, #3
 8006216:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006218:	4b05      	ldr	r3, [pc, #20]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	4a04      	ldr	r2, [pc, #16]	; (8006230 <HAL_RCC_OscConfig+0x578>)
 800621e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006222:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006226:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006228:	f7fc ff92 	bl	8003150 <HAL_GetTick>
 800622c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800622e:	e00e      	b.n	800624e <HAL_RCC_OscConfig+0x596>
 8006230:	40021000 	.word	0x40021000
 8006234:	40007000 	.word	0x40007000
 8006238:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800623c:	f7fc ff88 	bl	8003150 <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	2b02      	cmp	r3, #2
 8006248:	d901      	bls.n	800624e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e046      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800624e:	4b25      	ldr	r3, [pc, #148]	; (80062e4 <HAL_RCC_OscConfig+0x62c>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1f0      	bne.n	800623c <HAL_RCC_OscConfig+0x584>
 800625a:	e03e      	b.n	80062da <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e039      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006268:	4b1e      	ldr	r3, [pc, #120]	; (80062e4 <HAL_RCC_OscConfig+0x62c>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f003 0203 	and.w	r2, r3, #3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a1b      	ldr	r3, [r3, #32]
 8006278:	429a      	cmp	r2, r3
 800627a:	d12c      	bne.n	80062d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006286:	3b01      	subs	r3, #1
 8006288:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800628a:	429a      	cmp	r2, r3
 800628c:	d123      	bne.n	80062d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006298:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800629a:	429a      	cmp	r2, r3
 800629c:	d11b      	bne.n	80062d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d113      	bne.n	80062d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b8:	085b      	lsrs	r3, r3, #1
 80062ba:	3b01      	subs	r3, #1
 80062bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80062be:	429a      	cmp	r2, r3
 80062c0:	d109      	bne.n	80062d6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062cc:	085b      	lsrs	r3, r3, #1
 80062ce:	3b01      	subs	r3, #1
 80062d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d001      	beq.n	80062da <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e000      	b.n	80062dc <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3720      	adds	r7, #32
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	40021000 	.word	0x40021000

080062e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80062f2:	2300      	movs	r3, #0
 80062f4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d101      	bne.n	8006300 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e11e      	b.n	800653e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006300:	4b91      	ldr	r3, [pc, #580]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 030f 	and.w	r3, r3, #15
 8006308:	683a      	ldr	r2, [r7, #0]
 800630a:	429a      	cmp	r2, r3
 800630c:	d910      	bls.n	8006330 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800630e:	4b8e      	ldr	r3, [pc, #568]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f023 020f 	bic.w	r2, r3, #15
 8006316:	498c      	ldr	r1, [pc, #560]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	4313      	orrs	r3, r2
 800631c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800631e:	4b8a      	ldr	r3, [pc, #552]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 030f 	and.w	r3, r3, #15
 8006326:	683a      	ldr	r2, [r7, #0]
 8006328:	429a      	cmp	r2, r3
 800632a:	d001      	beq.n	8006330 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e106      	b.n	800653e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	2b00      	cmp	r3, #0
 800633a:	d073      	beq.n	8006424 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	2b03      	cmp	r3, #3
 8006342:	d129      	bne.n	8006398 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006344:	4b81      	ldr	r3, [pc, #516]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d101      	bne.n	8006354 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e0f4      	b.n	800653e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006354:	f000 f972 	bl	800663c <RCC_GetSysClockFreqFromPLLSource>
 8006358:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	4a7c      	ldr	r2, [pc, #496]	; (8006550 <HAL_RCC_ClockConfig+0x268>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d93f      	bls.n	80063e2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006362:	4b7a      	ldr	r3, [pc, #488]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d009      	beq.n	8006382 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006376:	2b00      	cmp	r3, #0
 8006378:	d033      	beq.n	80063e2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800637e:	2b00      	cmp	r3, #0
 8006380:	d12f      	bne.n	80063e2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006382:	4b72      	ldr	r3, [pc, #456]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800638a:	4a70      	ldr	r2, [pc, #448]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 800638c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006390:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006392:	2380      	movs	r3, #128	; 0x80
 8006394:	617b      	str	r3, [r7, #20]
 8006396:	e024      	b.n	80063e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	2b02      	cmp	r3, #2
 800639e:	d107      	bne.n	80063b0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80063a0:	4b6a      	ldr	r3, [pc, #424]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d109      	bne.n	80063c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e0c6      	b.n	800653e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063b0:	4b66      	ldr	r3, [pc, #408]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e0be      	b.n	800653e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80063c0:	f000 f8ce 	bl	8006560 <HAL_RCC_GetSysClockFreq>
 80063c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	4a61      	ldr	r2, [pc, #388]	; (8006550 <HAL_RCC_ClockConfig+0x268>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d909      	bls.n	80063e2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80063ce:	4b5f      	ldr	r3, [pc, #380]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063d6:	4a5d      	ldr	r2, [pc, #372]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80063d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80063de:	2380      	movs	r3, #128	; 0x80
 80063e0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80063e2:	4b5a      	ldr	r3, [pc, #360]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f023 0203 	bic.w	r2, r3, #3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	4957      	ldr	r1, [pc, #348]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063f4:	f7fc feac 	bl	8003150 <HAL_GetTick>
 80063f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063fa:	e00a      	b.n	8006412 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063fc:	f7fc fea8 	bl	8003150 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	f241 3288 	movw	r2, #5000	; 0x1388
 800640a:	4293      	cmp	r3, r2
 800640c:	d901      	bls.n	8006412 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e095      	b.n	800653e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006412:	4b4e      	ldr	r3, [pc, #312]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f003 020c 	and.w	r2, r3, #12
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	429a      	cmp	r2, r3
 8006422:	d1eb      	bne.n	80063fc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d023      	beq.n	8006478 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b00      	cmp	r3, #0
 800643a:	d005      	beq.n	8006448 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800643c:	4b43      	ldr	r3, [pc, #268]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	4a42      	ldr	r2, [pc, #264]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006442:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006446:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0308 	and.w	r3, r3, #8
 8006450:	2b00      	cmp	r3, #0
 8006452:	d007      	beq.n	8006464 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006454:	4b3d      	ldr	r3, [pc, #244]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800645c:	4a3b      	ldr	r2, [pc, #236]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 800645e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006462:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006464:	4b39      	ldr	r3, [pc, #228]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	4936      	ldr	r1, [pc, #216]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006472:	4313      	orrs	r3, r2
 8006474:	608b      	str	r3, [r1, #8]
 8006476:	e008      	b.n	800648a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	2b80      	cmp	r3, #128	; 0x80
 800647c:	d105      	bne.n	800648a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800647e:	4b33      	ldr	r3, [pc, #204]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	4a32      	ldr	r2, [pc, #200]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006484:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006488:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800648a:	4b2f      	ldr	r3, [pc, #188]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 030f 	and.w	r3, r3, #15
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	429a      	cmp	r2, r3
 8006496:	d21d      	bcs.n	80064d4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006498:	4b2b      	ldr	r3, [pc, #172]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f023 020f 	bic.w	r2, r3, #15
 80064a0:	4929      	ldr	r1, [pc, #164]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80064a8:	f7fc fe52 	bl	8003150 <HAL_GetTick>
 80064ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ae:	e00a      	b.n	80064c6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064b0:	f7fc fe4e 	bl	8003150 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80064be:	4293      	cmp	r3, r2
 80064c0:	d901      	bls.n	80064c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e03b      	b.n	800653e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c6:	4b20      	ldr	r3, [pc, #128]	; (8006548 <HAL_RCC_ClockConfig+0x260>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 030f 	and.w	r3, r3, #15
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d1ed      	bne.n	80064b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d008      	beq.n	80064f2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064e0:	4b1a      	ldr	r3, [pc, #104]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	4917      	ldr	r1, [pc, #92]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0308 	and.w	r3, r3, #8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d009      	beq.n	8006512 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064fe:	4b13      	ldr	r3, [pc, #76]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	00db      	lsls	r3, r3, #3
 800650c:	490f      	ldr	r1, [pc, #60]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 800650e:	4313      	orrs	r3, r2
 8006510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006512:	f000 f825 	bl	8006560 <HAL_RCC_GetSysClockFreq>
 8006516:	4601      	mov	r1, r0
 8006518:	4b0c      	ldr	r3, [pc, #48]	; (800654c <HAL_RCC_ClockConfig+0x264>)
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	091b      	lsrs	r3, r3, #4
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	4a0c      	ldr	r2, [pc, #48]	; (8006554 <HAL_RCC_ClockConfig+0x26c>)
 8006524:	5cd3      	ldrb	r3, [r2, r3]
 8006526:	f003 031f 	and.w	r3, r3, #31
 800652a:	fa21 f303 	lsr.w	r3, r1, r3
 800652e:	4a0a      	ldr	r2, [pc, #40]	; (8006558 <HAL_RCC_ClockConfig+0x270>)
 8006530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006532:	4b0a      	ldr	r3, [pc, #40]	; (800655c <HAL_RCC_ClockConfig+0x274>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4618      	mov	r0, r3
 8006538:	f7fc fdbe 	bl	80030b8 <HAL_InitTick>
 800653c:	4603      	mov	r3, r0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3718      	adds	r7, #24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	40022000 	.word	0x40022000
 800654c:	40021000 	.word	0x40021000
 8006550:	04c4b400 	.word	0x04c4b400
 8006554:	0800aa80 	.word	0x0800aa80
 8006558:	20000010 	.word	0x20000010
 800655c:	20000014 	.word	0x20000014

08006560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006560:	b480      	push	{r7}
 8006562:	b087      	sub	sp, #28
 8006564:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006566:	4b2c      	ldr	r3, [pc, #176]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f003 030c 	and.w	r3, r3, #12
 800656e:	2b04      	cmp	r3, #4
 8006570:	d102      	bne.n	8006578 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006572:	4b2a      	ldr	r3, [pc, #168]	; (800661c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006574:	613b      	str	r3, [r7, #16]
 8006576:	e047      	b.n	8006608 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006578:	4b27      	ldr	r3, [pc, #156]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f003 030c 	and.w	r3, r3, #12
 8006580:	2b08      	cmp	r3, #8
 8006582:	d102      	bne.n	800658a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006584:	4b26      	ldr	r3, [pc, #152]	; (8006620 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006586:	613b      	str	r3, [r7, #16]
 8006588:	e03e      	b.n	8006608 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800658a:	4b23      	ldr	r3, [pc, #140]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 030c 	and.w	r3, r3, #12
 8006592:	2b0c      	cmp	r3, #12
 8006594:	d136      	bne.n	8006604 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006596:	4b20      	ldr	r3, [pc, #128]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	f003 0303 	and.w	r3, r3, #3
 800659e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065a0:	4b1d      	ldr	r3, [pc, #116]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	091b      	lsrs	r3, r3, #4
 80065a6:	f003 030f 	and.w	r3, r3, #15
 80065aa:	3301      	adds	r3, #1
 80065ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2b03      	cmp	r3, #3
 80065b2:	d10c      	bne.n	80065ce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065b4:	4a1a      	ldr	r2, [pc, #104]	; (8006620 <HAL_RCC_GetSysClockFreq+0xc0>)
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065bc:	4a16      	ldr	r2, [pc, #88]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065be:	68d2      	ldr	r2, [r2, #12]
 80065c0:	0a12      	lsrs	r2, r2, #8
 80065c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80065c6:	fb02 f303 	mul.w	r3, r2, r3
 80065ca:	617b      	str	r3, [r7, #20]
      break;
 80065cc:	e00c      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065ce:	4a13      	ldr	r2, [pc, #76]	; (800661c <HAL_RCC_GetSysClockFreq+0xbc>)
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d6:	4a10      	ldr	r2, [pc, #64]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065d8:	68d2      	ldr	r2, [r2, #12]
 80065da:	0a12      	lsrs	r2, r2, #8
 80065dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80065e0:	fb02 f303 	mul.w	r3, r2, r3
 80065e4:	617b      	str	r3, [r7, #20]
      break;
 80065e6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065e8:	4b0b      	ldr	r3, [pc, #44]	; (8006618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	0e5b      	lsrs	r3, r3, #25
 80065ee:	f003 0303 	and.w	r3, r3, #3
 80065f2:	3301      	adds	r3, #1
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80065f8:	697a      	ldr	r2, [r7, #20]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006600:	613b      	str	r3, [r7, #16]
 8006602:	e001      	b.n	8006608 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006604:	2300      	movs	r3, #0
 8006606:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006608:	693b      	ldr	r3, [r7, #16]
}
 800660a:	4618      	mov	r0, r3
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	40021000 	.word	0x40021000
 800661c:	00f42400 	.word	0x00f42400
 8006620:	007a1200 	.word	0x007a1200

08006624 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006624:	b480      	push	{r7}
 8006626:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006628:	4b03      	ldr	r3, [pc, #12]	; (8006638 <HAL_RCC_GetHCLKFreq+0x14>)
 800662a:	681b      	ldr	r3, [r3, #0]
}
 800662c:	4618      	mov	r0, r3
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	20000010 	.word	0x20000010

0800663c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006642:	4b1e      	ldr	r3, [pc, #120]	; (80066bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	f003 0303 	and.w	r3, r3, #3
 800664a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800664c:	4b1b      	ldr	r3, [pc, #108]	; (80066bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	091b      	lsrs	r3, r3, #4
 8006652:	f003 030f 	and.w	r3, r3, #15
 8006656:	3301      	adds	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	2b03      	cmp	r3, #3
 800665e:	d10c      	bne.n	800667a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006660:	4a17      	ldr	r2, [pc, #92]	; (80066c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	fbb2 f3f3 	udiv	r3, r2, r3
 8006668:	4a14      	ldr	r2, [pc, #80]	; (80066bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800666a:	68d2      	ldr	r2, [r2, #12]
 800666c:	0a12      	lsrs	r2, r2, #8
 800666e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006672:	fb02 f303 	mul.w	r3, r2, r3
 8006676:	617b      	str	r3, [r7, #20]
    break;
 8006678:	e00c      	b.n	8006694 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800667a:	4a12      	ldr	r2, [pc, #72]	; (80066c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006682:	4a0e      	ldr	r2, [pc, #56]	; (80066bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006684:	68d2      	ldr	r2, [r2, #12]
 8006686:	0a12      	lsrs	r2, r2, #8
 8006688:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800668c:	fb02 f303 	mul.w	r3, r2, r3
 8006690:	617b      	str	r3, [r7, #20]
    break;
 8006692:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006694:	4b09      	ldr	r3, [pc, #36]	; (80066bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	0e5b      	lsrs	r3, r3, #25
 800669a:	f003 0303 	and.w	r3, r3, #3
 800669e:	3301      	adds	r3, #1
 80066a0:	005b      	lsls	r3, r3, #1
 80066a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80066ae:	687b      	ldr	r3, [r7, #4]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	371c      	adds	r7, #28
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	40021000 	.word	0x40021000
 80066c0:	007a1200 	.word	0x007a1200
 80066c4:	00f42400 	.word	0x00f42400

080066c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b086      	sub	sp, #24
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80066d0:	2300      	movs	r3, #0
 80066d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80066d4:	2300      	movs	r3, #0
 80066d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 8098 	beq.w	8006816 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066e6:	2300      	movs	r3, #0
 80066e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066ea:	4b43      	ldr	r3, [pc, #268]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80066ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10d      	bne.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066f6:	4b40      	ldr	r3, [pc, #256]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80066f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066fa:	4a3f      	ldr	r2, [pc, #252]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80066fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006700:	6593      	str	r3, [r2, #88]	; 0x58
 8006702:	4b3d      	ldr	r3, [pc, #244]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800670a:	60bb      	str	r3, [r7, #8]
 800670c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800670e:	2301      	movs	r3, #1
 8006710:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006712:	4b3a      	ldr	r3, [pc, #232]	; (80067fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a39      	ldr	r2, [pc, #228]	; (80067fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800671c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800671e:	f7fc fd17 	bl	8003150 <HAL_GetTick>
 8006722:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006724:	e009      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006726:	f7fc fd13 	bl	8003150 <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b02      	cmp	r3, #2
 8006732:	d902      	bls.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	74fb      	strb	r3, [r7, #19]
        break;
 8006738:	e005      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800673a:	4b30      	ldr	r3, [pc, #192]	; (80067fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006742:	2b00      	cmp	r3, #0
 8006744:	d0ef      	beq.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006746:	7cfb      	ldrb	r3, [r7, #19]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d159      	bne.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800674c:	4b2a      	ldr	r3, [pc, #168]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800674e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006752:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006756:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d01e      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	429a      	cmp	r2, r3
 8006766:	d019      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006768:	4b23      	ldr	r3, [pc, #140]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800676a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800676e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006772:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006774:	4b20      	ldr	r3, [pc, #128]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800677a:	4a1f      	ldr	r2, [pc, #124]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800677c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006780:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006784:	4b1c      	ldr	r3, [pc, #112]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800678a:	4a1b      	ldr	r2, [pc, #108]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800678c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006790:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006794:	4a18      	ldr	r2, [pc, #96]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f003 0301 	and.w	r3, r3, #1
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d016      	beq.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a6:	f7fc fcd3 	bl	8003150 <HAL_GetTick>
 80067aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067ac:	e00b      	b.n	80067c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ae:	f7fc fccf 	bl	8003150 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067bc:	4293      	cmp	r3, r2
 80067be:	d902      	bls.n	80067c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	74fb      	strb	r3, [r7, #19]
            break;
 80067c4:	e006      	b.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067c6:	4b0c      	ldr	r3, [pc, #48]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067cc:	f003 0302 	and.w	r3, r3, #2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d0ec      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80067d4:	7cfb      	ldrb	r3, [r7, #19]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d10b      	bne.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067da:	4b07      	ldr	r3, [pc, #28]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067e8:	4903      	ldr	r1, [pc, #12]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80067f0:	e008      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80067f2:	7cfb      	ldrb	r3, [r7, #19]
 80067f4:	74bb      	strb	r3, [r7, #18]
 80067f6:	e005      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80067f8:	40021000 	.word	0x40021000
 80067fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006800:	7cfb      	ldrb	r3, [r7, #19]
 8006802:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006804:	7c7b      	ldrb	r3, [r7, #17]
 8006806:	2b01      	cmp	r3, #1
 8006808:	d105      	bne.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800680a:	4baf      	ldr	r3, [pc, #700]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800680c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800680e:	4aae      	ldr	r2, [pc, #696]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006810:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006814:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00a      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006822:	4ba9      	ldr	r3, [pc, #676]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006828:	f023 0203 	bic.w	r2, r3, #3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	49a5      	ldr	r1, [pc, #660]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006832:	4313      	orrs	r3, r2
 8006834:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00a      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006844:	4ba0      	ldr	r3, [pc, #640]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800684a:	f023 020c 	bic.w	r2, r3, #12
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	499d      	ldr	r1, [pc, #628]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006854:	4313      	orrs	r3, r2
 8006856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 0304 	and.w	r3, r3, #4
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00a      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006866:	4b98      	ldr	r3, [pc, #608]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800686c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	4994      	ldr	r1, [pc, #592]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006876:	4313      	orrs	r3, r2
 8006878:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0308 	and.w	r3, r3, #8
 8006884:	2b00      	cmp	r3, #0
 8006886:	d00a      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006888:	4b8f      	ldr	r3, [pc, #572]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800688a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800688e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	498c      	ldr	r1, [pc, #560]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006898:	4313      	orrs	r3, r2
 800689a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0310 	and.w	r3, r3, #16
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00a      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80068aa:	4b87      	ldr	r3, [pc, #540]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	695b      	ldr	r3, [r3, #20]
 80068b8:	4983      	ldr	r1, [pc, #524]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0320 	and.w	r3, r3, #32
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00a      	beq.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80068cc:	4b7e      	ldr	r3, [pc, #504]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	497b      	ldr	r1, [pc, #492]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068dc:	4313      	orrs	r3, r2
 80068de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00a      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068ee:	4b76      	ldr	r3, [pc, #472]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	69db      	ldr	r3, [r3, #28]
 80068fc:	4972      	ldr	r1, [pc, #456]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00a      	beq.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006910:	4b6d      	ldr	r3, [pc, #436]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006916:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	496a      	ldr	r1, [pc, #424]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006920:	4313      	orrs	r3, r2
 8006922:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00a      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006932:	4b65      	ldr	r3, [pc, #404]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006938:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006940:	4961      	ldr	r1, [pc, #388]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006942:	4313      	orrs	r3, r2
 8006944:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00a      	beq.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006954:	4b5c      	ldr	r3, [pc, #368]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006956:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800695a:	f023 0203 	bic.w	r2, r3, #3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006962:	4959      	ldr	r1, [pc, #356]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006964:	4313      	orrs	r3, r2
 8006966:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00a      	beq.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006976:	4b54      	ldr	r3, [pc, #336]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800697c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006984:	4950      	ldr	r1, [pc, #320]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006986:	4313      	orrs	r3, r2
 8006988:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006994:	2b00      	cmp	r3, #0
 8006996:	d015      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006998:	4b4b      	ldr	r3, [pc, #300]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800699a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800699e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a6:	4948      	ldr	r1, [pc, #288]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069a8:	4313      	orrs	r3, r2
 80069aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80069b6:	d105      	bne.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069b8:	4b43      	ldr	r3, [pc, #268]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	4a42      	ldr	r2, [pc, #264]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d015      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80069d0:	4b3d      	ldr	r3, [pc, #244]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069de:	493a      	ldr	r1, [pc, #232]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069e0:	4313      	orrs	r3, r2
 80069e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069ee:	d105      	bne.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069f0:	4b35      	ldr	r3, [pc, #212]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	4a34      	ldr	r2, [pc, #208]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069fa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d015      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a08:	4b2f      	ldr	r3, [pc, #188]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a0e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a16:	492c      	ldr	r1, [pc, #176]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a22:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a26:	d105      	bne.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a28:	4b27      	ldr	r3, [pc, #156]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	4a26      	ldr	r2, [pc, #152]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a32:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d015      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a40:	4b21      	ldr	r3, [pc, #132]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4e:	491e      	ldr	r1, [pc, #120]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a50:	4313      	orrs	r3, r2
 8006a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a5e:	d105      	bne.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a60:	4b19      	ldr	r3, [pc, #100]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	4a18      	ldr	r2, [pc, #96]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a6a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d015      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a78:	4b13      	ldr	r3, [pc, #76]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a86:	4910      	ldr	r1, [pc, #64]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a96:	d105      	bne.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a98:	4b0b      	ldr	r3, [pc, #44]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	4a0a      	ldr	r2, [pc, #40]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006aa2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d018      	beq.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006ab0:	4b05      	ldr	r3, [pc, #20]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ab6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006abe:	4902      	ldr	r1, [pc, #8]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006ac6:	e001      	b.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x404>
 8006ac8:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ad0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ad4:	d105      	bne.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ad6:	4b21      	ldr	r3, [pc, #132]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	4a20      	ldr	r2, [pc, #128]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ae0:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d015      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006aee:	4b1b      	ldr	r3, [pc, #108]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006af4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006afc:	4917      	ldr	r1, [pc, #92]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006afe:	4313      	orrs	r3, r2
 8006b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b0c:	d105      	bne.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006b0e:	4b13      	ldr	r3, [pc, #76]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	4a12      	ldr	r2, [pc, #72]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b18:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d015      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006b26:	4b0d      	ldr	r3, [pc, #52]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b28:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b34:	4909      	ldr	r1, [pc, #36]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b44:	d105      	bne.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b46:	4b05      	ldr	r3, [pc, #20]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	4a04      	ldr	r2, [pc, #16]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b50:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006b52:	7cbb      	ldrb	r3, [r7, #18]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3718      	adds	r7, #24
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	40021000 	.word	0x40021000

08006b60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e084      	b.n	8006c7c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d106      	bne.n	8006b92 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f7fb fcc9 	bl	8002524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2202      	movs	r2, #2
 8006b96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ba8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006bb2:	d902      	bls.n	8006bba <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	60fb      	str	r3, [r7, #12]
 8006bb8:	e002      	b.n	8006bc0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bbe:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006bc8:	d007      	beq.n	8006bda <HAL_SPI_Init+0x7a>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	68db      	ldr	r3, [r3, #12]
 8006bce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006bd2:	d002      	beq.n	8006bda <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10b      	bne.n	8006bfa <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006bea:	d903      	bls.n	8006bf4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	631a      	str	r2, [r3, #48]	; 0x30
 8006bf2:	e002      	b.n	8006bfa <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	431a      	orrs	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	431a      	orrs	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	431a      	orrs	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c18:	431a      	orrs	r2, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	431a      	orrs	r2, r3
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6a1b      	ldr	r3, [r3, #32]
 8006c24:	ea42 0103 	orr.w	r1, r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	699b      	ldr	r3, [r3, #24]
 8006c38:	0c1b      	lsrs	r3, r3, #16
 8006c3a:	f003 0204 	and.w	r2, r3, #4
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c42:	431a      	orrs	r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c48:	431a      	orrs	r2, r3
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	ea42 0103 	orr.w	r1, r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	69da      	ldr	r2, [r3, #28]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b088      	sub	sp, #32
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	603b      	str	r3, [r7, #0]
 8006c90:	4613      	mov	r3, r2
 8006c92:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c94:	2300      	movs	r3, #0
 8006c96:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d101      	bne.n	8006ca6 <HAL_SPI_Transmit+0x22>
 8006ca2:	2302      	movs	r3, #2
 8006ca4:	e150      	b.n	8006f48 <HAL_SPI_Transmit+0x2c4>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cae:	f7fc fa4f 	bl	8003150 <HAL_GetTick>
 8006cb2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006cb4:	88fb      	ldrh	r3, [r7, #6]
 8006cb6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d002      	beq.n	8006cca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006cc8:	e135      	b.n	8006f36 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d002      	beq.n	8006cd6 <HAL_SPI_Transmit+0x52>
 8006cd0:	88fb      	ldrh	r3, [r7, #6]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d102      	bne.n	8006cdc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006cda:	e12c      	b.n	8006f36 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2203      	movs	r2, #3
 8006ce0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	88fa      	ldrh	r2, [r7, #6]
 8006cf4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	88fa      	ldrh	r2, [r7, #6]
 8006cfa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d26:	d107      	bne.n	8006d38 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d36:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d42:	2b40      	cmp	r3, #64	; 0x40
 8006d44:	d007      	beq.n	8006d56 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006d5e:	d94b      	bls.n	8006df8 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <HAL_SPI_Transmit+0xea>
 8006d68:	8afb      	ldrh	r3, [r7, #22]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d13e      	bne.n	8006dec <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d72:	881a      	ldrh	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7e:	1c9a      	adds	r2, r3, #2
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	b29a      	uxth	r2, r3
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d92:	e02b      	b.n	8006dec <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d112      	bne.n	8006dc8 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da6:	881a      	ldrh	r2, [r3, #0]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006db2:	1c9a      	adds	r2, r3, #2
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006dc6:	e011      	b.n	8006dec <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dc8:	f7fc f9c2 	bl	8003150 <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d803      	bhi.n	8006de0 <HAL_SPI_Transmit+0x15c>
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dde:	d102      	bne.n	8006de6 <HAL_SPI_Transmit+0x162>
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d102      	bne.n	8006dec <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006dea:	e0a4      	b.n	8006f36 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1ce      	bne.n	8006d94 <HAL_SPI_Transmit+0x110>
 8006df6:	e07c      	b.n	8006ef2 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <HAL_SPI_Transmit+0x182>
 8006e00:	8afb      	ldrh	r3, [r7, #22]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d170      	bne.n	8006ee8 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d912      	bls.n	8006e36 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e14:	881a      	ldrh	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e20:	1c9a      	adds	r2, r3, #2
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	3b02      	subs	r3, #2
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e34:	e058      	b.n	8006ee8 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	330c      	adds	r3, #12
 8006e40:	7812      	ldrb	r2, [r2, #0]
 8006e42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006e5c:	e044      	b.n	8006ee8 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	f003 0302 	and.w	r3, r3, #2
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d12b      	bne.n	8006ec4 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d912      	bls.n	8006e9c <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e7a:	881a      	ldrh	r2, [r3, #0]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e86:	1c9a      	adds	r2, r3, #2
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	3b02      	subs	r3, #2
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e9a:	e025      	b.n	8006ee8 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	330c      	adds	r3, #12
 8006ea6:	7812      	ldrb	r2, [r2, #0]
 8006ea8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006ec2:	e011      	b.n	8006ee8 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ec4:	f7fc f944 	bl	8003150 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	683a      	ldr	r2, [r7, #0]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d803      	bhi.n	8006edc <HAL_SPI_Transmit+0x258>
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006eda:	d102      	bne.n	8006ee2 <HAL_SPI_Transmit+0x25e>
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d102      	bne.n	8006ee8 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ee6:	e026      	b.n	8006f36 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1b5      	bne.n	8006e5e <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ef2:	69ba      	ldr	r2, [r7, #24]
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 f901 	bl	80070fe <SPI_EndRxTxTransaction>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d002      	beq.n	8006f08 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2220      	movs	r2, #32
 8006f06:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10a      	bne.n	8006f26 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f10:	2300      	movs	r3, #0
 8006f12:	613b      	str	r3, [r7, #16]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	613b      	str	r3, [r7, #16]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	613b      	str	r3, [r7, #16]
 8006f24:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d002      	beq.n	8006f34 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	77fb      	strb	r3, [r7, #31]
 8006f32:	e000      	b.n	8006f36 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8006f34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006f46:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3720      	adds	r7, #32
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	603b      	str	r3, [r7, #0]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f60:	e04c      	b.n	8006ffc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f68:	d048      	beq.n	8006ffc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006f6a:	f7fc f8f1 	bl	8003150 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	683a      	ldr	r2, [r7, #0]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d902      	bls.n	8006f80 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d13d      	bne.n	8006ffc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	685a      	ldr	r2, [r3, #4]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006f8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f98:	d111      	bne.n	8006fbe <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fa2:	d004      	beq.n	8006fae <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fac:	d107      	bne.n	8006fbe <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fbc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fc6:	d10f      	bne.n	8006fe8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006fd6:	601a      	str	r2, [r3, #0]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006fe6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e00f      	b.n	800701c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	689a      	ldr	r2, [r3, #8]
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	4013      	ands	r3, r2
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	429a      	cmp	r2, r3
 800700a:	bf0c      	ite	eq
 800700c:	2301      	moveq	r3, #1
 800700e:	2300      	movne	r3, #0
 8007010:	b2db      	uxtb	r3, r3
 8007012:	461a      	mov	r2, r3
 8007014:	79fb      	ldrb	r3, [r7, #7]
 8007016:	429a      	cmp	r2, r3
 8007018:	d1a3      	bne.n	8006f62 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
 8007030:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8007032:	e057      	b.n	80070e4 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800703a:	d106      	bne.n	800704a <SPI_WaitFifoStateUntilTimeout+0x26>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d103      	bne.n	800704a <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	330c      	adds	r3, #12
 8007048:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007050:	d048      	beq.n	80070e4 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007052:	f7fc f87d 	bl	8003150 <HAL_GetTick>
 8007056:	4602      	mov	r2, r0
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	1ad3      	subs	r3, r2, r3
 800705c:	683a      	ldr	r2, [r7, #0]
 800705e:	429a      	cmp	r2, r3
 8007060:	d902      	bls.n	8007068 <SPI_WaitFifoStateUntilTimeout+0x44>
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d13d      	bne.n	80070e4 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	685a      	ldr	r2, [r3, #4]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007076:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007080:	d111      	bne.n	80070a6 <SPI_WaitFifoStateUntilTimeout+0x82>
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800708a:	d004      	beq.n	8007096 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007094:	d107      	bne.n	80070a6 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ae:	d10f      	bne.n	80070d0 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070be:	601a      	str	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2201      	movs	r2, #1
 80070d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80070e0:	2303      	movs	r3, #3
 80070e2:	e008      	b.n	80070f6 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	689a      	ldr	r2, [r3, #8]
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	4013      	ands	r3, r2
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d19f      	bne.n	8007034 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b086      	sub	sp, #24
 8007102:	af02      	add	r7, sp, #8
 8007104:	60f8      	str	r0, [r7, #12]
 8007106:	60b9      	str	r1, [r7, #8]
 8007108:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	2200      	movs	r2, #0
 8007112:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f7ff ff84 	bl	8007024 <SPI_WaitFifoStateUntilTimeout>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d007      	beq.n	8007132 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007126:	f043 0220 	orr.w	r2, r3, #32
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e027      	b.n	8007182 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	9300      	str	r3, [sp, #0]
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	2200      	movs	r2, #0
 800713a:	2180      	movs	r1, #128	; 0x80
 800713c:	68f8      	ldr	r0, [r7, #12]
 800713e:	f7ff ff07 	bl	8006f50 <SPI_WaitFlagStateUntilTimeout>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d007      	beq.n	8007158 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800714c:	f043 0220 	orr.w	r2, r3, #32
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e014      	b.n	8007182 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	2200      	movs	r2, #0
 8007160:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f7ff ff5d 	bl	8007024 <SPI_WaitFifoStateUntilTimeout>
 800716a:	4603      	mov	r3, r0
 800716c:	2b00      	cmp	r3, #0
 800716e:	d007      	beq.n	8007180 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007174:	f043 0220 	orr.w	r2, r3, #32
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800717c:	2303      	movs	r3, #3
 800717e:	e000      	b.n	8007182 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3710      	adds	r7, #16
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}

0800718a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800718a:	b580      	push	{r7, lr}
 800718c:	b082      	sub	sp, #8
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e049      	b.n	8007230 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d106      	bne.n	80071b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f7fb fe7b 	bl	8002eac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2202      	movs	r2, #2
 80071ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	3304      	adds	r3, #4
 80071c6:	4619      	mov	r1, r3
 80071c8:	4610      	mov	r0, r2
 80071ca:	f000 fc51 	bl	8007a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2201      	movs	r2, #1
 80071e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3708      	adds	r7, #8
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007246:	b2db      	uxtb	r3, r3
 8007248:	2b01      	cmp	r3, #1
 800724a:	d001      	beq.n	8007250 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e019      	b.n	8007284 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2202      	movs	r2, #2
 8007254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	689a      	ldr	r2, [r3, #8]
 800725e:	4b0c      	ldr	r3, [pc, #48]	; (8007290 <HAL_TIM_Base_Start+0x58>)
 8007260:	4013      	ands	r3, r2
 8007262:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2b06      	cmp	r3, #6
 8007268:	d00b      	beq.n	8007282 <HAL_TIM_Base_Start+0x4a>
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007270:	d007      	beq.n	8007282 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f042 0201 	orr.w	r2, r2, #1
 8007280:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3714      	adds	r7, #20
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr
 8007290:	00010007 	.word	0x00010007

08007294 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007294:	b480      	push	{r7}
 8007296:	b085      	sub	sp, #20
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d001      	beq.n	80072ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e021      	b.n	80072f0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2202      	movs	r2, #2
 80072b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68da      	ldr	r2, [r3, #12]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0201 	orr.w	r2, r2, #1
 80072c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	689a      	ldr	r2, [r3, #8]
 80072ca:	4b0c      	ldr	r3, [pc, #48]	; (80072fc <HAL_TIM_Base_Start_IT+0x68>)
 80072cc:	4013      	ands	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2b06      	cmp	r3, #6
 80072d4:	d00b      	beq.n	80072ee <HAL_TIM_Base_Start_IT+0x5a>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072dc:	d007      	beq.n	80072ee <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f042 0201 	orr.w	r2, r2, #1
 80072ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3714      	adds	r7, #20
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr
 80072fc:	00010007 	.word	0x00010007

08007300 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f022 0201 	bic.w	r2, r2, #1
 8007316:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6a1a      	ldr	r2, [r3, #32]
 800731e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007322:	4013      	ands	r3, r2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d10f      	bne.n	8007348 <HAL_TIM_Base_Stop_IT+0x48>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	6a1a      	ldr	r2, [r3, #32]
 800732e:	f244 4344 	movw	r3, #17476	; 0x4444
 8007332:	4013      	ands	r3, r2
 8007334:	2b00      	cmp	r3, #0
 8007336:	d107      	bne.n	8007348 <HAL_TIM_Base_Stop_IT+0x48>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f022 0201 	bic.w	r2, r2, #1
 8007346:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	370c      	adds	r7, #12
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr

0800735e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b086      	sub	sp, #24
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
 8007366:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d101      	bne.n	8007372 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e097      	b.n	80074a2 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007378:	b2db      	uxtb	r3, r3
 800737a:	2b00      	cmp	r3, #0
 800737c:	d106      	bne.n	800738c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f7fb fd34 	bl	8002df4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2202      	movs	r2, #2
 8007390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	6812      	ldr	r2, [r2, #0]
 800739e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80073a2:	f023 0307 	bic.w	r3, r3, #7
 80073a6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	3304      	adds	r3, #4
 80073b0:	4619      	mov	r1, r3
 80073b2:	4610      	mov	r0, r2
 80073b4:	f000 fb5c 	bl	8007a70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6a1b      	ldr	r3, [r3, #32]
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073e0:	f023 0303 	bic.w	r3, r3, #3
 80073e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	689a      	ldr	r2, [r3, #8]
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	021b      	lsls	r3, r3, #8
 80073f0:	4313      	orrs	r3, r2
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80073fe:	f023 030c 	bic.w	r3, r3, #12
 8007402:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800740a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800740e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	68da      	ldr	r2, [r3, #12]
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	021b      	lsls	r3, r3, #8
 800741a:	4313      	orrs	r3, r2
 800741c:	693a      	ldr	r2, [r7, #16]
 800741e:	4313      	orrs	r3, r2
 8007420:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	011a      	lsls	r2, r3, #4
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	6a1b      	ldr	r3, [r3, #32]
 800742c:	031b      	lsls	r3, r3, #12
 800742e:	4313      	orrs	r3, r2
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	4313      	orrs	r3, r2
 8007434:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800743c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007444:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	685a      	ldr	r2, [r3, #4]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	011b      	lsls	r3, r3, #4
 8007450:	4313      	orrs	r3, r2
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	4313      	orrs	r3, r2
 8007456:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	697a      	ldr	r2, [r7, #20]
 800745e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68fa      	ldr	r2, [r7, #12]
 800746e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2201      	movs	r2, #1
 8007494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074a0:	2300      	movs	r3, #0
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3718      	adds	r7, #24
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}

080074aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074aa:	b580      	push	{r7, lr}
 80074ac:	b082      	sub	sp, #8
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d122      	bne.n	8007506 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68db      	ldr	r3, [r3, #12]
 80074c6:	f003 0302 	and.w	r3, r3, #2
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d11b      	bne.n	8007506 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f06f 0202 	mvn.w	r2, #2
 80074d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	f003 0303 	and.w	r3, r3, #3
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d003      	beq.n	80074f4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 faa1 	bl	8007a34 <HAL_TIM_IC_CaptureCallback>
 80074f2:	e005      	b.n	8007500 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 fa93 	bl	8007a20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 faa4 	bl	8007a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b04      	cmp	r3, #4
 8007512:	d122      	bne.n	800755a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	f003 0304 	and.w	r3, r3, #4
 800751e:	2b04      	cmp	r3, #4
 8007520:	d11b      	bne.n	800755a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f06f 0204 	mvn.w	r2, #4
 800752a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2202      	movs	r2, #2
 8007530:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	699b      	ldr	r3, [r3, #24]
 8007538:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fa77 	bl	8007a34 <HAL_TIM_IC_CaptureCallback>
 8007546:	e005      	b.n	8007554 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fa69 	bl	8007a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fa7a 	bl	8007a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	f003 0308 	and.w	r3, r3, #8
 8007564:	2b08      	cmp	r3, #8
 8007566:	d122      	bne.n	80075ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f003 0308 	and.w	r3, r3, #8
 8007572:	2b08      	cmp	r3, #8
 8007574:	d11b      	bne.n	80075ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f06f 0208 	mvn.w	r2, #8
 800757e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2204      	movs	r2, #4
 8007584:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	69db      	ldr	r3, [r3, #28]
 800758c:	f003 0303 	and.w	r3, r3, #3
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 fa4d 	bl	8007a34 <HAL_TIM_IC_CaptureCallback>
 800759a:	e005      	b.n	80075a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 fa3f 	bl	8007a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 fa50 	bl	8007a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	f003 0310 	and.w	r3, r3, #16
 80075b8:	2b10      	cmp	r3, #16
 80075ba:	d122      	bne.n	8007602 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	f003 0310 	and.w	r3, r3, #16
 80075c6:	2b10      	cmp	r3, #16
 80075c8:	d11b      	bne.n	8007602 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f06f 0210 	mvn.w	r2, #16
 80075d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2208      	movs	r2, #8
 80075d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	69db      	ldr	r3, [r3, #28]
 80075e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d003      	beq.n	80075f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 fa23 	bl	8007a34 <HAL_TIM_IC_CaptureCallback>
 80075ee:	e005      	b.n	80075fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 fa15 	bl	8007a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 fa26 	bl	8007a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	f003 0301 	and.w	r3, r3, #1
 800760c:	2b01      	cmp	r3, #1
 800760e:	d10e      	bne.n	800762e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	f003 0301 	and.w	r3, r3, #1
 800761a:	2b01      	cmp	r3, #1
 800761c:	d107      	bne.n	800762e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f06f 0201 	mvn.w	r2, #1
 8007626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 f9ef 	bl	8007a0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	691b      	ldr	r3, [r3, #16]
 8007634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007638:	2b80      	cmp	r3, #128	; 0x80
 800763a:	d10e      	bne.n	800765a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007646:	2b80      	cmp	r3, #128	; 0x80
 8007648:	d107      	bne.n	800765a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f000 fd5d 	bl	8008114 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007664:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007668:	d10e      	bne.n	8007688 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007674:	2b80      	cmp	r3, #128	; 0x80
 8007676:	d107      	bne.n	8007688 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 fd50 	bl	8008128 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007692:	2b40      	cmp	r3, #64	; 0x40
 8007694:	d10e      	bne.n	80076b4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076a0:	2b40      	cmp	r3, #64	; 0x40
 80076a2:	d107      	bne.n	80076b4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80076ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f9d4 	bl	8007a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b20      	cmp	r3, #32
 80076c0:	d10e      	bne.n	80076e0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	f003 0320 	and.w	r3, r3, #32
 80076cc:	2b20      	cmp	r3, #32
 80076ce:	d107      	bne.n	80076e0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f06f 0220 	mvn.w	r2, #32
 80076d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 fd10 	bl	8008100 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076ee:	d10f      	bne.n	8007710 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076fe:	d107      	bne.n	8007710 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8007708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 fd16 	bl	800813c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800771a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800771e:	d10f      	bne.n	8007740 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800772a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800772e:	d107      	bne.n	8007740 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8007738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 fd08 	bl	8008150 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800774a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800774e:	d10f      	bne.n	8007770 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800775a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800775e:	d107      	bne.n	8007770 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8007768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fcfa 	bl	8008164 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800777a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800777e:	d10f      	bne.n	80077a0 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68db      	ldr	r3, [r3, #12]
 8007786:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800778a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800778e:	d107      	bne.n	80077a0 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8007798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 fcec 	bl	8008178 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077a0:	bf00      	nop
 80077a2:	3708      	adds	r7, #8
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d101      	bne.n	80077c0 <HAL_TIM_ConfigClockSource+0x18>
 80077bc:	2302      	movs	r3, #2
 80077be:	e0d2      	b.n	8007966 <HAL_TIM_ConfigClockSource+0x1be>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2202      	movs	r2, #2
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80077de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80077e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077fc:	f000 80a9 	beq.w	8007952 <HAL_TIM_ConfigClockSource+0x1aa>
 8007800:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007804:	d81a      	bhi.n	800783c <HAL_TIM_ConfigClockSource+0x94>
 8007806:	2b30      	cmp	r3, #48	; 0x30
 8007808:	f000 809a 	beq.w	8007940 <HAL_TIM_ConfigClockSource+0x198>
 800780c:	2b30      	cmp	r3, #48	; 0x30
 800780e:	d809      	bhi.n	8007824 <HAL_TIM_ConfigClockSource+0x7c>
 8007810:	2b10      	cmp	r3, #16
 8007812:	f000 8095 	beq.w	8007940 <HAL_TIM_ConfigClockSource+0x198>
 8007816:	2b20      	cmp	r3, #32
 8007818:	f000 8092 	beq.w	8007940 <HAL_TIM_ConfigClockSource+0x198>
 800781c:	2b00      	cmp	r3, #0
 800781e:	f000 808f 	beq.w	8007940 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007822:	e097      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8007824:	2b50      	cmp	r3, #80	; 0x50
 8007826:	d05b      	beq.n	80078e0 <HAL_TIM_ConfigClockSource+0x138>
 8007828:	2b50      	cmp	r3, #80	; 0x50
 800782a:	d802      	bhi.n	8007832 <HAL_TIM_ConfigClockSource+0x8a>
 800782c:	2b40      	cmp	r3, #64	; 0x40
 800782e:	d077      	beq.n	8007920 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007830:	e090      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8007832:	2b60      	cmp	r3, #96	; 0x60
 8007834:	d064      	beq.n	8007900 <HAL_TIM_ConfigClockSource+0x158>
 8007836:	2b70      	cmp	r3, #112	; 0x70
 8007838:	d028      	beq.n	800788c <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800783a:	e08b      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800783c:	4a4c      	ldr	r2, [pc, #304]	; (8007970 <HAL_TIM_ConfigClockSource+0x1c8>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d07e      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
 8007842:	4a4b      	ldr	r2, [pc, #300]	; (8007970 <HAL_TIM_ConfigClockSource+0x1c8>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d810      	bhi.n	800786a <HAL_TIM_ConfigClockSource+0xc2>
 8007848:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800784c:	d078      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
 800784e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007852:	d803      	bhi.n	800785c <HAL_TIM_ConfigClockSource+0xb4>
 8007854:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007858:	d02f      	beq.n	80078ba <HAL_TIM_ConfigClockSource+0x112>
      break;
 800785a:	e07b      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800785c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007860:	d06e      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
 8007862:	4a44      	ldr	r2, [pc, #272]	; (8007974 <HAL_TIM_ConfigClockSource+0x1cc>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d06b      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8007868:	e074      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800786a:	4a43      	ldr	r2, [pc, #268]	; (8007978 <HAL_TIM_ConfigClockSource+0x1d0>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d067      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
 8007870:	4a41      	ldr	r2, [pc, #260]	; (8007978 <HAL_TIM_ConfigClockSource+0x1d0>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d803      	bhi.n	800787e <HAL_TIM_ConfigClockSource+0xd6>
 8007876:	4a41      	ldr	r2, [pc, #260]	; (800797c <HAL_TIM_ConfigClockSource+0x1d4>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d061      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800787c:	e06a      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800787e:	4a40      	ldr	r2, [pc, #256]	; (8007980 <HAL_TIM_ConfigClockSource+0x1d8>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d05d      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
 8007884:	4a3f      	ldr	r2, [pc, #252]	; (8007984 <HAL_TIM_ConfigClockSource+0x1dc>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d05a      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800788a:	e063      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6818      	ldr	r0, [r3, #0]
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	6899      	ldr	r1, [r3, #8]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	685a      	ldr	r2, [r3, #4]
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f000 fac8 	bl	8007e30 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80078ae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	609a      	str	r2, [r3, #8]
      break;
 80078b8:	e04c      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6818      	ldr	r0, [r3, #0]
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	6899      	ldr	r1, [r3, #8]
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	685a      	ldr	r2, [r3, #4]
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	f000 fab1 	bl	8007e30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	689a      	ldr	r2, [r3, #8]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078dc:	609a      	str	r2, [r3, #8]
      break;
 80078de:	e039      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6818      	ldr	r0, [r3, #0]
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	6859      	ldr	r1, [r3, #4]
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	461a      	mov	r2, r3
 80078ee:	f000 fa23 	bl	8007d38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2150      	movs	r1, #80	; 0x50
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 fa7c 	bl	8007df6 <TIM_ITRx_SetConfig>
      break;
 80078fe:	e029      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6818      	ldr	r0, [r3, #0]
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	6859      	ldr	r1, [r3, #4]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	68db      	ldr	r3, [r3, #12]
 800790c:	461a      	mov	r2, r3
 800790e:	f000 fa42 	bl	8007d96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2160      	movs	r1, #96	; 0x60
 8007918:	4618      	mov	r0, r3
 800791a:	f000 fa6c 	bl	8007df6 <TIM_ITRx_SetConfig>
      break;
 800791e:	e019      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6818      	ldr	r0, [r3, #0]
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	6859      	ldr	r1, [r3, #4]
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	461a      	mov	r2, r3
 800792e:	f000 fa03 	bl	8007d38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2140      	movs	r1, #64	; 0x40
 8007938:	4618      	mov	r0, r3
 800793a:	f000 fa5c 	bl	8007df6 <TIM_ITRx_SetConfig>
      break;
 800793e:	e009      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4619      	mov	r1, r3
 800794a:	4610      	mov	r0, r2
 800794c:	f000 fa53 	bl	8007df6 <TIM_ITRx_SetConfig>
      break;
 8007950:	e000      	b.n	8007954 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 8007952:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	00100030 	.word	0x00100030
 8007974:	00100020 	.word	0x00100020
 8007978:	00100050 	.word	0x00100050
 800797c:	00100040 	.word	0x00100040
 8007980:	00100060 	.word	0x00100060
 8007984:	00100070 	.word	0x00100070

08007988 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007998:	2b01      	cmp	r3, #1
 800799a:	d101      	bne.n	80079a0 <HAL_TIM_SlaveConfigSynchro+0x18>
 800799c:	2302      	movs	r3, #2
 800799e:	e031      	b.n	8007a04 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2202      	movs	r2, #2
 80079ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80079b0:	6839      	ldr	r1, [r7, #0]
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 f904 	bl	8007bc0 <TIM_SlaveTimer_SetConfig>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d009      	beq.n	80079d2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2201      	movs	r2, #1
 80079c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e018      	b.n	8007a04 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68da      	ldr	r2, [r3, #12]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079e0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68da      	ldr	r2, [r3, #12]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80079f0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2201      	movs	r2, #1
 80079f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a02:	2300      	movs	r3, #0
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a64:	bf00      	nop
 8007a66:	370c      	adds	r7, #12
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b085      	sub	sp, #20
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a46      	ldr	r2, [pc, #280]	; (8007b9c <TIM_Base_SetConfig+0x12c>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d017      	beq.n	8007ab8 <TIM_Base_SetConfig+0x48>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a8e:	d013      	beq.n	8007ab8 <TIM_Base_SetConfig+0x48>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a43      	ldr	r2, [pc, #268]	; (8007ba0 <TIM_Base_SetConfig+0x130>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d00f      	beq.n	8007ab8 <TIM_Base_SetConfig+0x48>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a42      	ldr	r2, [pc, #264]	; (8007ba4 <TIM_Base_SetConfig+0x134>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d00b      	beq.n	8007ab8 <TIM_Base_SetConfig+0x48>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a41      	ldr	r2, [pc, #260]	; (8007ba8 <TIM_Base_SetConfig+0x138>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d007      	beq.n	8007ab8 <TIM_Base_SetConfig+0x48>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a40      	ldr	r2, [pc, #256]	; (8007bac <TIM_Base_SetConfig+0x13c>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d003      	beq.n	8007ab8 <TIM_Base_SetConfig+0x48>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4a3f      	ldr	r2, [pc, #252]	; (8007bb0 <TIM_Base_SetConfig+0x140>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d108      	bne.n	8007aca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a33      	ldr	r2, [pc, #204]	; (8007b9c <TIM_Base_SetConfig+0x12c>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d023      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ad8:	d01f      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a30      	ldr	r2, [pc, #192]	; (8007ba0 <TIM_Base_SetConfig+0x130>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d01b      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a2f      	ldr	r2, [pc, #188]	; (8007ba4 <TIM_Base_SetConfig+0x134>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d017      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a2e      	ldr	r2, [pc, #184]	; (8007ba8 <TIM_Base_SetConfig+0x138>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d013      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a2d      	ldr	r2, [pc, #180]	; (8007bac <TIM_Base_SetConfig+0x13c>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d00f      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a2d      	ldr	r2, [pc, #180]	; (8007bb4 <TIM_Base_SetConfig+0x144>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d00b      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a2c      	ldr	r2, [pc, #176]	; (8007bb8 <TIM_Base_SetConfig+0x148>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d007      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a2b      	ldr	r2, [pc, #172]	; (8007bbc <TIM_Base_SetConfig+0x14c>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d003      	beq.n	8007b1a <TIM_Base_SetConfig+0xaa>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a26      	ldr	r2, [pc, #152]	; (8007bb0 <TIM_Base_SetConfig+0x140>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d108      	bne.n	8007b2c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	695b      	ldr	r3, [r3, #20]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	689a      	ldr	r2, [r3, #8]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a12      	ldr	r2, [pc, #72]	; (8007b9c <TIM_Base_SetConfig+0x12c>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d013      	beq.n	8007b80 <TIM_Base_SetConfig+0x110>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a14      	ldr	r2, [pc, #80]	; (8007bac <TIM_Base_SetConfig+0x13c>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d00f      	beq.n	8007b80 <TIM_Base_SetConfig+0x110>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a14      	ldr	r2, [pc, #80]	; (8007bb4 <TIM_Base_SetConfig+0x144>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d00b      	beq.n	8007b80 <TIM_Base_SetConfig+0x110>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a13      	ldr	r2, [pc, #76]	; (8007bb8 <TIM_Base_SetConfig+0x148>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d007      	beq.n	8007b80 <TIM_Base_SetConfig+0x110>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a12      	ldr	r2, [pc, #72]	; (8007bbc <TIM_Base_SetConfig+0x14c>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d003      	beq.n	8007b80 <TIM_Base_SetConfig+0x110>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a0d      	ldr	r2, [pc, #52]	; (8007bb0 <TIM_Base_SetConfig+0x140>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d103      	bne.n	8007b88 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	691a      	ldr	r2, [r3, #16]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	615a      	str	r2, [r3, #20]
}
 8007b8e:	bf00      	nop
 8007b90:	3714      	adds	r7, #20
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	40012c00 	.word	0x40012c00
 8007ba0:	40000400 	.word	0x40000400
 8007ba4:	40000800 	.word	0x40000800
 8007ba8:	40000c00 	.word	0x40000c00
 8007bac:	40013400 	.word	0x40013400
 8007bb0:	40015000 	.word	0x40015000
 8007bb4:	40014000 	.word	0x40014000
 8007bb8:	40014400 	.word	0x40014400
 8007bbc:	40014800 	.word	0x40014800

08007bc0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b086      	sub	sp, #24
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007bd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bdc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bee:	f023 0307 	bic.w	r3, r3, #7
 8007bf2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	697a      	ldr	r2, [r7, #20]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	2b70      	cmp	r3, #112	; 0x70
 8007c0c:	d034      	beq.n	8007c78 <TIM_SlaveTimer_SetConfig+0xb8>
 8007c0e:	2b70      	cmp	r3, #112	; 0x70
 8007c10:	d811      	bhi.n	8007c36 <TIM_SlaveTimer_SetConfig+0x76>
 8007c12:	2b30      	cmp	r3, #48	; 0x30
 8007c14:	d07d      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c16:	2b30      	cmp	r3, #48	; 0x30
 8007c18:	d806      	bhi.n	8007c28 <TIM_SlaveTimer_SetConfig+0x68>
 8007c1a:	2b10      	cmp	r3, #16
 8007c1c:	d079      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c1e:	2b20      	cmp	r3, #32
 8007c20:	d077      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d075      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 8007c26:	e075      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8007c28:	2b50      	cmp	r3, #80	; 0x50
 8007c2a:	d05e      	beq.n	8007cea <TIM_SlaveTimer_SetConfig+0x12a>
 8007c2c:	2b60      	cmp	r3, #96	; 0x60
 8007c2e:	d066      	beq.n	8007cfe <TIM_SlaveTimer_SetConfig+0x13e>
 8007c30:	2b40      	cmp	r3, #64	; 0x40
 8007c32:	d02c      	beq.n	8007c8e <TIM_SlaveTimer_SetConfig+0xce>
      break;
 8007c34:	e06e      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8007c36:	4a3a      	ldr	r2, [pc, #232]	; (8007d20 <TIM_SlaveTimer_SetConfig+0x160>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d06a      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c3c:	4a38      	ldr	r2, [pc, #224]	; (8007d20 <TIM_SlaveTimer_SetConfig+0x160>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d809      	bhi.n	8007c56 <TIM_SlaveTimer_SetConfig+0x96>
 8007c42:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007c46:	d064      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c48:	4a36      	ldr	r2, [pc, #216]	; (8007d24 <TIM_SlaveTimer_SetConfig+0x164>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d061      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c52:	d05e      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8007c54:	e05e      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8007c56:	4a34      	ldr	r2, [pc, #208]	; (8007d28 <TIM_SlaveTimer_SetConfig+0x168>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d05a      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c5c:	4a32      	ldr	r2, [pc, #200]	; (8007d28 <TIM_SlaveTimer_SetConfig+0x168>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d803      	bhi.n	8007c6a <TIM_SlaveTimer_SetConfig+0xaa>
 8007c62:	4a32      	ldr	r2, [pc, #200]	; (8007d2c <TIM_SlaveTimer_SetConfig+0x16c>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d054      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8007c68:	e054      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8007c6a:	4a31      	ldr	r2, [pc, #196]	; (8007d30 <TIM_SlaveTimer_SetConfig+0x170>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d050      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
 8007c70:	4a30      	ldr	r2, [pc, #192]	; (8007d34 <TIM_SlaveTimer_SetConfig+0x174>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d04d      	beq.n	8007d12 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8007c76:	e04d      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6818      	ldr	r0, [r3, #0]
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	68d9      	ldr	r1, [r3, #12]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	689a      	ldr	r2, [r3, #8]
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	f000 f8d2 	bl	8007e30 <TIM_ETR_SetConfig>
      break;
 8007c8c:	e042      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b05      	cmp	r3, #5
 8007c94:	d004      	beq.n	8007ca0 <TIM_SlaveTimer_SetConfig+0xe0>
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8007c9e:	d101      	bne.n	8007ca4 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	e038      	b.n	8007d16 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6a1b      	ldr	r3, [r3, #32]
 8007caa:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	6a1a      	ldr	r2, [r3, #32]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f022 0201 	bic.w	r2, r2, #1
 8007cba:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cca:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	011b      	lsls	r3, r3, #4
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	693a      	ldr	r2, [r7, #16]
 8007ce6:	621a      	str	r2, [r3, #32]
      break;
 8007ce8:	e014      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6818      	ldr	r0, [r3, #0]
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	6899      	ldr	r1, [r3, #8]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	f000 f81e 	bl	8007d38 <TIM_TI1_ConfigInputStage>
      break;
 8007cfc:	e00a      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6818      	ldr	r0, [r3, #0]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	6899      	ldr	r1, [r3, #8]
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	f000 f843 	bl	8007d96 <TIM_TI2_ConfigInputStage>
      break;
 8007d10:	e000      	b.n	8007d14 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 8007d12:	bf00      	nop
  }
  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3718      	adds	r7, #24
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	00100030 	.word	0x00100030
 8007d24:	00100020 	.word	0x00100020
 8007d28:	00100050 	.word	0x00100050
 8007d2c:	00100040 	.word	0x00100040
 8007d30:	00100060 	.word	0x00100060
 8007d34:	00100070 	.word	0x00100070

08007d38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	f023 0201 	bic.w	r2, r3, #1
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	699b      	ldr	r3, [r3, #24]
 8007d5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	011b      	lsls	r3, r3, #4
 8007d68:	693a      	ldr	r2, [r7, #16]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	f023 030a 	bic.w	r3, r3, #10
 8007d74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	621a      	str	r2, [r3, #32]
}
 8007d8a:	bf00      	nop
 8007d8c:	371c      	adds	r7, #28
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d96:	b480      	push	{r7}
 8007d98:	b087      	sub	sp, #28
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	60f8      	str	r0, [r7, #12]
 8007d9e:	60b9      	str	r1, [r7, #8]
 8007da0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	6a1b      	ldr	r3, [r3, #32]
 8007da6:	f023 0210 	bic.w	r2, r3, #16
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	699b      	ldr	r3, [r3, #24]
 8007db2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007dc0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	031b      	lsls	r3, r3, #12
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007dd2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	011b      	lsls	r3, r3, #4
 8007dd8:	693a      	ldr	r2, [r7, #16]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	693a      	ldr	r2, [r7, #16]
 8007de8:	621a      	str	r2, [r3, #32]
}
 8007dea:	bf00      	nop
 8007dec:	371c      	adds	r7, #28
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr

08007df6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007df6:	b480      	push	{r7}
 8007df8:	b085      	sub	sp, #20
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
 8007dfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007e0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e12:	683a      	ldr	r2, [r7, #0]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	f043 0307 	orr.w	r3, r3, #7
 8007e1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	68fa      	ldr	r2, [r7, #12]
 8007e22:	609a      	str	r2, [r3, #8]
}
 8007e24:	bf00      	nop
 8007e26:	3714      	adds	r7, #20
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b087      	sub	sp, #28
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
 8007e3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	021a      	lsls	r2, r3, #8
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	431a      	orrs	r2, r3
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	697a      	ldr	r2, [r7, #20]
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	609a      	str	r2, [r3, #8]
}
 8007e64:	bf00      	nop
 8007e66:	371c      	adds	r7, #28
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d101      	bne.n	8007e88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e84:	2302      	movs	r3, #2
 8007e86:	e074      	b.n	8007f72 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a34      	ldr	r2, [pc, #208]	; (8007f80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d009      	beq.n	8007ec6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a33      	ldr	r2, [pc, #204]	; (8007f84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d004      	beq.n	8007ec6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a31      	ldr	r2, [pc, #196]	; (8007f88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d108      	bne.n	8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ecc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	68fa      	ldr	r2, [r7, #12]
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ee2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	68fa      	ldr	r2, [r7, #12]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68fa      	ldr	r2, [r7, #12]
 8007ef4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a21      	ldr	r2, [pc, #132]	; (8007f80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d022      	beq.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f08:	d01d      	beq.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a1f      	ldr	r2, [pc, #124]	; (8007f8c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d018      	beq.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a1d      	ldr	r2, [pc, #116]	; (8007f90 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d013      	beq.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a1c      	ldr	r2, [pc, #112]	; (8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d00e      	beq.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a15      	ldr	r2, [pc, #84]	; (8007f84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d009      	beq.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a18      	ldr	r2, [pc, #96]	; (8007f98 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d004      	beq.n	8007f46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a11      	ldr	r2, [pc, #68]	; (8007f88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d10c      	bne.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	68ba      	ldr	r2, [r7, #8]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	40012c00 	.word	0x40012c00
 8007f84:	40013400 	.word	0x40013400
 8007f88:	40015000 	.word	0x40015000
 8007f8c:	40000400 	.word	0x40000400
 8007f90:	40000800 	.word	0x40000800
 8007f94:	40000c00 	.word	0x40000c00
 8007f98:	40014000 	.word	0x40014000

08007f9c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d101      	bne.n	8007fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007fb4:	2302      	movs	r3, #2
 8007fb6:	e096      	b.n	80080e6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	4313      	orrs	r3, r2
 8008004:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	695b      	ldr	r3, [r3, #20]
 8008010:	4313      	orrs	r3, r2
 8008012:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801e:	4313      	orrs	r3, r2
 8008020:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	041b      	lsls	r3, r3, #16
 800802e:	4313      	orrs	r3, r2
 8008030:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a2f      	ldr	r2, [pc, #188]	; (80080f4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d009      	beq.n	8008050 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a2d      	ldr	r2, [pc, #180]	; (80080f8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d004      	beq.n	8008050 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a2c      	ldr	r2, [pc, #176]	; (80080fc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d106      	bne.n	800805e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	69db      	ldr	r3, [r3, #28]
 800805a:	4313      	orrs	r3, r2
 800805c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a24      	ldr	r2, [pc, #144]	; (80080f4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d009      	beq.n	800807c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a22      	ldr	r2, [pc, #136]	; (80080f8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d004      	beq.n	800807c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a21      	ldr	r2, [pc, #132]	; (80080fc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d12b      	bne.n	80080d4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008086:	051b      	lsls	r3, r3, #20
 8008088:	4313      	orrs	r3, r2
 800808a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	6a1b      	ldr	r3, [r3, #32]
 8008096:	4313      	orrs	r3, r2
 8008098:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a4:	4313      	orrs	r3, r2
 80080a6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a11      	ldr	r2, [pc, #68]	; (80080f4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d009      	beq.n	80080c6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a10      	ldr	r2, [pc, #64]	; (80080f8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d004      	beq.n	80080c6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a0e      	ldr	r2, [pc, #56]	; (80080fc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d106      	bne.n	80080d4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d0:	4313      	orrs	r3, r2
 80080d2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	40012c00 	.word	0x40012c00
 80080f8:	40013400 	.word	0x40013400
 80080fc:	40015000 	.word	0x40015000

08008100 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008108:	bf00      	nop
 800810a:	370c      	adds	r7, #12
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008114:	b480      	push	{r7}
 8008116:	b083      	sub	sp, #12
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800811c:	bf00      	nop
 800811e:	370c      	adds	r7, #12
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr

08008128 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008128:	b480      	push	{r7}
 800812a:	b083      	sub	sp, #12
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008130:	bf00      	nop
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008144:	bf00      	nop
 8008146:	370c      	adds	r7, #12
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008150:	b480      	push	{r7}
 8008152:	b083      	sub	sp, #12
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008158:	bf00      	nop
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008164:	b480      	push	{r7}
 8008166:	b083      	sub	sp, #12
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800816c:	bf00      	nop
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr

08008178 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <LL_EXTI_EnableIT_0_31>:
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8008194:	4b05      	ldr	r3, [pc, #20]	; (80081ac <LL_EXTI_EnableIT_0_31+0x20>)
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	4904      	ldr	r1, [pc, #16]	; (80081ac <LL_EXTI_EnableIT_0_31+0x20>)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4313      	orrs	r3, r2
 800819e:	600b      	str	r3, [r1, #0]
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr
 80081ac:	40010400 	.word	0x40010400

080081b0 <LL_EXTI_EnableIT_32_63>:
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80081b8:	4b05      	ldr	r3, [pc, #20]	; (80081d0 <LL_EXTI_EnableIT_32_63+0x20>)
 80081ba:	6a1a      	ldr	r2, [r3, #32]
 80081bc:	4904      	ldr	r1, [pc, #16]	; (80081d0 <LL_EXTI_EnableIT_32_63+0x20>)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	620b      	str	r3, [r1, #32]
}
 80081c4:	bf00      	nop
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr
 80081d0:	40010400 	.word	0x40010400

080081d4 <LL_EXTI_DisableIT_0_31>:
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80081dc:	4b06      	ldr	r3, [pc, #24]	; (80081f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	43db      	mvns	r3, r3
 80081e4:	4904      	ldr	r1, [pc, #16]	; (80081f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80081e6:	4013      	ands	r3, r2
 80081e8:	600b      	str	r3, [r1, #0]
}
 80081ea:	bf00      	nop
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	40010400 	.word	0x40010400

080081fc <LL_EXTI_DisableIT_32_63>:
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8008204:	4b06      	ldr	r3, [pc, #24]	; (8008220 <LL_EXTI_DisableIT_32_63+0x24>)
 8008206:	6a1a      	ldr	r2, [r3, #32]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	43db      	mvns	r3, r3
 800820c:	4904      	ldr	r1, [pc, #16]	; (8008220 <LL_EXTI_DisableIT_32_63+0x24>)
 800820e:	4013      	ands	r3, r2
 8008210:	620b      	str	r3, [r1, #32]
}
 8008212:	bf00      	nop
 8008214:	370c      	adds	r7, #12
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr
 800821e:	bf00      	nop
 8008220:	40010400 	.word	0x40010400

08008224 <LL_EXTI_EnableEvent_0_31>:
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800822c:	4b05      	ldr	r3, [pc, #20]	; (8008244 <LL_EXTI_EnableEvent_0_31+0x20>)
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	4904      	ldr	r1, [pc, #16]	; (8008244 <LL_EXTI_EnableEvent_0_31+0x20>)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4313      	orrs	r3, r2
 8008236:	604b      	str	r3, [r1, #4]
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr
 8008244:	40010400 	.word	0x40010400

08008248 <LL_EXTI_EnableEvent_32_63>:
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8008250:	4b05      	ldr	r3, [pc, #20]	; (8008268 <LL_EXTI_EnableEvent_32_63+0x20>)
 8008252:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008254:	4904      	ldr	r1, [pc, #16]	; (8008268 <LL_EXTI_EnableEvent_32_63+0x20>)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4313      	orrs	r3, r2
 800825a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800825c:	bf00      	nop
 800825e:	370c      	adds	r7, #12
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr
 8008268:	40010400 	.word	0x40010400

0800826c <LL_EXTI_DisableEvent_0_31>:
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8008274:	4b06      	ldr	r3, [pc, #24]	; (8008290 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008276:	685a      	ldr	r2, [r3, #4]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	43db      	mvns	r3, r3
 800827c:	4904      	ldr	r1, [pc, #16]	; (8008290 <LL_EXTI_DisableEvent_0_31+0x24>)
 800827e:	4013      	ands	r3, r2
 8008280:	604b      	str	r3, [r1, #4]
}
 8008282:	bf00      	nop
 8008284:	370c      	adds	r7, #12
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	40010400 	.word	0x40010400

08008294 <LL_EXTI_DisableEvent_32_63>:
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800829c:	4b06      	ldr	r3, [pc, #24]	; (80082b8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800829e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	43db      	mvns	r3, r3
 80082a4:	4904      	ldr	r1, [pc, #16]	; (80082b8 <LL_EXTI_DisableEvent_32_63+0x24>)
 80082a6:	4013      	ands	r3, r2
 80082a8:	624b      	str	r3, [r1, #36]	; 0x24
}
 80082aa:	bf00      	nop
 80082ac:	370c      	adds	r7, #12
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	40010400 	.word	0x40010400

080082bc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80082c4:	4b05      	ldr	r3, [pc, #20]	; (80082dc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80082c6:	689a      	ldr	r2, [r3, #8]
 80082c8:	4904      	ldr	r1, [pc, #16]	; (80082dc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	608b      	str	r3, [r1, #8]
}
 80082d0:	bf00      	nop
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	40010400 	.word	0x40010400

080082e0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80082e8:	4b05      	ldr	r3, [pc, #20]	; (8008300 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80082ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80082ec:	4904      	ldr	r1, [pc, #16]	; (8008300 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4313      	orrs	r3, r2
 80082f2:	628b      	str	r3, [r1, #40]	; 0x28
}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr
 8008300:	40010400 	.word	0x40010400

08008304 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800830c:	4b06      	ldr	r3, [pc, #24]	; (8008328 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800830e:	689a      	ldr	r2, [r3, #8]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	43db      	mvns	r3, r3
 8008314:	4904      	ldr	r1, [pc, #16]	; (8008328 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008316:	4013      	ands	r3, r2
 8008318:	608b      	str	r3, [r1, #8]
}
 800831a:	bf00      	nop
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	40010400 	.word	0x40010400

0800832c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8008334:	4b06      	ldr	r3, [pc, #24]	; (8008350 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8008336:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	43db      	mvns	r3, r3
 800833c:	4904      	ldr	r1, [pc, #16]	; (8008350 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800833e:	4013      	ands	r3, r2
 8008340:	628b      	str	r3, [r1, #40]	; 0x28
}
 8008342:	bf00      	nop
 8008344:	370c      	adds	r7, #12
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
 800834e:	bf00      	nop
 8008350:	40010400 	.word	0x40010400

08008354 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800835c:	4b05      	ldr	r3, [pc, #20]	; (8008374 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800835e:	68da      	ldr	r2, [r3, #12]
 8008360:	4904      	ldr	r1, [pc, #16]	; (8008374 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4313      	orrs	r3, r2
 8008366:	60cb      	str	r3, [r1, #12]
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr
 8008374:	40010400 	.word	0x40010400

08008378 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8008378:	b480      	push	{r7}
 800837a:	b083      	sub	sp, #12
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8008380:	4b05      	ldr	r3, [pc, #20]	; (8008398 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008384:	4904      	ldr	r1, [pc, #16]	; (8008398 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4313      	orrs	r3, r2
 800838a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800838c:	bf00      	nop
 800838e:	370c      	adds	r7, #12
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr
 8008398:	40010400 	.word	0x40010400

0800839c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80083a4:	4b06      	ldr	r3, [pc, #24]	; (80083c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80083a6:	68da      	ldr	r2, [r3, #12]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	43db      	mvns	r3, r3
 80083ac:	4904      	ldr	r1, [pc, #16]	; (80083c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80083ae:	4013      	ands	r3, r2
 80083b0:	60cb      	str	r3, [r1, #12]
}
 80083b2:	bf00      	nop
 80083b4:	370c      	adds	r7, #12
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop
 80083c0:	40010400 	.word	0x40010400

080083c4 <LL_EXTI_DisableFallingTrig_32_63>:
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80083cc:	4b06      	ldr	r3, [pc, #24]	; (80083e8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80083ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	43db      	mvns	r3, r3
 80083d4:	4904      	ldr	r1, [pc, #16]	; (80083e8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80083d6:	4013      	ands	r3, r2
 80083d8:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80083da:	bf00      	nop
 80083dc:	370c      	adds	r7, #12
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop
 80083e8:	40010400 	.word	0x40010400

080083ec <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80083f4:	2300      	movs	r3, #0
 80083f6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	7a1b      	ldrb	r3, [r3, #8]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 80c8 	beq.w	8008592 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d05d      	beq.n	80084c6 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	7a5b      	ldrb	r3, [r3, #9]
 800840e:	2b01      	cmp	r3, #1
 8008410:	d00e      	beq.n	8008430 <LL_EXTI_Init+0x44>
 8008412:	2b02      	cmp	r3, #2
 8008414:	d017      	beq.n	8008446 <LL_EXTI_Init+0x5a>
 8008416:	2b00      	cmp	r3, #0
 8008418:	d120      	bne.n	800845c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4618      	mov	r0, r3
 8008420:	f7ff ff24 	bl	800826c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4618      	mov	r0, r3
 800842a:	f7ff feaf 	bl	800818c <LL_EXTI_EnableIT_0_31>
          break;
 800842e:	e018      	b.n	8008462 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4618      	mov	r0, r3
 8008436:	f7ff fecd 	bl	80081d4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4618      	mov	r0, r3
 8008440:	f7ff fef0 	bl	8008224 <LL_EXTI_EnableEvent_0_31>
          break;
 8008444:	e00d      	b.n	8008462 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4618      	mov	r0, r3
 800844c:	f7ff fe9e 	bl	800818c <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4618      	mov	r0, r3
 8008456:	f7ff fee5 	bl	8008224 <LL_EXTI_EnableEvent_0_31>
          break;
 800845a:	e002      	b.n	8008462 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800845c:	2301      	movs	r3, #1
 800845e:	60fb      	str	r3, [r7, #12]
          break;
 8008460:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	7a9b      	ldrb	r3, [r3, #10]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d02d      	beq.n	80084c6 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	7a9b      	ldrb	r3, [r3, #10]
 800846e:	2b02      	cmp	r3, #2
 8008470:	d00e      	beq.n	8008490 <LL_EXTI_Init+0xa4>
 8008472:	2b03      	cmp	r3, #3
 8008474:	d017      	beq.n	80084a6 <LL_EXTI_Init+0xba>
 8008476:	2b01      	cmp	r3, #1
 8008478:	d120      	bne.n	80084bc <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4618      	mov	r0, r3
 8008480:	f7ff ff8c 	bl	800839c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4618      	mov	r0, r3
 800848a:	f7ff ff17 	bl	80082bc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800848e:	e01b      	b.n	80084c8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff ff35 	bl	8008304 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4618      	mov	r0, r3
 80084a0:	f7ff ff58 	bl	8008354 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80084a4:	e010      	b.n	80084c8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7ff ff06 	bl	80082bc <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4618      	mov	r0, r3
 80084b6:	f7ff ff4d 	bl	8008354 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80084ba:	e005      	b.n	80084c8 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f043 0302 	orr.w	r3, r3, #2
 80084c2:	60fb      	str	r3, [r7, #12]
            break;
 80084c4:	e000      	b.n	80084c8 <LL_EXTI_Init+0xdc>
        }
      }
 80084c6:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d075      	beq.n	80085bc <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	7a5b      	ldrb	r3, [r3, #9]
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d00e      	beq.n	80084f6 <LL_EXTI_Init+0x10a>
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d017      	beq.n	800850c <LL_EXTI_Init+0x120>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d120      	bne.n	8008522 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7ff fed5 	bl	8008294 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7ff fe5e 	bl	80081b0 <LL_EXTI_EnableIT_32_63>
          break;
 80084f4:	e01a      	b.n	800852c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7ff fe7e 	bl	80081fc <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	4618      	mov	r0, r3
 8008506:	f7ff fe9f 	bl	8008248 <LL_EXTI_EnableEvent_32_63>
          break;
 800850a:	e00f      	b.n	800852c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	4618      	mov	r0, r3
 8008512:	f7ff fe4d 	bl	80081b0 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	4618      	mov	r0, r3
 800851c:	f7ff fe94 	bl	8008248 <LL_EXTI_EnableEvent_32_63>
          break;
 8008520:	e004      	b.n	800852c <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f043 0304 	orr.w	r3, r3, #4
 8008528:	60fb      	str	r3, [r7, #12]
          break;
 800852a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	7a9b      	ldrb	r3, [r3, #10]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d043      	beq.n	80085bc <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	7a9b      	ldrb	r3, [r3, #10]
 8008538:	2b02      	cmp	r3, #2
 800853a:	d00e      	beq.n	800855a <LL_EXTI_Init+0x16e>
 800853c:	2b03      	cmp	r3, #3
 800853e:	d017      	beq.n	8008570 <LL_EXTI_Init+0x184>
 8008540:	2b01      	cmp	r3, #1
 8008542:	d120      	bne.n	8008586 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	4618      	mov	r0, r3
 800854a:	f7ff ff3b 	bl	80083c4 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	4618      	mov	r0, r3
 8008554:	f7ff fec4 	bl	80082e0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8008558:	e031      	b.n	80085be <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	4618      	mov	r0, r3
 8008560:	f7ff fee4 	bl	800832c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	4618      	mov	r0, r3
 800856a:	f7ff ff05 	bl	8008378 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800856e:	e026      	b.n	80085be <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	4618      	mov	r0, r3
 8008576:	f7ff feb3 	bl	80082e0 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	4618      	mov	r0, r3
 8008580:	f7ff fefa 	bl	8008378 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8008584:	e01b      	b.n	80085be <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f043 0305 	orr.w	r3, r3, #5
 800858c:	60fb      	str	r3, [r7, #12]
            break;
 800858e:	bf00      	nop
 8008590:	e015      	b.n	80085be <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4618      	mov	r0, r3
 8008598:	f7ff fe1c 	bl	80081d4 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f7ff fe63 	bl	800826c <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7ff fe26 	bl	80081fc <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	4618      	mov	r0, r3
 80085b6:	f7ff fe6d 	bl	8008294 <LL_EXTI_DisableEvent_32_63>
 80085ba:	e000      	b.n	80085be <LL_EXTI_Init+0x1d2>
      }
 80085bc:	bf00      	nop
  }

  return status;
 80085be:	68fb      	ldr	r3, [r7, #12]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3710      	adds	r7, #16
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <LL_GPIO_SetPinMode>:
{
 80085c8:	b480      	push	{r7}
 80085ca:	b089      	sub	sp, #36	; 0x24
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	fa93 f3a3 	rbit	r3, r3
 80085e2:	613b      	str	r3, [r7, #16]
  return result;
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	fab3 f383 	clz	r3, r3
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	005b      	lsls	r3, r3, #1
 80085ee:	2103      	movs	r1, #3
 80085f0:	fa01 f303 	lsl.w	r3, r1, r3
 80085f4:	43db      	mvns	r3, r3
 80085f6:	401a      	ands	r2, r3
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	fa93 f3a3 	rbit	r3, r3
 8008602:	61bb      	str	r3, [r7, #24]
  return result;
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	fab3 f383 	clz	r3, r3
 800860a:	b2db      	uxtb	r3, r3
 800860c:	005b      	lsls	r3, r3, #1
 800860e:	6879      	ldr	r1, [r7, #4]
 8008610:	fa01 f303 	lsl.w	r3, r1, r3
 8008614:	431a      	orrs	r2, r3
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	601a      	str	r2, [r3, #0]
}
 800861a:	bf00      	nop
 800861c:	3724      	adds	r7, #36	; 0x24
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <LL_GPIO_SetPinOutputType>:
{
 8008626:	b480      	push	{r7}
 8008628:	b085      	sub	sp, #20
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	685a      	ldr	r2, [r3, #4]
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	43db      	mvns	r3, r3
 800863a:	401a      	ands	r2, r3
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	6879      	ldr	r1, [r7, #4]
 8008640:	fb01 f303 	mul.w	r3, r1, r3
 8008644:	431a      	orrs	r2, r3
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	605a      	str	r2, [r3, #4]
}
 800864a:	bf00      	nop
 800864c:	3714      	adds	r7, #20
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr

08008656 <LL_GPIO_SetPinSpeed>:
{
 8008656:	b480      	push	{r7}
 8008658:	b089      	sub	sp, #36	; 0x24
 800865a:	af00      	add	r7, sp, #0
 800865c:	60f8      	str	r0, [r7, #12]
 800865e:	60b9      	str	r1, [r7, #8]
 8008660:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	689a      	ldr	r2, [r3, #8]
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	fa93 f3a3 	rbit	r3, r3
 8008670:	613b      	str	r3, [r7, #16]
  return result;
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	fab3 f383 	clz	r3, r3
 8008678:	b2db      	uxtb	r3, r3
 800867a:	005b      	lsls	r3, r3, #1
 800867c:	2103      	movs	r1, #3
 800867e:	fa01 f303 	lsl.w	r3, r1, r3
 8008682:	43db      	mvns	r3, r3
 8008684:	401a      	ands	r2, r3
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	fa93 f3a3 	rbit	r3, r3
 8008690:	61bb      	str	r3, [r7, #24]
  return result;
 8008692:	69bb      	ldr	r3, [r7, #24]
 8008694:	fab3 f383 	clz	r3, r3
 8008698:	b2db      	uxtb	r3, r3
 800869a:	005b      	lsls	r3, r3, #1
 800869c:	6879      	ldr	r1, [r7, #4]
 800869e:	fa01 f303 	lsl.w	r3, r1, r3
 80086a2:	431a      	orrs	r2, r3
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	609a      	str	r2, [r3, #8]
}
 80086a8:	bf00      	nop
 80086aa:	3724      	adds	r7, #36	; 0x24
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <LL_GPIO_SetPinPull>:
{
 80086b4:	b480      	push	{r7}
 80086b6:	b089      	sub	sp, #36	; 0x24
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	68da      	ldr	r2, [r3, #12]
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	fa93 f3a3 	rbit	r3, r3
 80086ce:	613b      	str	r3, [r7, #16]
  return result;
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	fab3 f383 	clz	r3, r3
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	005b      	lsls	r3, r3, #1
 80086da:	2103      	movs	r1, #3
 80086dc:	fa01 f303 	lsl.w	r3, r1, r3
 80086e0:	43db      	mvns	r3, r3
 80086e2:	401a      	ands	r2, r3
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	fa93 f3a3 	rbit	r3, r3
 80086ee:	61bb      	str	r3, [r7, #24]
  return result;
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	fab3 f383 	clz	r3, r3
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	005b      	lsls	r3, r3, #1
 80086fa:	6879      	ldr	r1, [r7, #4]
 80086fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008700:	431a      	orrs	r2, r3
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	60da      	str	r2, [r3, #12]
}
 8008706:	bf00      	nop
 8008708:	3724      	adds	r7, #36	; 0x24
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr

08008712 <LL_GPIO_SetAFPin_0_7>:
{
 8008712:	b480      	push	{r7}
 8008714:	b089      	sub	sp, #36	; 0x24
 8008716:	af00      	add	r7, sp, #0
 8008718:	60f8      	str	r0, [r7, #12]
 800871a:	60b9      	str	r1, [r7, #8]
 800871c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6a1a      	ldr	r2, [r3, #32]
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	fa93 f3a3 	rbit	r3, r3
 800872c:	613b      	str	r3, [r7, #16]
  return result;
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	fab3 f383 	clz	r3, r3
 8008734:	b2db      	uxtb	r3, r3
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	210f      	movs	r1, #15
 800873a:	fa01 f303 	lsl.w	r3, r1, r3
 800873e:	43db      	mvns	r3, r3
 8008740:	401a      	ands	r2, r3
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008746:	69fb      	ldr	r3, [r7, #28]
 8008748:	fa93 f3a3 	rbit	r3, r3
 800874c:	61bb      	str	r3, [r7, #24]
  return result;
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	fab3 f383 	clz	r3, r3
 8008754:	b2db      	uxtb	r3, r3
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	6879      	ldr	r1, [r7, #4]
 800875a:	fa01 f303 	lsl.w	r3, r1, r3
 800875e:	431a      	orrs	r2, r3
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	621a      	str	r2, [r3, #32]
}
 8008764:	bf00      	nop
 8008766:	3724      	adds	r7, #36	; 0x24
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <LL_GPIO_SetAFPin_8_15>:
{
 8008770:	b480      	push	{r7}
 8008772:	b089      	sub	sp, #36	; 0x24
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	0a1b      	lsrs	r3, r3, #8
 8008784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	fa93 f3a3 	rbit	r3, r3
 800878c:	613b      	str	r3, [r7, #16]
  return result;
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	fab3 f383 	clz	r3, r3
 8008794:	b2db      	uxtb	r3, r3
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	210f      	movs	r1, #15
 800879a:	fa01 f303 	lsl.w	r3, r1, r3
 800879e:	43db      	mvns	r3, r3
 80087a0:	401a      	ands	r2, r3
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	0a1b      	lsrs	r3, r3, #8
 80087a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	fa93 f3a3 	rbit	r3, r3
 80087ae:	61bb      	str	r3, [r7, #24]
  return result;
 80087b0:	69bb      	ldr	r3, [r7, #24]
 80087b2:	fab3 f383 	clz	r3, r3
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	6879      	ldr	r1, [r7, #4]
 80087bc:	fa01 f303 	lsl.w	r3, r1, r3
 80087c0:	431a      	orrs	r2, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80087c6:	bf00      	nop
 80087c8:	3724      	adds	r7, #36	; 0x24
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b086      	sub	sp, #24
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
 80087da:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	fa93 f3a3 	rbit	r3, r3
 80087e8:	60bb      	str	r3, [r7, #8]
  return result;
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	fab3 f383 	clz	r3, r3
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80087f4:	e040      	b.n	8008878 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	2101      	movs	r1, #1
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008802:	4013      	ands	r3, r2
 8008804:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d032      	beq.n	8008872 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	461a      	mov	r2, r3
 8008812:	6939      	ldr	r1, [r7, #16]
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f7ff fed7 	bl	80085c8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	2b01      	cmp	r3, #1
 8008820:	d003      	beq.n	800882a <LL_GPIO_Init+0x58>
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	2b02      	cmp	r3, #2
 8008828:	d106      	bne.n	8008838 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	461a      	mov	r2, r3
 8008830:	6939      	ldr	r1, [r7, #16]
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f7ff ff0f 	bl	8008656 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	461a      	mov	r2, r3
 800883e:	6939      	ldr	r1, [r7, #16]
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f7ff ff37 	bl	80086b4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	2b02      	cmp	r3, #2
 800884c:	d111      	bne.n	8008872 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	2bff      	cmp	r3, #255	; 0xff
 8008852:	d807      	bhi.n	8008864 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	695b      	ldr	r3, [r3, #20]
 8008858:	461a      	mov	r2, r3
 800885a:	6939      	ldr	r1, [r7, #16]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f7ff ff58 	bl	8008712 <LL_GPIO_SetAFPin_0_7>
 8008862:	e006      	b.n	8008872 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	695b      	ldr	r3, [r3, #20]
 8008868:	461a      	mov	r2, r3
 800886a:	6939      	ldr	r1, [r7, #16]
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7ff ff7f 	bl	8008770 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	3301      	adds	r3, #1
 8008876:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	fa22 f303 	lsr.w	r3, r2, r3
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1b7      	bne.n	80087f6 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	2b01      	cmp	r3, #1
 800888c:	d003      	beq.n	8008896 <LL_GPIO_Init+0xc4>
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	2b02      	cmp	r3, #2
 8008894:	d107      	bne.n	80088a6 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	6819      	ldr	r1, [r3, #0]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	461a      	mov	r2, r3
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7ff fec0 	bl	8008626 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3718      	adds	r7, #24
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 80088b0:	b590      	push	{r4, r7, lr}
 80088b2:	b087      	sub	sp, #28
 80088b4:	af02      	add	r7, sp, #8
 80088b6:	4604      	mov	r4, r0
 80088b8:	4608      	mov	r0, r1
 80088ba:	4611      	mov	r1, r2
 80088bc:	461a      	mov	r2, r3
 80088be:	4623      	mov	r3, r4
 80088c0:	80fb      	strh	r3, [r7, #6]
 80088c2:	4603      	mov	r3, r0
 80088c4:	80bb      	strh	r3, [r7, #4]
 80088c6:	460b      	mov	r3, r1
 80088c8:	807b      	strh	r3, [r7, #2]
 80088ca:	4613      	mov	r3, r2
 80088cc:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 80088ce:	2300      	movs	r3, #0
 80088d0:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 80088d2:	7bfa      	ldrb	r2, [r7, #15]
 80088d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80088d8:	429a      	cmp	r2, r3
 80088da:	d93a      	bls.n	8008952 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 80088dc:	88ba      	ldrh	r2, [r7, #4]
 80088de:	7bfb      	ldrb	r3, [r7, #15]
 80088e0:	441a      	add	r2, r3
 80088e2:	88b9      	ldrh	r1, [r7, #4]
 80088e4:	883b      	ldrh	r3, [r7, #0]
 80088e6:	4419      	add	r1, r3
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
 80088ea:	1acb      	subs	r3, r1, r3
 80088ec:	429a      	cmp	r2, r3
 80088ee:	f000 8090 	beq.w	8008a12 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 80088f2:	88fa      	ldrh	r2, [r7, #6]
 80088f4:	7bfb      	ldrb	r3, [r7, #15]
 80088f6:	441a      	add	r2, r3
 80088f8:	88f9      	ldrh	r1, [r7, #6]
 80088fa:	887b      	ldrh	r3, [r7, #2]
 80088fc:	4419      	add	r1, r3
 80088fe:	7bfb      	ldrb	r3, [r7, #15]
 8008900:	1acb      	subs	r3, r1, r3
 8008902:	429a      	cmp	r2, r3
 8008904:	f000 8085 	beq.w	8008a12 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 8008908:	7bfb      	ldrb	r3, [r7, #15]
 800890a:	b29a      	uxth	r2, r3
 800890c:	88fb      	ldrh	r3, [r7, #6]
 800890e:	4413      	add	r3, r2
 8008910:	b298      	uxth	r0, r3
 8008912:	7bfb      	ldrb	r3, [r7, #15]
 8008914:	b29a      	uxth	r2, r3
 8008916:	88bb      	ldrh	r3, [r7, #4]
 8008918:	4413      	add	r3, r2
 800891a:	b299      	uxth	r1, r3
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	b29b      	uxth	r3, r3
 8008920:	005b      	lsls	r3, r3, #1
 8008922:	b29b      	uxth	r3, r3
 8008924:	887a      	ldrh	r2, [r7, #2]
 8008926:	1ad3      	subs	r3, r2, r3
 8008928:	b29b      	uxth	r3, r3
 800892a:	3301      	adds	r3, #1
 800892c:	b29c      	uxth	r4, r3
 800892e:	7bfb      	ldrb	r3, [r7, #15]
 8008930:	b29b      	uxth	r3, r3
 8008932:	005b      	lsls	r3, r3, #1
 8008934:	b29b      	uxth	r3, r3
 8008936:	883a      	ldrh	r2, [r7, #0]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	b29b      	uxth	r3, r3
 800893c:	3301      	adds	r3, #1
 800893e:	b29a      	uxth	r2, r3
 8008940:	2304      	movs	r3, #4
 8008942:	9301      	str	r3, [sp, #4]
 8008944:	8c3b      	ldrh	r3, [r7, #32]
 8008946:	9300      	str	r3, [sp, #0]
 8008948:	4613      	mov	r3, r2
 800894a:	4622      	mov	r2, r4
 800894c:	f000 fe28 	bl	80095a0 <ILI9341_Draw_Rectangle>
				goto finish;
 8008950:	e060      	b.n	8008a14 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 8008952:	7bfb      	ldrb	r3, [r7, #15]
 8008954:	b29a      	uxth	r2, r3
 8008956:	88fb      	ldrh	r3, [r7, #6]
 8008958:	4413      	add	r3, r2
 800895a:	b298      	uxth	r0, r3
 800895c:	7bfb      	ldrb	r3, [r7, #15]
 800895e:	b29a      	uxth	r2, r3
 8008960:	88bb      	ldrh	r3, [r7, #4]
 8008962:	4413      	add	r3, r2
 8008964:	b299      	uxth	r1, r3
 8008966:	7bfb      	ldrb	r3, [r7, #15]
 8008968:	b29b      	uxth	r3, r3
 800896a:	005b      	lsls	r3, r3, #1
 800896c:	b29b      	uxth	r3, r3
 800896e:	887a      	ldrh	r2, [r7, #2]
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	b29a      	uxth	r2, r3
 8008974:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008978:	b29b      	uxth	r3, r3
 800897a:	f000 fe97 	bl	80096ac <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800897e:	7bfb      	ldrb	r3, [r7, #15]
 8008980:	b29a      	uxth	r2, r3
 8008982:	88fb      	ldrh	r3, [r7, #6]
 8008984:	4413      	add	r3, r2
 8008986:	b298      	uxth	r0, r3
										(y + h) - b,
 8008988:	88ba      	ldrh	r2, [r7, #4]
 800898a:	883b      	ldrh	r3, [r7, #0]
 800898c:	4413      	add	r3, r2
 800898e:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 8008990:	7bfb      	ldrb	r3, [r7, #15]
 8008992:	b29b      	uxth	r3, r3
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	b299      	uxth	r1, r3
 8008998:	7bfb      	ldrb	r3, [r7, #15]
 800899a:	b29b      	uxth	r3, r3
 800899c:	887a      	ldrh	r2, [r7, #2]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	b29a      	uxth	r2, r3
 80089a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	f000 fe80 	bl	80096ac <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 80089ac:	7bfb      	ldrb	r3, [r7, #15]
 80089ae:	b29a      	uxth	r2, r3
 80089b0:	88fb      	ldrh	r3, [r7, #6]
 80089b2:	4413      	add	r3, r2
 80089b4:	b298      	uxth	r0, r3
 80089b6:	7bfb      	ldrb	r3, [r7, #15]
 80089b8:	b29a      	uxth	r2, r3
 80089ba:	88bb      	ldrh	r3, [r7, #4]
 80089bc:	4413      	add	r3, r2
 80089be:	b299      	uxth	r1, r3
 80089c0:	7bfb      	ldrb	r3, [r7, #15]
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	005b      	lsls	r3, r3, #1
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	883a      	ldrh	r2, [r7, #0]
 80089ca:	1ad3      	subs	r3, r2, r3
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	f000 feb2 	bl	800973c <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 80089d8:	88fa      	ldrh	r2, [r7, #6]
 80089da:	887b      	ldrh	r3, [r7, #2]
 80089dc:	4413      	add	r3, r2
 80089de:	b29a      	uxth	r2, r3
 80089e0:	7bfb      	ldrb	r3, [r7, #15]
 80089e2:	b29b      	uxth	r3, r3
 80089e4:	1ad3      	subs	r3, r2, r3
 80089e6:	b298      	uxth	r0, r3
 80089e8:	7bfb      	ldrb	r3, [r7, #15]
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	88bb      	ldrh	r3, [r7, #4]
 80089ee:	4413      	add	r3, r2
 80089f0:	b299      	uxth	r1, r3
 80089f2:	7bfb      	ldrb	r3, [r7, #15]
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	005b      	lsls	r3, r3, #1
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	883a      	ldrh	r2, [r7, #0]
 80089fc:	1ad3      	subs	r3, r2, r3
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	f000 fe99 	bl	800973c <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 8008a0a:	7bfb      	ldrb	r3, [r7, #15]
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 8008a10:	e75f      	b.n	80088d2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 8008a12:	bf00      	nop
	// done
	return;
 8008a14:	bf00      	nop
}
 8008a16:	3714      	adds	r7, #20
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd90      	pop	{r4, r7, pc}

08008a1c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8008a1c:	b590      	push	{r4, r7, lr}
 8008a1e:	b089      	sub	sp, #36	; 0x24
 8008a20:	af02      	add	r7, sp, #8
 8008a22:	4604      	mov	r4, r0
 8008a24:	4608      	mov	r0, r1
 8008a26:	4611      	mov	r1, r2
 8008a28:	461a      	mov	r2, r3
 8008a2a:	4623      	mov	r3, r4
 8008a2c:	71fb      	strb	r3, [r7, #7]
 8008a2e:	4603      	mov	r3, r0
 8008a30:	80bb      	strh	r3, [r7, #4]
 8008a32:	460b      	mov	r3, r1
 8008a34:	807b      	strh	r3, [r7, #2]
 8008a36:	4613      	mov	r3, r2
 8008a38:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 8008a3a:	79fb      	ldrb	r3, [r7, #7]
 8008a3c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 8008a3e:	7dfb      	ldrb	r3, [r7, #23]
 8008a40:	2b1f      	cmp	r3, #31
 8008a42:	d802      	bhi.n	8008a4a <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 8008a44:	2300      	movs	r3, #0
 8008a46:	71fb      	strb	r3, [r7, #7]
 8008a48:	e002      	b.n	8008a50 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 8008a4a:	7dfb      	ldrb	r3, [r7, #23]
 8008a4c:	3b20      	subs	r3, #32
 8008a4e:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8008a50:	2300      	movs	r3, #0
 8008a52:	753b      	strb	r3, [r7, #20]
 8008a54:	e012      	b.n	8008a7c <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 8008a56:	7dfa      	ldrb	r2, [r7, #23]
 8008a58:	7d38      	ldrb	r0, [r7, #20]
 8008a5a:	7d39      	ldrb	r1, [r7, #20]
 8008a5c:	4c48      	ldr	r4, [pc, #288]	; (8008b80 <ILI9341_Draw_Char+0x164>)
 8008a5e:	4613      	mov	r3, r2
 8008a60:	005b      	lsls	r3, r3, #1
 8008a62:	4413      	add	r3, r2
 8008a64:	005b      	lsls	r3, r3, #1
 8008a66:	4423      	add	r3, r4
 8008a68:	4403      	add	r3, r0
 8008a6a:	781a      	ldrb	r2, [r3, #0]
 8008a6c:	f107 0318 	add.w	r3, r7, #24
 8008a70:	440b      	add	r3, r1
 8008a72:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8008a76:	7d3b      	ldrb	r3, [r7, #20]
 8008a78:	3301      	adds	r3, #1
 8008a7a:	753b      	strb	r3, [r7, #20]
 8008a7c:	7d3b      	ldrb	r3, [r7, #20]
 8008a7e:	2b05      	cmp	r3, #5
 8008a80:	d9e9      	bls.n	8008a56 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 8008a82:	2300      	movs	r3, #0
 8008a84:	757b      	strb	r3, [r7, #21]
 8008a86:	e074      	b.n	8008b72 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 8008a88:	2300      	movs	r3, #0
 8008a8a:	75bb      	strb	r3, [r7, #22]
 8008a8c:	e06b      	b.n	8008b66 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 8008a8e:	7d7b      	ldrb	r3, [r7, #21]
 8008a90:	f107 0218 	add.w	r2, r7, #24
 8008a94:	4413      	add	r3, r2
 8008a96:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	7dbb      	ldrb	r3, [r7, #22]
 8008a9e:	fa42 f303 	asr.w	r3, r2, r3
 8008aa2:	f003 0301 	and.w	r3, r3, #1
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d02d      	beq.n	8008b06 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 8008aaa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d10e      	bne.n	8008ace <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 8008ab0:	7d7b      	ldrb	r3, [r7, #21]
 8008ab2:	b29a      	uxth	r2, r3
 8008ab4:	88bb      	ldrh	r3, [r7, #4]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	b298      	uxth	r0, r3
 8008aba:	7dbb      	ldrb	r3, [r7, #22]
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	887b      	ldrh	r3, [r7, #2]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	883a      	ldrh	r2, [r7, #0]
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	f000 fc36 	bl	8009338 <ILI9341_Draw_Pixel>
 8008acc:	e048      	b.n	8008b60 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 8008ace:	7d7b      	ldrb	r3, [r7, #21]
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008ad4:	fb12 f303 	smulbb	r3, r2, r3
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	88bb      	ldrh	r3, [r7, #4]
 8008adc:	4413      	add	r3, r2
 8008ade:	b298      	uxth	r0, r3
 8008ae0:	7dbb      	ldrb	r3, [r7, #22]
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008ae6:	fb12 f303 	smulbb	r3, r2, r3
 8008aea:	b29a      	uxth	r2, r3
 8008aec:	887b      	ldrh	r3, [r7, #2]
 8008aee:	4413      	add	r3, r2
 8008af0:	b299      	uxth	r1, r3
 8008af2:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8008af4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008af6:	2301      	movs	r3, #1
 8008af8:	9301      	str	r3, [sp, #4]
 8008afa:	883b      	ldrh	r3, [r7, #0]
 8008afc:	9300      	str	r3, [sp, #0]
 8008afe:	4623      	mov	r3, r4
 8008b00:	f000 fd4e 	bl	80095a0 <ILI9341_Draw_Rectangle>
 8008b04:	e02c      	b.n	8008b60 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 8008b06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d10e      	bne.n	8008b2a <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 8008b0c:	7d7b      	ldrb	r3, [r7, #21]
 8008b0e:	b29a      	uxth	r2, r3
 8008b10:	88bb      	ldrh	r3, [r7, #4]
 8008b12:	4413      	add	r3, r2
 8008b14:	b298      	uxth	r0, r3
 8008b16:	7dbb      	ldrb	r3, [r7, #22]
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	887b      	ldrh	r3, [r7, #2]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	b29b      	uxth	r3, r3
 8008b20:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008b22:	4619      	mov	r1, r3
 8008b24:	f000 fc08 	bl	8009338 <ILI9341_Draw_Pixel>
 8008b28:	e01a      	b.n	8008b60 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 8008b2a:	7d7b      	ldrb	r3, [r7, #21]
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008b30:	fb12 f303 	smulbb	r3, r2, r3
 8008b34:	b29a      	uxth	r2, r3
 8008b36:	88bb      	ldrh	r3, [r7, #4]
 8008b38:	4413      	add	r3, r2
 8008b3a:	b298      	uxth	r0, r3
 8008b3c:	7dbb      	ldrb	r3, [r7, #22]
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008b42:	fb12 f303 	smulbb	r3, r2, r3
 8008b46:	b29a      	uxth	r2, r3
 8008b48:	887b      	ldrh	r3, [r7, #2]
 8008b4a:	4413      	add	r3, r2
 8008b4c:	b299      	uxth	r1, r3
 8008b4e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8008b50:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008b52:	2301      	movs	r3, #1
 8008b54:	9301      	str	r3, [sp, #4]
 8008b56:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008b58:	9300      	str	r3, [sp, #0]
 8008b5a:	4623      	mov	r3, r4
 8008b5c:	f000 fd20 	bl	80095a0 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 8008b60:	7dbb      	ldrb	r3, [r7, #22]
 8008b62:	3301      	adds	r3, #1
 8008b64:	75bb      	strb	r3, [r7, #22]
 8008b66:	7dbb      	ldrb	r3, [r7, #22]
 8008b68:	2b07      	cmp	r3, #7
 8008b6a:	d990      	bls.n	8008a8e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 8008b6c:	7d7b      	ldrb	r3, [r7, #21]
 8008b6e:	3301      	adds	r3, #1
 8008b70:	757b      	strb	r3, [r7, #21]
 8008b72:	7d7b      	ldrb	r3, [r7, #21]
 8008b74:	2b05      	cmp	r3, #5
 8008b76:	d987      	bls.n	8008a88 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 8008b78:	bf00      	nop
 8008b7a:	371c      	adds	r7, #28
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd90      	pop	{r4, r7, pc}
 8008b80:	0800aa90 	.word	0x0800aa90

08008b84 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8008b84:	b590      	push	{r4, r7, lr}
 8008b86:	b087      	sub	sp, #28
 8008b88:	af02      	add	r7, sp, #8
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	4608      	mov	r0, r1
 8008b8e:	4611      	mov	r1, r2
 8008b90:	461a      	mov	r2, r3
 8008b92:	4603      	mov	r3, r0
 8008b94:	817b      	strh	r3, [r7, #10]
 8008b96:	460b      	mov	r3, r1
 8008b98:	813b      	strh	r3, [r7, #8]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 8008b9e:	e016      	b.n	8008bce <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	1c5a      	adds	r2, r3, #1
 8008ba4:	60fa      	str	r2, [r7, #12]
 8008ba6:	7818      	ldrb	r0, [r3, #0]
 8008ba8:	88fc      	ldrh	r4, [r7, #6]
 8008baa:	893a      	ldrh	r2, [r7, #8]
 8008bac:	8979      	ldrh	r1, [r7, #10]
 8008bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008bb0:	9301      	str	r3, [sp, #4]
 8008bb2:	8c3b      	ldrh	r3, [r7, #32]
 8008bb4:	9300      	str	r3, [sp, #0]
 8008bb6:	4623      	mov	r3, r4
 8008bb8:	f7ff ff30 	bl	8008a1c <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 8008bbc:	8c3b      	ldrh	r3, [r7, #32]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	0052      	lsls	r2, r2, #1
 8008bc2:	4413      	add	r3, r2
 8008bc4:	005b      	lsls	r3, r3, #1
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	897b      	ldrh	r3, [r7, #10]
 8008bca:	4413      	add	r3, r2
 8008bcc:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1e4      	bne.n	8008ba0 <ILI9341_Draw_Text+0x1c>
    }


}
 8008bd6:	bf00      	nop
 8008bd8:	3714      	adds	r7, #20
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd90      	pop	{r4, r7, pc}
	...

08008be0 <ILI9341_SPI_Init>:
//#define USE_HAL_SPI
#define USE_BARE_SPI

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8008be0:	b480      	push	{r7}
 8008be2:	af00      	add	r7, sp, #0

	//GPIO INIT
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008be4:	4b05      	ldr	r3, [pc, #20]	; (8008bfc <ILI9341_SPI_Init+0x1c>)
 8008be6:	695b      	ldr	r3, [r3, #20]
 8008be8:	4a04      	ldr	r2, [pc, #16]	; (8008bfc <ILI9341_SPI_Init+0x1c>)
 8008bea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bee:	6153      	str	r3, [r2, #20]
}
 8008bf0:	bf00      	nop
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	48000400 	.word	0x48000400

08008c00 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	4603      	mov	r3, r0
 8008c08:	71fb      	strb	r3, [r7, #7]
#ifdef USE_HAL_SPI
	HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
#endif

#ifdef USE_BARE_SPI
	if ((SPI3->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c0a:	4b0d      	ldr	r3, [pc, #52]	; (8008c40 <ILI9341_SPI_Send+0x40>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c12:	2b40      	cmp	r3, #64	; 0x40
 8008c14:	d005      	beq.n	8008c22 <ILI9341_SPI_Send+0x22>
	{
		/* Enable SPI peripheral */
		SPI3->CR1 |= SPI_CR1_SPE;
 8008c16:	4b0a      	ldr	r3, [pc, #40]	; (8008c40 <ILI9341_SPI_Send+0x40>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a09      	ldr	r2, [pc, #36]	; (8008c40 <ILI9341_SPI_Send+0x40>)
 8008c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c20:	6013      	str	r3, [r2, #0]
		//__HAL_SPI_ENABLE(hspi);
	}
	if((SPI3->SR & SPI_SR_TXE) == SPI_SR_TXE) /* Test Tx empty */
 8008c22:	4b07      	ldr	r3, [pc, #28]	; (8008c40 <ILI9341_SPI_Send+0x40>)
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f003 0302 	and.w	r3, r3, #2
 8008c2a:	2b02      	cmp	r3, #2
 8008c2c:	d102      	bne.n	8008c34 <ILI9341_SPI_Send+0x34>
	{
		*(volatile uint8_t *)&SPI3->DR = SPI_Data;
 8008c2e:	4a05      	ldr	r2, [pc, #20]	; (8008c44 <ILI9341_SPI_Send+0x44>)
 8008c30:	79fb      	ldrb	r3, [r7, #7]
 8008c32:	7013      	strb	r3, [r2, #0]

	}
#endif

}
 8008c34:	bf00      	nop
 8008c36:	370c      	adds	r7, #12
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr
 8008c40:	40003c00 	.word	0x40003c00
 8008c44:	40003c0c 	.word	0x40003c0c

08008c48 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	4603      	mov	r3, r0
 8008c50:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008c52:	4b14      	ldr	r3, [pc, #80]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c54:	695b      	ldr	r3, [r3, #20]
 8008c56:	4a13      	ldr	r2, [pc, #76]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c5c:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8008c5e:	4b11      	ldr	r3, [pc, #68]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c60:	695b      	ldr	r3, [r3, #20]
 8008c62:	4a10      	ldr	r2, [pc, #64]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c68:	6153      	str	r3, [r2, #20]

	ILI9341_SPI_Send(Command);
 8008c6a:	79fb      	ldrb	r3, [r7, #7]
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7ff ffc7 	bl	8008c00 <ILI9341_SPI_Send>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8008c72:	2300      	movs	r3, #0
 8008c74:	60fb      	str	r3, [r7, #12]
 8008c76:	e008      	b.n	8008c8a <ILI9341_Write_Command+0x42>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008c78:	4b0a      	ldr	r3, [pc, #40]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c7a:	695b      	ldr	r3, [r3, #20]
 8008c7c:	4a09      	ldr	r2, [pc, #36]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c82:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	3301      	adds	r3, #1
 8008c88:	60fb      	str	r3, [r7, #12]
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	ddf3      	ble.n	8008c78 <ILI9341_Write_Command+0x30>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8008c90:	4b04      	ldr	r3, [pc, #16]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c92:	695b      	ldr	r3, [r3, #20]
 8008c94:	4a03      	ldr	r2, [pc, #12]	; (8008ca4 <ILI9341_Write_Command+0x5c>)
 8008c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c9a:	6153      	str	r3, [r2, #20]
}
 8008c9c:	bf00      	nop
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	48000400 	.word	0x48000400

08008ca8 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	4603      	mov	r3, r0
 8008cb0:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8008cb2:	4b14      	ldr	r3, [pc, #80]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	4a13      	ldr	r2, [pc, #76]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cbc:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008cbe:	4b11      	ldr	r3, [pc, #68]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cc0:	695b      	ldr	r3, [r3, #20]
 8008cc2:	4a10      	ldr	r2, [pc, #64]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cc8:	6153      	str	r3, [r2, #20]

	ILI9341_SPI_Send(Data);
 8008cca:	79fb      	ldrb	r3, [r7, #7]
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7ff ff97 	bl	8008c00 <ILI9341_SPI_Send>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	60fb      	str	r3, [r7, #12]
 8008cd6:	e008      	b.n	8008cea <ILI9341_Write_Data+0x42>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008cd8:	4b0a      	ldr	r3, [pc, #40]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cda:	695b      	ldr	r3, [r3, #20]
 8008cdc:	4a09      	ldr	r2, [pc, #36]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ce2:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	60fb      	str	r3, [r7, #12]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	ddf3      	ble.n	8008cd8 <ILI9341_Write_Data+0x30>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008cf0:	4b04      	ldr	r3, [pc, #16]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cf2:	695b      	ldr	r3, [r3, #20]
 8008cf4:	4a03      	ldr	r2, [pc, #12]	; (8008d04 <ILI9341_Write_Data+0x5c>)
 8008cf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cfa:	6153      	str	r3, [r2, #20]
}
 8008cfc:	bf00      	nop
 8008cfe:	3710      	adds	r7, #16
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	48000400 	.word	0x48000400

08008d08 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8008d08:	b590      	push	{r4, r7, lr}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	4604      	mov	r4, r0
 8008d10:	4608      	mov	r0, r1
 8008d12:	4611      	mov	r1, r2
 8008d14:	461a      	mov	r2, r3
 8008d16:	4623      	mov	r3, r4
 8008d18:	80fb      	strh	r3, [r7, #6]
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	80bb      	strh	r3, [r7, #4]
 8008d1e:	460b      	mov	r3, r1
 8008d20:	807b      	strh	r3, [r7, #2]
 8008d22:	4613      	mov	r3, r2
 8008d24:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 8008d26:	202a      	movs	r0, #42	; 0x2a
 8008d28:	f7ff ff8e 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1>>8);
 8008d2c:	88fb      	ldrh	r3, [r7, #6]
 8008d2e:	0a1b      	lsrs	r3, r3, #8
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	4618      	mov	r0, r3
 8008d36:	f7ff ffb7 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 8008d3a:	88fb      	ldrh	r3, [r7, #6]
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7ff ffb2 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2>>8);
 8008d44:	887b      	ldrh	r3, [r7, #2]
 8008d46:	0a1b      	lsrs	r3, r3, #8
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7ff ffab 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 8008d52:	887b      	ldrh	r3, [r7, #2]
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7ff ffa6 	bl	8008ca8 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8008d5c:	202b      	movs	r0, #43	; 0x2b
 8008d5e:	f7ff ff73 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1>>8);
 8008d62:	88bb      	ldrh	r3, [r7, #4]
 8008d64:	0a1b      	lsrs	r3, r3, #8
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7ff ff9c 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8008d70:	88bb      	ldrh	r3, [r7, #4]
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7ff ff97 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2>>8);
 8008d7a:	883b      	ldrh	r3, [r7, #0]
 8008d7c:	0a1b      	lsrs	r3, r3, #8
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7ff ff90 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8008d88:	883b      	ldrh	r3, [r7, #0]
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7ff ff8b 	bl	8008ca8 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 8008d92:	202c      	movs	r0, #44	; 0x2c
 8008d94:	f7ff ff58 	bl	8008c48 <ILI9341_Write_Command>
}
 8008d98:	bf00      	nop
 8008d9a:	370c      	adds	r7, #12
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd90      	pop	{r4, r7, pc}

08008da0 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 8008da4:	4b0c      	ldr	r3, [pc, #48]	; (8008dd8 <ILI9341_Reset+0x38>)
 8008da6:	695b      	ldr	r3, [r3, #20]
 8008da8:	4a0b      	ldr	r2, [pc, #44]	; (8008dd8 <ILI9341_Reset+0x38>)
 8008daa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008dae:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8008db0:	20c8      	movs	r0, #200	; 0xc8
 8008db2:	f7fa f9d9 	bl	8003168 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8008db6:	4b08      	ldr	r3, [pc, #32]	; (8008dd8 <ILI9341_Reset+0x38>)
 8008db8:	695b      	ldr	r3, [r3, #20]
 8008dba:	4a07      	ldr	r2, [pc, #28]	; (8008dd8 <ILI9341_Reset+0x38>)
 8008dbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dc0:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8008dc2:	20c8      	movs	r0, #200	; 0xc8
 8008dc4:	f7fa f9d0 	bl	8003168 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8008dc8:	4b03      	ldr	r3, [pc, #12]	; (8008dd8 <ILI9341_Reset+0x38>)
 8008dca:	695b      	ldr	r3, [r3, #20]
 8008dcc:	4a02      	ldr	r2, [pc, #8]	; (8008dd8 <ILI9341_Reset+0x38>)
 8008dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008dd2:	6153      	str	r3, [r2, #20]
}
 8008dd4:	bf00      	nop
 8008dd6:	bd80      	pop	{r7, pc}
 8008dd8:	48000400 	.word	0x48000400

08008ddc <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	4603      	mov	r3, r0
 8008de4:	71fb      	strb	r3, [r7, #7]
	
	uint8_t screen_rotation = Rotation;
 8008de6:	79fb      	ldrb	r3, [r7, #7]
 8008de8:	73fb      	strb	r3, [r7, #15]
	
	ILI9341_Write_Command(0x36);
 8008dea:	2036      	movs	r0, #54	; 0x36
 8008dec:	f7ff ff2c 	bl	8008c48 <ILI9341_Write_Command>
	//HAL_Delay(1);

	switch(screen_rotation)
 8008df0:	7bfb      	ldrb	r3, [r7, #15]
 8008df2:	2b03      	cmp	r3, #3
 8008df4:	d836      	bhi.n	8008e64 <ILI9341_Set_Rotation+0x88>
 8008df6:	a201      	add	r2, pc, #4	; (adr r2, 8008dfc <ILI9341_Set_Rotation+0x20>)
 8008df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfc:	08008e0d 	.word	0x08008e0d
 8008e00:	08008e23 	.word	0x08008e23
 8008e04:	08008e39 	.word	0x08008e39
 8008e08:	08008e4f 	.word	0x08008e4f
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8008e0c:	2048      	movs	r0, #72	; 0x48
 8008e0e:	f7ff ff4b 	bl	8008ca8 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8008e12:	4b17      	ldr	r3, [pc, #92]	; (8008e70 <ILI9341_Set_Rotation+0x94>)
 8008e14:	22f0      	movs	r2, #240	; 0xf0
 8008e16:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8008e18:	4b16      	ldr	r3, [pc, #88]	; (8008e74 <ILI9341_Set_Rotation+0x98>)
 8008e1a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008e1e:	801a      	strh	r2, [r3, #0]
			break;
 8008e20:	e021      	b.n	8008e66 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8008e22:	2028      	movs	r0, #40	; 0x28
 8008e24:	f7ff ff40 	bl	8008ca8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8008e28:	4b11      	ldr	r3, [pc, #68]	; (8008e70 <ILI9341_Set_Rotation+0x94>)
 8008e2a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008e2e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8008e30:	4b10      	ldr	r3, [pc, #64]	; (8008e74 <ILI9341_Set_Rotation+0x98>)
 8008e32:	22f0      	movs	r2, #240	; 0xf0
 8008e34:	801a      	strh	r2, [r3, #0]
			break;
 8008e36:	e016      	b.n	8008e66 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8008e38:	2088      	movs	r0, #136	; 0x88
 8008e3a:	f7ff ff35 	bl	8008ca8 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8008e3e:	4b0c      	ldr	r3, [pc, #48]	; (8008e70 <ILI9341_Set_Rotation+0x94>)
 8008e40:	22f0      	movs	r2, #240	; 0xf0
 8008e42:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8008e44:	4b0b      	ldr	r3, [pc, #44]	; (8008e74 <ILI9341_Set_Rotation+0x98>)
 8008e46:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008e4a:	801a      	strh	r2, [r3, #0]
			break;
 8008e4c:	e00b      	b.n	8008e66 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8008e4e:	20e8      	movs	r0, #232	; 0xe8
 8008e50:	f7ff ff2a 	bl	8008ca8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8008e54:	4b06      	ldr	r3, [pc, #24]	; (8008e70 <ILI9341_Set_Rotation+0x94>)
 8008e56:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008e5a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8008e5c:	4b05      	ldr	r3, [pc, #20]	; (8008e74 <ILI9341_Set_Rotation+0x98>)
 8008e5e:	22f0      	movs	r2, #240	; 0xf0
 8008e60:	801a      	strh	r2, [r3, #0]
			break;
 8008e62:	e000      	b.n	8008e66 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8008e64:	bf00      	nop
	}
}
 8008e66:	bf00      	nop
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	2000001e 	.word	0x2000001e
 8008e74:	2000001c 	.word	0x2000001c

08008e78 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8008e7c:	4b05      	ldr	r3, [pc, #20]	; (8008e94 <ILI9341_Enable+0x1c>)
 8008e7e:	695b      	ldr	r3, [r3, #20]
 8008e80:	4a04      	ldr	r2, [pc, #16]	; (8008e94 <ILI9341_Enable+0x1c>)
 8008e82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008e86:	6153      	str	r3, [r2, #20]
}
 8008e88:	bf00      	nop
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop
 8008e94:	48000400 	.word	0x48000400

08008e98 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8008e9c:	f7ff ffec 	bl	8008e78 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8008ea0:	f7ff fe9e 	bl	8008be0 <ILI9341_SPI_Init>
	ILI9341_Reset();
 8008ea4:	f7ff ff7c 	bl	8008da0 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8008ea8:	2001      	movs	r0, #1
 8008eaa:	f7ff fecd 	bl	8008c48 <ILI9341_Write_Command>
	HAL_Delay(2000);
 8008eae:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8008eb2:	f7fa f959 	bl	8003168 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8008eb6:	20cb      	movs	r0, #203	; 0xcb
 8008eb8:	f7ff fec6 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 8008ebc:	2039      	movs	r0, #57	; 0x39
 8008ebe:	f7ff fef3 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8008ec2:	202c      	movs	r0, #44	; 0x2c
 8008ec4:	f7ff fef0 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8008ec8:	2000      	movs	r0, #0
 8008eca:	f7ff feed 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 8008ece:	2034      	movs	r0, #52	; 0x34
 8008ed0:	f7ff feea 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8008ed4:	2002      	movs	r0, #2
 8008ed6:	f7ff fee7 	bl	8008ca8 <ILI9341_Write_Data>

	//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 8008eda:	20cf      	movs	r0, #207	; 0xcf
 8008edc:	f7ff feb4 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008ee0:	2000      	movs	r0, #0
 8008ee2:	f7ff fee1 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8008ee6:	20c1      	movs	r0, #193	; 0xc1
 8008ee8:	f7ff fede 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 8008eec:	2030      	movs	r0, #48	; 0x30
 8008eee:	f7ff fedb 	bl	8008ca8 <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8008ef2:	20e8      	movs	r0, #232	; 0xe8
 8008ef4:	f7ff fea8 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8008ef8:	2085      	movs	r0, #133	; 0x85
 8008efa:	f7ff fed5 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8008efe:	2000      	movs	r0, #0
 8008f00:	f7ff fed2 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8008f04:	2078      	movs	r0, #120	; 0x78
 8008f06:	f7ff fecf 	bl	8008ca8 <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8008f0a:	20ea      	movs	r0, #234	; 0xea
 8008f0c:	f7ff fe9c 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008f10:	2000      	movs	r0, #0
 8008f12:	f7ff fec9 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8008f16:	2000      	movs	r0, #0
 8008f18:	f7ff fec6 	bl	8008ca8 <ILI9341_Write_Data>

	//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8008f1c:	20ed      	movs	r0, #237	; 0xed
 8008f1e:	f7ff fe93 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8008f22:	2064      	movs	r0, #100	; 0x64
 8008f24:	f7ff fec0 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8008f28:	2003      	movs	r0, #3
 8008f2a:	f7ff febd 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8008f2e:	2012      	movs	r0, #18
 8008f30:	f7ff feba 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8008f34:	2081      	movs	r0, #129	; 0x81
 8008f36:	f7ff feb7 	bl	8008ca8 <ILI9341_Write_Data>

	//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8008f3a:	20f7      	movs	r0, #247	; 0xf7
 8008f3c:	f7ff fe84 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8008f40:	2020      	movs	r0, #32
 8008f42:	f7ff feb1 	bl	8008ca8 <ILI9341_Write_Data>

	//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8008f46:	20c0      	movs	r0, #192	; 0xc0
 8008f48:	f7ff fe7e 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8008f4c:	2023      	movs	r0, #35	; 0x23
 8008f4e:	f7ff feab 	bl	8008ca8 <ILI9341_Write_Data>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8008f52:	20c1      	movs	r0, #193	; 0xc1
 8008f54:	f7ff fe78 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8008f58:	2010      	movs	r0, #16
 8008f5a:	f7ff fea5 	bl	8008ca8 <ILI9341_Write_Data>

	//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8008f5e:	20c5      	movs	r0, #197	; 0xc5
 8008f60:	f7ff fe72 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8008f64:	203e      	movs	r0, #62	; 0x3e
 8008f66:	f7ff fe9f 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8008f6a:	2028      	movs	r0, #40	; 0x28
 8008f6c:	f7ff fe9c 	bl	8008ca8 <ILI9341_Write_Data>

	//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8008f70:	20c7      	movs	r0, #199	; 0xc7
 8008f72:	f7ff fe69 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8008f76:	2086      	movs	r0, #134	; 0x86
 8008f78:	f7ff fe96 	bl	8008ca8 <ILI9341_Write_Data>

	//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8008f7c:	2036      	movs	r0, #54	; 0x36
 8008f7e:	f7ff fe63 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8008f82:	2048      	movs	r0, #72	; 0x48
 8008f84:	f7ff fe90 	bl	8008ca8 <ILI9341_Write_Data>


	//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8008f88:	203a      	movs	r0, #58	; 0x3a
 8008f8a:	f7ff fe5d 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8008f8e:	2055      	movs	r0, #85	; 0x55
 8008f90:	f7ff fe8a 	bl	8008ca8 <ILI9341_Write_Data>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8008f94:	20b1      	movs	r0, #177	; 0xb1
 8008f96:	f7ff fe57 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	f7ff fe84 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8008fa0:	2018      	movs	r0, #24
 8008fa2:	f7ff fe81 	bl	8008ca8 <ILI9341_Write_Data>

	//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8008fa6:	20b6      	movs	r0, #182	; 0xb6
 8008fa8:	f7ff fe4e 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 8008fac:	2008      	movs	r0, #8
 8008fae:	f7ff fe7b 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8008fb2:	2082      	movs	r0, #130	; 0x82
 8008fb4:	f7ff fe78 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8008fb8:	2027      	movs	r0, #39	; 0x27
 8008fba:	f7ff fe75 	bl	8008ca8 <ILI9341_Write_Data>


	//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 8008fbe:	20f2      	movs	r0, #242	; 0xf2
 8008fc0:	f7ff fe42 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	f7ff fe6f 	bl	8008ca8 <ILI9341_Write_Data>

	//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 8008fca:	2026      	movs	r0, #38	; 0x26
 8008fcc:	f7ff fe3c 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8008fd0:	2001      	movs	r0, #1
 8008fd2:	f7ff fe69 	bl	8008ca8 <ILI9341_Write_Data>

	//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8008fd6:	20e0      	movs	r0, #224	; 0xe0
 8008fd8:	f7ff fe36 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 8008fdc:	200f      	movs	r0, #15
 8008fde:	f7ff fe63 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8008fe2:	2031      	movs	r0, #49	; 0x31
 8008fe4:	f7ff fe60 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8008fe8:	202b      	movs	r0, #43	; 0x2b
 8008fea:	f7ff fe5d 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8008fee:	200c      	movs	r0, #12
 8008ff0:	f7ff fe5a 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8008ff4:	200e      	movs	r0, #14
 8008ff6:	f7ff fe57 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8008ffa:	2008      	movs	r0, #8
 8008ffc:	f7ff fe54 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8009000:	204e      	movs	r0, #78	; 0x4e
 8009002:	f7ff fe51 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8009006:	20f1      	movs	r0, #241	; 0xf1
 8009008:	f7ff fe4e 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 800900c:	2037      	movs	r0, #55	; 0x37
 800900e:	f7ff fe4b 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8009012:	2007      	movs	r0, #7
 8009014:	f7ff fe48 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8009018:	2010      	movs	r0, #16
 800901a:	f7ff fe45 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 800901e:	2003      	movs	r0, #3
 8009020:	f7ff fe42 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8009024:	200e      	movs	r0, #14
 8009026:	f7ff fe3f 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 800902a:	2009      	movs	r0, #9
 800902c:	f7ff fe3c 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8009030:	2000      	movs	r0, #0
 8009032:	f7ff fe39 	bl	8008ca8 <ILI9341_Write_Data>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8009036:	20e1      	movs	r0, #225	; 0xe1
 8009038:	f7ff fe06 	bl	8008c48 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 800903c:	2000      	movs	r0, #0
 800903e:	f7ff fe33 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8009042:	200e      	movs	r0, #14
 8009044:	f7ff fe30 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8009048:	2014      	movs	r0, #20
 800904a:	f7ff fe2d 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 800904e:	2003      	movs	r0, #3
 8009050:	f7ff fe2a 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8009054:	2011      	movs	r0, #17
 8009056:	f7ff fe27 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 800905a:	2007      	movs	r0, #7
 800905c:	f7ff fe24 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8009060:	2031      	movs	r0, #49	; 0x31
 8009062:	f7ff fe21 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8009066:	20c1      	movs	r0, #193	; 0xc1
 8009068:	f7ff fe1e 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 800906c:	2048      	movs	r0, #72	; 0x48
 800906e:	f7ff fe1b 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8009072:	2008      	movs	r0, #8
 8009074:	f7ff fe18 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8009078:	200f      	movs	r0, #15
 800907a:	f7ff fe15 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 800907e:	200c      	movs	r0, #12
 8009080:	f7ff fe12 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8009084:	2031      	movs	r0, #49	; 0x31
 8009086:	f7ff fe0f 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 800908a:	2036      	movs	r0, #54	; 0x36
 800908c:	f7ff fe0c 	bl	8008ca8 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8009090:	200f      	movs	r0, #15
 8009092:	f7ff fe09 	bl	8008ca8 <ILI9341_Write_Data>

	//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8009096:	2011      	movs	r0, #17
 8009098:	f7ff fdd6 	bl	8008c48 <ILI9341_Write_Command>
	HAL_Delay(240);
 800909c:	20f0      	movs	r0, #240	; 0xf0
 800909e:	f7fa f863 	bl	8003168 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 80090a2:	2029      	movs	r0, #41	; 0x29
 80090a4:	f7ff fdd0 	bl	8008c48 <ILI9341_Write_Command>
	
	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80090a8:	2000      	movs	r0, #0
 80090aa:	f7ff fe97 	bl	8008ddc <ILI9341_Set_Rotation>
}
 80090ae:	bf00      	nop
 80090b0:	bd80      	pop	{r7, pc}
	...

080090b4 <ILI9341_Draw_colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_colour_Burst(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 80090b4:	b4b0      	push	{r4, r5, r7}
 80090b6:	b095      	sub	sp, #84	; 0x54
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	607b      	str	r3, [r7, #4]
 80090bc:	4603      	mov	r3, r0
 80090be:	81fb      	strh	r3, [r7, #14]
 80090c0:	460b      	mov	r3, r1
 80090c2:	81bb      	strh	r3, [r7, #12]
 80090c4:	4613      	mov	r3, r2
 80090c6:	817b      	strh	r3, [r7, #10]
 80090c8:	466b      	mov	r3, sp
 80090ca:	461d      	mov	r5, r3

	// 	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
	// 	each CHUNK is broken down into smaller BLOCKS


	uint32_t buffer_size = 0;
 80090cc:	2300      	movs	r3, #0
 80090ce:	647b      	str	r3, [r7, #68]	; 0x44
	if((chunk_size*2) < BURST_MAX_SIZE)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	005b      	lsls	r3, r3, #1
 80090d4:	4a7f      	ldr	r2, [pc, #508]	; (80092d4 <ILI9341_Draw_colour_Burst+0x220>)
 80090d6:	8812      	ldrh	r2, [r2, #0]
 80090d8:	4293      	cmp	r3, r2
 80090da:	d202      	bcs.n	80090e2 <ILI9341_Draw_colour_Burst+0x2e>
	{
		buffer_size = chunk_size;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	647b      	str	r3, [r7, #68]	; 0x44
 80090e0:	e002      	b.n	80090e8 <ILI9341_Draw_colour_Burst+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 80090e2:	4b7c      	ldr	r3, [pc, #496]	; (80092d4 <ILI9341_Draw_colour_Burst+0x220>)
 80090e4:	881b      	ldrh	r3, [r3, #0]
 80090e6:	647b      	str	r3, [r7, #68]	; 0x44
	}




	unsigned char chifted = 	colour>>8;;
 80090e8:	897b      	ldrh	r3, [r7, #10]
 80090ea:	0a1b      	lsrs	r3, r3, #8
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	unsigned char burst_buffer[buffer_size];
 80090f2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80090f4:	4603      	mov	r3, r0
 80090f6:	3b01      	subs	r3, #1
 80090f8:	627b      	str	r3, [r7, #36]	; 0x24
 80090fa:	4601      	mov	r1, r0
 80090fc:	f04f 0200 	mov.w	r2, #0
 8009100:	f04f 0300 	mov.w	r3, #0
 8009104:	f04f 0400 	mov.w	r4, #0
 8009108:	00d4      	lsls	r4, r2, #3
 800910a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800910e:	00cb      	lsls	r3, r1, #3
 8009110:	4601      	mov	r1, r0
 8009112:	f04f 0200 	mov.w	r2, #0
 8009116:	f04f 0300 	mov.w	r3, #0
 800911a:	f04f 0400 	mov.w	r4, #0
 800911e:	00d4      	lsls	r4, r2, #3
 8009120:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009124:	00cb      	lsls	r3, r1, #3
 8009126:	1dc3      	adds	r3, r0, #7
 8009128:	08db      	lsrs	r3, r3, #3
 800912a:	00db      	lsls	r3, r3, #3
 800912c:	ebad 0d03 	sub.w	sp, sp, r3
 8009130:	466b      	mov	r3, sp
 8009132:	3300      	adds	r3, #0
 8009134:	623b      	str	r3, [r7, #32]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8009136:	2300      	movs	r3, #0
 8009138:	64bb      	str	r3, [r7, #72]	; 0x48
 800913a:	e00e      	b.n	800915a <ILI9341_Draw_colour_Burst+0xa6>
	{

			burst_buffer[j] = 	chifted;
 800913c:	6a3a      	ldr	r2, [r7, #32]
 800913e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009140:	4413      	add	r3, r2
 8009142:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8009146:	701a      	strb	r2, [r3, #0]

			burst_buffer[j+1] = colour;
 8009148:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800914a:	3301      	adds	r3, #1
 800914c:	897a      	ldrh	r2, [r7, #10]
 800914e:	b2d1      	uxtb	r1, r2
 8009150:	6a3a      	ldr	r2, [r7, #32]
 8009152:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8009154:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009156:	3302      	adds	r3, #2
 8009158:	64bb      	str	r3, [r7, #72]	; 0x48
 800915a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800915c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800915e:	429a      	cmp	r2, r3
 8009160:	d3ec      	bcc.n	800913c <ILI9341_Draw_colour_Burst+0x88>


	}
	
	uint32_t Sending_size = chunk_size*2;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	61fb      	str	r3, [r7, #28]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 8009168:	2301      	movs	r3, #1
 800916a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t Remainder_from_block = 0;
 800916c:	2300      	movs	r3, #0
 800916e:	643b      	str	r3, [r7, #64]	; 0x40
	if(chunk_size > 0)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d00d      	beq.n	8009192 <ILI9341_Draw_colour_Burst+0xde>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 8009176:	69fa      	ldr	r2, [r7, #28]
 8009178:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800917a:	fbb2 f3f3 	udiv	r3, r2, r3
 800917e:	64fb      	str	r3, [r7, #76]	; 0x4c
			Remainder_from_block 	= Sending_size%buffer_size;
 8009180:	69fb      	ldr	r3, [r7, #28]
 8009182:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009184:	fbb3 f2f2 	udiv	r2, r3, r2
 8009188:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800918a:	fb01 f202 	mul.w	r2, r1, r2
 800918e:	1a9b      	subs	r3, r3, r2
 8009190:	643b      	str	r3, [r7, #64]	; 0x40
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8009192:	4b51      	ldr	r3, [pc, #324]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 8009194:	695b      	ldr	r3, [r3, #20]
 8009196:	4a50      	ldr	r2, [pc, #320]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 8009198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800919c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800919e:	4b4e      	ldr	r3, [pc, #312]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 80091a0:	695b      	ldr	r3, [r3, #20]
 80091a2:	4a4d      	ldr	r2, [pc, #308]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 80091a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091a8:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 80091aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d036      	beq.n	800921e <ILI9341_Draw_colour_Burst+0x16a>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80091b0:	2300      	movs	r3, #0
 80091b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091b4:	e02f      	b.n	8009216 <ILI9341_Draw_colour_Burst+0x162>
#endif

#ifdef USE_BARE_SPI
//			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, buffer_size, 2 );

			uint8_t *pTxBuffPtr = (uint8_t *)burst_buffer;
 80091b6:	6a3b      	ldr	r3, [r7, #32]
 80091b8:	63bb      	str	r3, [r7, #56]	; 0x38
			volatile uint16_t TxXferCount = (uint16_t)buffer_size;
 80091ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091bc:	b29b      	uxth	r3, r3
 80091be:	833b      	strh	r3, [r7, #24]

		    while (TxXferCount > 0U)
 80091c0:	e022      	b.n	8009208 <ILI9341_Draw_colour_Burst+0x154>
		    {
		      // Wait until TXE flag is set to send data
		      if ((SPI3->SR & SPI_SR_TXE) == SPI_SR_TXE)
 80091c2:	4b46      	ldr	r3, [pc, #280]	; (80092dc <ILI9341_Draw_colour_Burst+0x228>)
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	f003 0302 	and.w	r3, r3, #2
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d11c      	bne.n	8009208 <ILI9341_Draw_colour_Burst+0x154>
		      {
		        if (TxXferCount > 1U)
 80091ce:	8b3b      	ldrh	r3, [r7, #24]
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d90c      	bls.n	80091f0 <ILI9341_Draw_colour_Burst+0x13c>
		        {
		          // write on the data register in packing mode
		          SPI3->DR = *((uint16_t *)pTxBuffPtr);
 80091d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d8:	881a      	ldrh	r2, [r3, #0]
 80091da:	4b40      	ldr	r3, [pc, #256]	; (80092dc <ILI9341_Draw_colour_Burst+0x228>)
 80091dc:	60da      	str	r2, [r3, #12]
		          pTxBuffPtr += sizeof(uint16_t);
 80091de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091e0:	3302      	adds	r3, #2
 80091e2:	63bb      	str	r3, [r7, #56]	; 0x38
		          TxXferCount -= 2U;
 80091e4:	8b3b      	ldrh	r3, [r7, #24]
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	3b02      	subs	r3, #2
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	833b      	strh	r3, [r7, #24]
 80091ee:	e00b      	b.n	8009208 <ILI9341_Draw_colour_Burst+0x154>
		        }
		        else
		        {
		          *((volatile uint8_t *)&SPI3->DR) = (*pTxBuffPtr);
 80091f0:	4a3b      	ldr	r2, [pc, #236]	; (80092e0 <ILI9341_Draw_colour_Burst+0x22c>)
 80091f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	7013      	strb	r3, [r2, #0]
		          pTxBuffPtr++;
 80091f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fa:	3301      	adds	r3, #1
 80091fc:	63bb      	str	r3, [r7, #56]	; 0x38
		          TxXferCount--;
 80091fe:	8b3b      	ldrh	r3, [r7, #24]
 8009200:	b29b      	uxth	r3, r3
 8009202:	3b01      	subs	r3, #1
 8009204:	b29b      	uxth	r3, r3
 8009206:	833b      	strh	r3, [r7, #24]
		    while (TxXferCount > 0U)
 8009208:	8b3b      	ldrh	r3, [r7, #24]
 800920a:	b29b      	uxth	r3, r3
 800920c:	2b00      	cmp	r3, #0
 800920e:	d1d8      	bne.n	80091c2 <ILI9341_Draw_colour_Burst+0x10e>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8009210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009212:	3301      	adds	r3, #1
 8009214:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009216:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009218:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800921a:	429a      	cmp	r2, r3
 800921c:	d3cb      	bcc.n	80091b6 <ILI9341_Draw_colour_Burst+0x102>
#ifdef USE_BARE_SPI

//			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 0 );

//			uint16_t initial_TxXferCount = Remainder_from_block;
			uint8_t *pTxBuffPtr2 = (unsigned char *)burst_buffer;
 800921e:	6a3b      	ldr	r3, [r7, #32]
 8009220:	637b      	str	r3, [r7, #52]	; 0x34
			volatile uint16_t TxXferCount2 = (uint16_t)Remainder_from_block;
 8009222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009224:	b29b      	uxth	r3, r3
 8009226:	837b      	strh	r3, [r7, #26]
				pTxBuffPtr2 ++;
				TxXferCount2--;
			  }
			}
*/
		    while (TxXferCount2 > 0U)
 8009228:	e022      	b.n	8009270 <ILI9341_Draw_colour_Burst+0x1bc>
		    {
		      // Wait until TXE flag is set to send data
		      if ((SPI3->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800922a:	4b2c      	ldr	r3, [pc, #176]	; (80092dc <ILI9341_Draw_colour_Burst+0x228>)
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	f003 0302 	and.w	r3, r3, #2
 8009232:	2b02      	cmp	r3, #2
 8009234:	d11c      	bne.n	8009270 <ILI9341_Draw_colour_Burst+0x1bc>
		      {
		        if (TxXferCount2 > 1U)
 8009236:	8b7b      	ldrh	r3, [r7, #26]
 8009238:	b29b      	uxth	r3, r3
 800923a:	2b01      	cmp	r3, #1
 800923c:	d90c      	bls.n	8009258 <ILI9341_Draw_colour_Burst+0x1a4>
		        {
		          // write on the data register in packing mode
		          SPI3->DR = *((uint16_t *)pTxBuffPtr2);
 800923e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009240:	881a      	ldrh	r2, [r3, #0]
 8009242:	4b26      	ldr	r3, [pc, #152]	; (80092dc <ILI9341_Draw_colour_Burst+0x228>)
 8009244:	60da      	str	r2, [r3, #12]
		          pTxBuffPtr2 += sizeof(uint16_t);
 8009246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009248:	3302      	adds	r3, #2
 800924a:	637b      	str	r3, [r7, #52]	; 0x34
		          TxXferCount2 -= 2U;
 800924c:	8b7b      	ldrh	r3, [r7, #26]
 800924e:	b29b      	uxth	r3, r3
 8009250:	3b02      	subs	r3, #2
 8009252:	b29b      	uxth	r3, r3
 8009254:	837b      	strh	r3, [r7, #26]
 8009256:	e00b      	b.n	8009270 <ILI9341_Draw_colour_Burst+0x1bc>
		        }
		        else
		        {
		          *((volatile uint8_t *)&SPI3->DR) = (*pTxBuffPtr2);
 8009258:	4a21      	ldr	r2, [pc, #132]	; (80092e0 <ILI9341_Draw_colour_Burst+0x22c>)
 800925a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800925c:	781b      	ldrb	r3, [r3, #0]
 800925e:	7013      	strb	r3, [r2, #0]
		          pTxBuffPtr2++;
 8009260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009262:	3301      	adds	r3, #1
 8009264:	637b      	str	r3, [r7, #52]	; 0x34
		          TxXferCount2--;
 8009266:	8b7b      	ldrh	r3, [r7, #26]
 8009268:	b29b      	uxth	r3, r3
 800926a:	3b01      	subs	r3, #1
 800926c:	b29b      	uxth	r3, r3
 800926e:	837b      	strh	r3, [r7, #26]
		    while (TxXferCount2 > 0U)
 8009270:	8b7b      	ldrh	r3, [r7, #26]
 8009272:	b29b      	uxth	r3, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	d1d8      	bne.n	800922a <ILI9341_Draw_colour_Burst+0x176>
		        }
		      }
		    }

		    do{
		      __IO uint32_t tmpreg_ovr = 0x00U;
 8009278:	2300      	movs	r3, #0
 800927a:	617b      	str	r3, [r7, #20]
		      tmpreg_ovr =SPI3->DR;
 800927c:	4b17      	ldr	r3, [pc, #92]	; (80092dc <ILI9341_Draw_colour_Burst+0x228>)
 800927e:	68db      	ldr	r3, [r3, #12]
 8009280:	617b      	str	r3, [r7, #20]
		      tmpreg_ovr = SPI3->SR;
 8009282:	4b16      	ldr	r3, [pc, #88]	; (80092dc <ILI9341_Draw_colour_Burst+0x228>)
 8009284:	689b      	ldr	r3, [r3, #8]
 8009286:	617b      	str	r3, [r7, #20]
		      UNUSED(tmpreg_ovr);
 8009288:	697b      	ldr	r3, [r7, #20]
		    } while(0U);

		   	for(int d=0; d<9;d++)
 800928a:	2300      	movs	r3, #0
 800928c:	633b      	str	r3, [r7, #48]	; 0x30
 800928e:	e003      	b.n	8009298 <ILI9341_Draw_colour_Burst+0x1e4>
		   		asm("nop");
 8009290:	bf00      	nop
		   	for(int d=0; d<9;d++)
 8009292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009294:	3301      	adds	r3, #1
 8009296:	633b      	str	r3, [r7, #48]	; 0x30
 8009298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800929a:	2b08      	cmp	r3, #8
 800929c:	ddf8      	ble.n	8009290 <ILI9341_Draw_colour_Burst+0x1dc>

#endif

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800929e:	2300      	movs	r3, #0
 80092a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092a2:	e008      	b.n	80092b6 <ILI9341_Draw_colour_Burst+0x202>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80092a4:	4b0c      	ldr	r3, [pc, #48]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 80092a6:	695b      	ldr	r3, [r3, #20]
 80092a8:	4a0b      	ldr	r2, [pc, #44]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 80092aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80092ae:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80092b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b2:	3301      	adds	r3, #1
 80092b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b8:	2b02      	cmp	r3, #2
 80092ba:	ddf3      	ble.n	80092a4 <ILI9341_Draw_colour_Burst+0x1f0>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80092bc:	4b06      	ldr	r3, [pc, #24]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 80092be:	695b      	ldr	r3, [r3, #20]
 80092c0:	4a05      	ldr	r2, [pc, #20]	; (80092d8 <ILI9341_Draw_colour_Burst+0x224>)
 80092c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092c6:	6153      	str	r3, [r2, #20]
 80092c8:	46ad      	mov	sp, r5


}
 80092ca:	bf00      	nop
 80092cc:	3754      	adds	r7, #84	; 0x54
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bcb0      	pop	{r4, r5, r7}
 80092d2:	4770      	bx	lr
 80092d4:	20000020 	.word	0x20000020
 80092d8:	48000400 	.word	0x48000400
 80092dc:	40003c00 	.word	0x40003c00
 80092e0:	40003c0c 	.word	0x40003c0c

080092e4 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends height*width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t colour)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af02      	add	r7, sp, #8
 80092ea:	4603      	mov	r3, r0
 80092ec:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);
 80092ee:	4b10      	ldr	r3, [pc, #64]	; (8009330 <ILI9341_Fill_Screen+0x4c>)
 80092f0:	881b      	ldrh	r3, [r3, #0]
 80092f2:	b29a      	uxth	r2, r3
 80092f4:	4b0f      	ldr	r3, [pc, #60]	; (8009334 <ILI9341_Fill_Screen+0x50>)
 80092f6:	881b      	ldrh	r3, [r3, #0]
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	2100      	movs	r1, #0
 80092fc:	2000      	movs	r0, #0
 80092fe:	f7ff fd03 	bl	8008d08 <ILI9341_Set_Address>
	ILI9341_Draw_colour_Burst(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 8009302:	4b0b      	ldr	r3, [pc, #44]	; (8009330 <ILI9341_Fill_Screen+0x4c>)
 8009304:	881b      	ldrh	r3, [r3, #0]
 8009306:	b29b      	uxth	r3, r3
 8009308:	461a      	mov	r2, r3
 800930a:	4b0a      	ldr	r3, [pc, #40]	; (8009334 <ILI9341_Fill_Screen+0x50>)
 800930c:	881b      	ldrh	r3, [r3, #0]
 800930e:	b29b      	uxth	r3, r3
 8009310:	fb03 f302 	mul.w	r3, r3, r2
 8009314:	4619      	mov	r1, r3
 8009316:	88fa      	ldrh	r2, [r7, #6]
 8009318:	2304      	movs	r3, #4
 800931a:	9300      	str	r3, [sp, #0]
 800931c:	460b      	mov	r3, r1
 800931e:	2100      	movs	r1, #0
 8009320:	2000      	movs	r0, #0
 8009322:	f7ff fec7 	bl	80090b4 <ILI9341_Draw_colour_Burst>
}
 8009326:	bf00      	nop
 8009328:	3708      	adds	r7, #8
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	2000001e 	.word	0x2000001e
 8009334:	2000001c 	.word	0x2000001c

08009338 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t colour)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08c      	sub	sp, #48	; 0x30
 800933c:	af00      	add	r7, sp, #0
 800933e:	4603      	mov	r3, r0
 8009340:	80fb      	strh	r3, [r7, #6]
 8009342:	460b      	mov	r3, r1
 8009344:	80bb      	strh	r3, [r7, #4]
 8009346:	4613      	mov	r3, r2
 8009348:	807b      	strh	r3, [r7, #2]
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800934a:	4b91      	ldr	r3, [pc, #580]	; (8009590 <ILI9341_Draw_Pixel+0x258>)
 800934c:	881b      	ldrh	r3, [r3, #0]
 800934e:	b29b      	uxth	r3, r3
 8009350:	88fa      	ldrh	r2, [r7, #6]
 8009352:	429a      	cmp	r2, r3
 8009354:	f080 8118 	bcs.w	8009588 <ILI9341_Draw_Pixel+0x250>
 8009358:	4b8e      	ldr	r3, [pc, #568]	; (8009594 <ILI9341_Draw_Pixel+0x25c>)
 800935a:	881b      	ldrh	r3, [r3, #0]
 800935c:	b29b      	uxth	r3, r3
 800935e:	88ba      	ldrh	r2, [r7, #4]
 8009360:	429a      	cmp	r2, r3
 8009362:	f080 8111 	bcs.w	8009588 <ILI9341_Draw_Pixel+0x250>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8009366:	4b8c      	ldr	r3, [pc, #560]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009368:	695b      	ldr	r3, [r3, #20]
 800936a:	4a8b      	ldr	r2, [pc, #556]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800936c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009370:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8009372:	4b89      	ldr	r3, [pc, #548]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009374:	695b      	ldr	r3, [r3, #20]
 8009376:	4a88      	ldr	r2, [pc, #544]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009378:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800937c:	6153      	str	r3, [r2, #20]

	ILI9341_SPI_Send(0x2A);
 800937e:	202a      	movs	r0, #42	; 0x2a
 8009380:	f7ff fc3e 	bl	8008c00 <ILI9341_SPI_Send>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8009384:	2300      	movs	r3, #0
 8009386:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009388:	e008      	b.n	800939c <ILI9341_Draw_Pixel+0x64>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800938a:	4b83      	ldr	r3, [pc, #524]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800938c:	695b      	ldr	r3, [r3, #20]
 800938e:	4a82      	ldr	r2, [pc, #520]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009394:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8009396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009398:	3301      	adds	r3, #1
 800939a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800939c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800939e:	2b02      	cmp	r3, #2
 80093a0:	ddf3      	ble.n	800938a <ILI9341_Draw_Pixel+0x52>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80093a2:	4b7d      	ldr	r3, [pc, #500]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80093a4:	695b      	ldr	r3, [r3, #20]
 80093a6:	4a7c      	ldr	r2, [pc, #496]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80093a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093ac:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80093ae:	4b7a      	ldr	r3, [pc, #488]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80093b0:	695b      	ldr	r3, [r3, #20]
 80093b2:	4a79      	ldr	r2, [pc, #484]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80093b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093b8:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80093ba:	4b77      	ldr	r3, [pc, #476]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80093bc:	695b      	ldr	r3, [r3, #20]
 80093be:	4a76      	ldr	r2, [pc, #472]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80093c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093c4:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 80093c6:	88fb      	ldrh	r3, [r7, #6]
 80093c8:	0a1b      	lsrs	r3, r3, #8
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	753b      	strb	r3, [r7, #20]
 80093d0:	88fb      	ldrh	r3, [r7, #6]
 80093d2:	b2db      	uxtb	r3, r3
 80093d4:	757b      	strb	r3, [r7, #21]
 80093d6:	88fb      	ldrh	r3, [r7, #6]
 80093d8:	3301      	adds	r3, #1
 80093da:	121b      	asrs	r3, r3, #8
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	75bb      	strb	r3, [r7, #22]
 80093e0:	88fb      	ldrh	r3, [r7, #6]
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	3301      	adds	r3, #1
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	75fb      	strb	r3, [r7, #23]

	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
 80093ea:	f107 0114 	add.w	r1, r7, #20
 80093ee:	2301      	movs	r3, #1
 80093f0:	2204      	movs	r2, #4
 80093f2:	486a      	ldr	r0, [pc, #424]	; (800959c <ILI9341_Draw_Pixel+0x264>)
 80093f4:	f7fd fc46 	bl	8006c84 <HAL_SPI_Transmit>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80093f8:	2300      	movs	r3, #0
 80093fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80093fc:	e008      	b.n	8009410 <ILI9341_Draw_Pixel+0xd8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80093fe:	4b66      	ldr	r3, [pc, #408]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009400:	695b      	ldr	r3, [r3, #20]
 8009402:	4a65      	ldr	r2, [pc, #404]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009404:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009408:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800940a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940c:	3301      	adds	r3, #1
 800940e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009412:	2b02      	cmp	r3, #2
 8009414:	ddf3      	ble.n	80093fe <ILI9341_Draw_Pixel+0xc6>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8009416:	4b60      	ldr	r3, [pc, #384]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009418:	695b      	ldr	r3, [r3, #20]
 800941a:	4a5f      	ldr	r2, [pc, #380]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800941c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009420:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8009422:	4b5d      	ldr	r3, [pc, #372]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	4a5c      	ldr	r2, [pc, #368]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009428:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800942c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800942e:	4b5a      	ldr	r3, [pc, #360]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	4a59      	ldr	r2, [pc, #356]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009434:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009438:	6153      	str	r3, [r2, #20]

	ILI9341_SPI_Send(0x2B);
 800943a:	202b      	movs	r0, #43	; 0x2b
 800943c:	f7ff fbe0 	bl	8008c00 <ILI9341_SPI_Send>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8009440:	2300      	movs	r3, #0
 8009442:	627b      	str	r3, [r7, #36]	; 0x24
 8009444:	e008      	b.n	8009458 <ILI9341_Draw_Pixel+0x120>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8009446:	4b54      	ldr	r3, [pc, #336]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	4a53      	ldr	r2, [pc, #332]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800944c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009450:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8009452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009454:	3301      	adds	r3, #1
 8009456:	627b      	str	r3, [r7, #36]	; 0x24
 8009458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800945a:	2b02      	cmp	r3, #2
 800945c:	ddf3      	ble.n	8009446 <ILI9341_Draw_Pixel+0x10e>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800945e:	4b4e      	ldr	r3, [pc, #312]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009460:	695b      	ldr	r3, [r3, #20]
 8009462:	4a4d      	ldr	r2, [pc, #308]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009468:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800946a:	4b4b      	ldr	r3, [pc, #300]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800946c:	695b      	ldr	r3, [r3, #20]
 800946e:	4a4a      	ldr	r2, [pc, #296]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009474:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8009476:	4b48      	ldr	r3, [pc, #288]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	4a47      	ldr	r2, [pc, #284]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800947c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009480:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8009482:	88bb      	ldrh	r3, [r7, #4]
 8009484:	0a1b      	lsrs	r3, r3, #8
 8009486:	b29b      	uxth	r3, r3
 8009488:	b2db      	uxtb	r3, r3
 800948a:	743b      	strb	r3, [r7, #16]
 800948c:	88bb      	ldrh	r3, [r7, #4]
 800948e:	b2db      	uxtb	r3, r3
 8009490:	747b      	strb	r3, [r7, #17]
 8009492:	88bb      	ldrh	r3, [r7, #4]
 8009494:	3301      	adds	r3, #1
 8009496:	121b      	asrs	r3, r3, #8
 8009498:	b2db      	uxtb	r3, r3
 800949a:	74bb      	strb	r3, [r7, #18]
 800949c:	88bb      	ldrh	r3, [r7, #4]
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	3301      	adds	r3, #1
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	74fb      	strb	r3, [r7, #19]

	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
 80094a6:	f107 0110 	add.w	r1, r7, #16
 80094aa:	2301      	movs	r3, #1
 80094ac:	2204      	movs	r2, #4
 80094ae:	483b      	ldr	r0, [pc, #236]	; (800959c <ILI9341_Draw_Pixel+0x264>)
 80094b0:	f7fd fbe8 	bl	8006c84 <HAL_SPI_Transmit>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80094b4:	2300      	movs	r3, #0
 80094b6:	623b      	str	r3, [r7, #32]
 80094b8:	e008      	b.n	80094cc <ILI9341_Draw_Pixel+0x194>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80094ba:	4b37      	ldr	r3, [pc, #220]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094bc:	695b      	ldr	r3, [r3, #20]
 80094be:	4a36      	ldr	r2, [pc, #216]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094c4:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80094c6:	6a3b      	ldr	r3, [r7, #32]
 80094c8:	3301      	adds	r3, #1
 80094ca:	623b      	str	r3, [r7, #32]
 80094cc:	6a3b      	ldr	r3, [r7, #32]
 80094ce:	2b02      	cmp	r3, #2
 80094d0:	ddf3      	ble.n	80094ba <ILI9341_Draw_Pixel+0x182>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80094d2:	4b31      	ldr	r3, [pc, #196]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094d4:	695b      	ldr	r3, [r3, #20]
 80094d6:	4a30      	ldr	r2, [pc, #192]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094dc:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 80094de:	4b2e      	ldr	r3, [pc, #184]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	4a2d      	ldr	r2, [pc, #180]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094e8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80094ea:	4b2b      	ldr	r3, [pc, #172]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	4a2a      	ldr	r2, [pc, #168]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 80094f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094f4:	6153      	str	r3, [r2, #20]

	ILI9341_SPI_Send(0x2C);
 80094f6:	202c      	movs	r0, #44	; 0x2c
 80094f8:	f7ff fb82 	bl	8008c00 <ILI9341_SPI_Send>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80094fc:	2300      	movs	r3, #0
 80094fe:	61fb      	str	r3, [r7, #28]
 8009500:	e008      	b.n	8009514 <ILI9341_Draw_Pixel+0x1dc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8009502:	4b25      	ldr	r3, [pc, #148]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	4a24      	ldr	r2, [pc, #144]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800950c:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800950e:	69fb      	ldr	r3, [r7, #28]
 8009510:	3301      	adds	r3, #1
 8009512:	61fb      	str	r3, [r7, #28]
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	2b02      	cmp	r3, #2
 8009518:	ddf3      	ble.n	8009502 <ILI9341_Draw_Pixel+0x1ca>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800951a:	4b1f      	ldr	r3, [pc, #124]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800951c:	695b      	ldr	r3, [r3, #20]
 800951e:	4a1e      	ldr	r2, [pc, #120]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009524:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8009526:	4b1c      	ldr	r3, [pc, #112]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009528:	695b      	ldr	r3, [r3, #20]
 800952a:	4a1b      	ldr	r2, [pc, #108]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800952c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009530:	6153      	str	r3, [r2, #20]
	
	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8009532:	4b19      	ldr	r3, [pc, #100]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009534:	695b      	ldr	r3, [r3, #20]
 8009536:	4a18      	ldr	r2, [pc, #96]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009538:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800953c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800953e:	887b      	ldrh	r3, [r7, #2]
 8009540:	0a1b      	lsrs	r3, r3, #8
 8009542:	b29b      	uxth	r3, r3
 8009544:	b2db      	uxtb	r3, r3
 8009546:	733b      	strb	r3, [r7, #12]
 8009548:	887b      	ldrh	r3, [r7, #2]
 800954a:	b2db      	uxtb	r3, r3
 800954c:	737b      	strb	r3, [r7, #13]

	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
 800954e:	f107 010c 	add.w	r1, r7, #12
 8009552:	2301      	movs	r3, #1
 8009554:	2202      	movs	r2, #2
 8009556:	4811      	ldr	r0, [pc, #68]	; (800959c <ILI9341_Draw_Pixel+0x264>)
 8009558:	f7fd fb94 	bl	8006c84 <HAL_SPI_Transmit>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800955c:	2300      	movs	r3, #0
 800955e:	61bb      	str	r3, [r7, #24]
 8009560:	e008      	b.n	8009574 <ILI9341_Draw_Pixel+0x23c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8009562:	4b0d      	ldr	r3, [pc, #52]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009564:	695b      	ldr	r3, [r3, #20]
 8009566:	4a0c      	ldr	r2, [pc, #48]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009568:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800956c:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	3301      	adds	r3, #1
 8009572:	61bb      	str	r3, [r7, #24]
 8009574:	69bb      	ldr	r3, [r7, #24]
 8009576:	2b02      	cmp	r3, #2
 8009578:	ddf3      	ble.n	8009562 <ILI9341_Draw_Pixel+0x22a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800957a:	4b07      	ldr	r3, [pc, #28]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 800957c:	695b      	ldr	r3, [r3, #20]
 800957e:	4a06      	ldr	r2, [pc, #24]	; (8009598 <ILI9341_Draw_Pixel+0x260>)
 8009580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009584:	6153      	str	r3, [r2, #20]
 8009586:	e000      	b.n	800958a <ILI9341_Draw_Pixel+0x252>
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8009588:	bf00      	nop

	
}
 800958a:	3730      	adds	r7, #48	; 0x30
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}
 8009590:	2000001e 	.word	0x2000001e
 8009594:	2000001c 	.word	0x2000001c
 8009598:	48000400 	.word	0x48000400
 800959c:	20000de8 	.word	0x20000de8

080095a0 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 80095a0:	b590      	push	{r4, r7, lr}
 80095a2:	b087      	sub	sp, #28
 80095a4:	af02      	add	r7, sp, #8
 80095a6:	4604      	mov	r4, r0
 80095a8:	4608      	mov	r0, r1
 80095aa:	4611      	mov	r1, r2
 80095ac:	461a      	mov	r2, r3
 80095ae:	4623      	mov	r3, r4
 80095b0:	80fb      	strh	r3, [r7, #6]
 80095b2:	4603      	mov	r3, r0
 80095b4:	80bb      	strh	r3, [r7, #4]
 80095b6:	460b      	mov	r3, r1
 80095b8:	807b      	strh	r3, [r7, #2]
 80095ba:	4613      	mov	r3, r2
 80095bc:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 80095be:	4b39      	ldr	r3, [pc, #228]	; (80096a4 <ILI9341_Draw_Rectangle+0x104>)
 80095c0:	881b      	ldrh	r3, [r3, #0]
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	88fa      	ldrh	r2, [r7, #6]
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d268      	bcs.n	800969c <ILI9341_Draw_Rectangle+0xfc>
 80095ca:	4b37      	ldr	r3, [pc, #220]	; (80096a8 <ILI9341_Draw_Rectangle+0x108>)
 80095cc:	881b      	ldrh	r3, [r3, #0]
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	88ba      	ldrh	r2, [r7, #4]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d262      	bcs.n	800969c <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 80095d6:	88fa      	ldrh	r2, [r7, #6]
 80095d8:	887b      	ldrh	r3, [r7, #2]
 80095da:	4413      	add	r3, r2
 80095dc:	3b01      	subs	r3, #1
 80095de:	4a31      	ldr	r2, [pc, #196]	; (80096a4 <ILI9341_Draw_Rectangle+0x104>)
 80095e0:	8812      	ldrh	r2, [r2, #0]
 80095e2:	b292      	uxth	r2, r2
 80095e4:	4293      	cmp	r3, r2
 80095e6:	db05      	blt.n	80095f4 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 80095e8:	4b2e      	ldr	r3, [pc, #184]	; (80096a4 <ILI9341_Draw_Rectangle+0x104>)
 80095ea:	881b      	ldrh	r3, [r3, #0]
 80095ec:	b29a      	uxth	r2, r3
 80095ee:	88fb      	ldrh	r3, [r7, #6]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 80095f4:	88ba      	ldrh	r2, [r7, #4]
 80095f6:	883b      	ldrh	r3, [r7, #0]
 80095f8:	4413      	add	r3, r2
 80095fa:	3b01      	subs	r3, #1
 80095fc:	4a2a      	ldr	r2, [pc, #168]	; (80096a8 <ILI9341_Draw_Rectangle+0x108>)
 80095fe:	8812      	ldrh	r2, [r2, #0]
 8009600:	b292      	uxth	r2, r2
 8009602:	4293      	cmp	r3, r2
 8009604:	db05      	blt.n	8009612 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 8009606:	4b28      	ldr	r3, [pc, #160]	; (80096a8 <ILI9341_Draw_Rectangle+0x108>)
 8009608:	881b      	ldrh	r3, [r3, #0]
 800960a:	b29a      	uxth	r2, r3
 800960c:	88bb      	ldrh	r3, [r7, #4]
 800960e:	1ad3      	subs	r3, r2, r3
 8009610:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Address(xpos,
						ypos,
						(xpos + width) - 1,
 8009612:	88fa      	ldrh	r2, [r7, #6]
 8009614:	887b      	ldrh	r3, [r7, #2]
 8009616:	4413      	add	r3, r2
 8009618:	b29b      	uxth	r3, r3
	ILI9341_Set_Address(xpos,
 800961a:	3b01      	subs	r3, #1
 800961c:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800961e:	88ba      	ldrh	r2, [r7, #4]
 8009620:	883b      	ldrh	r3, [r7, #0]
 8009622:	4413      	add	r3, r2
 8009624:	b29b      	uxth	r3, r3
	ILI9341_Set_Address(xpos,
 8009626:	3b01      	subs	r3, #1
 8009628:	b29b      	uxth	r3, r3
 800962a:	88b9      	ldrh	r1, [r7, #4]
 800962c:	88f8      	ldrh	r0, [r7, #6]
 800962e:	4622      	mov	r2, r4
 8009630:	f7ff fb6a 	bl	8008d08 <ILI9341_Set_Address>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep ILI9341_Draw_colour_Burst() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 8009634:	883a      	ldrh	r2, [r7, #0]
 8009636:	887b      	ldrh	r3, [r7, #2]
 8009638:	fb12 f303 	smulbb	r3, r2, r3
 800963c:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800963e:	2300      	movs	r3, #0
 8009640:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 8009642:	89fb      	ldrh	r3, [r7, #14]
 8009644:	f003 0301 	and.w	r3, r3, #1
 8009648:	2b00      	cmp	r3, #0
 800964a:	d009      	beq.n	8009660 <ILI9341_Draw_Rectangle+0xc0>
 800964c:	89fb      	ldrh	r3, [r7, #14]
 800964e:	2b01      	cmp	r3, #1
 8009650:	d906      	bls.n	8009660 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 8009652:	2301      	movs	r3, #1
 8009654:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 8009656:	89fb      	ldrh	r3, [r7, #14]
 8009658:	085b      	lsrs	r3, r3, #1
 800965a:	b29b      	uxth	r3, r3
 800965c:	005b      	lsls	r3, r3, #1
 800965e:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_Draw_colour_Burst(	xpos,
 8009660:	89fc      	ldrh	r4, [r7, #14]
 8009662:	8c3a      	ldrh	r2, [r7, #32]
 8009664:	88b9      	ldrh	r1, [r7, #4]
 8009666:	88f8      	ldrh	r0, [r7, #6]
 8009668:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800966c:	9300      	str	r3, [sp, #0]
 800966e:	4623      	mov	r3, r4
 8009670:	f7ff fd20 	bl	80090b4 <ILI9341_Draw_colour_Burst>
								colour,
								size,
								chunk_type);

	// add the truncated pixel now
	if(truncated)
 8009674:	7b7b      	ldrb	r3, [r7, #13]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d011      	beq.n	800969e <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800967a:	88fa      	ldrh	r2, [r7, #6]
 800967c:	887b      	ldrh	r3, [r7, #2]
 800967e:	4413      	add	r3, r2
 8009680:	b29b      	uxth	r3, r3
 8009682:	3b01      	subs	r3, #1
 8009684:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 8009686:	88ba      	ldrh	r2, [r7, #4]
 8009688:	883b      	ldrh	r3, [r7, #0]
 800968a:	4413      	add	r3, r2
 800968c:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800968e:	3b01      	subs	r3, #1
 8009690:	b29b      	uxth	r3, r3
 8009692:	8c3a      	ldrh	r2, [r7, #32]
 8009694:	4619      	mov	r1, r3
 8009696:	f7ff fe4f 	bl	8009338 <ILI9341_Draw_Pixel>
 800969a:	e000      	b.n	800969e <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800969c:	bf00      	nop
							colour);
	}
}
 800969e:	3714      	adds	r7, #20
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd90      	pop	{r4, r7, pc}
 80096a4:	2000001e 	.word	0x2000001e
 80096a8:	2000001c 	.word	0x2000001c

080096ac <ILI9341_Draw_Horizontal_Line>:
 *
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 80096ac:	b590      	push	{r4, r7, lr}
 80096ae:	b085      	sub	sp, #20
 80096b0:	af02      	add	r7, sp, #8
 80096b2:	4604      	mov	r4, r0
 80096b4:	4608      	mov	r0, r1
 80096b6:	4611      	mov	r1, r2
 80096b8:	461a      	mov	r2, r3
 80096ba:	4623      	mov	r3, r4
 80096bc:	80fb      	strh	r3, [r7, #6]
 80096be:	4603      	mov	r3, r0
 80096c0:	80bb      	strh	r3, [r7, #4]
 80096c2:	460b      	mov	r3, r1
 80096c4:	807b      	strh	r3, [r7, #2]
 80096c6:	4613      	mov	r3, r2
 80096c8:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 80096ca:	4b1a      	ldr	r3, [pc, #104]	; (8009734 <ILI9341_Draw_Horizontal_Line+0x88>)
 80096cc:	881b      	ldrh	r3, [r3, #0]
 80096ce:	b29b      	uxth	r3, r3
 80096d0:	88fa      	ldrh	r2, [r7, #6]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	d229      	bcs.n	800972a <ILI9341_Draw_Horizontal_Line+0x7e>
 80096d6:	4b18      	ldr	r3, [pc, #96]	; (8009738 <ILI9341_Draw_Horizontal_Line+0x8c>)
 80096d8:	881b      	ldrh	r3, [r3, #0]
 80096da:	b29b      	uxth	r3, r3
 80096dc:	88ba      	ldrh	r2, [r7, #4]
 80096de:	429a      	cmp	r2, r3
 80096e0:	d223      	bcs.n	800972a <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 80096e2:	88fa      	ldrh	r2, [r7, #6]
 80096e4:	887b      	ldrh	r3, [r7, #2]
 80096e6:	4413      	add	r3, r2
 80096e8:	3b01      	subs	r3, #1
 80096ea:	4a12      	ldr	r2, [pc, #72]	; (8009734 <ILI9341_Draw_Horizontal_Line+0x88>)
 80096ec:	8812      	ldrh	r2, [r2, #0]
 80096ee:	b292      	uxth	r2, r2
 80096f0:	4293      	cmp	r3, r2
 80096f2:	db05      	blt.n	8009700 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 80096f4:	4b0f      	ldr	r3, [pc, #60]	; (8009734 <ILI9341_Draw_Horizontal_Line+0x88>)
 80096f6:	881b      	ldrh	r3, [r3, #0]
 80096f8:	b29a      	uxth	r2, r3
 80096fa:	88fb      	ldrh	r3, [r7, #6]
 80096fc:	1ad3      	subs	r3, r2, r3
 80096fe:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Address(	xpos,
							ypos,
							(xpos + width) - 1,
 8009700:	88fa      	ldrh	r2, [r7, #6]
 8009702:	887b      	ldrh	r3, [r7, #2]
 8009704:	4413      	add	r3, r2
 8009706:	b29b      	uxth	r3, r3
	ILI9341_Set_Address(	xpos,
 8009708:	3b01      	subs	r3, #1
 800970a:	b29a      	uxth	r2, r3
 800970c:	88bb      	ldrh	r3, [r7, #4]
 800970e:	88b9      	ldrh	r1, [r7, #4]
 8009710:	88f8      	ldrh	r0, [r7, #6]
 8009712:	f7ff faf9 	bl	8008d08 <ILI9341_Set_Address>
							ypos);

	ILI9341_Draw_colour_Burst(xpos, ypos, colour, width, LINE_CHUNK);
 8009716:	887c      	ldrh	r4, [r7, #2]
 8009718:	883a      	ldrh	r2, [r7, #0]
 800971a:	88b9      	ldrh	r1, [r7, #4]
 800971c:	88f8      	ldrh	r0, [r7, #6]
 800971e:	2303      	movs	r3, #3
 8009720:	9300      	str	r3, [sp, #0]
 8009722:	4623      	mov	r3, r4
 8009724:	f7ff fcc6 	bl	80090b4 <ILI9341_Draw_colour_Burst>
 8009728:	e000      	b.n	800972c <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800972a:	bf00      	nop
}
 800972c:	370c      	adds	r7, #12
 800972e:	46bd      	mov	sp, r7
 8009730:	bd90      	pop	{r4, r7, pc}
 8009732:	bf00      	nop
 8009734:	2000001e 	.word	0x2000001e
 8009738:	2000001c 	.word	0x2000001c

0800973c <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800973c:	b590      	push	{r4, r7, lr}
 800973e:	b085      	sub	sp, #20
 8009740:	af02      	add	r7, sp, #8
 8009742:	4604      	mov	r4, r0
 8009744:	4608      	mov	r0, r1
 8009746:	4611      	mov	r1, r2
 8009748:	461a      	mov	r2, r3
 800974a:	4623      	mov	r3, r4
 800974c:	80fb      	strh	r3, [r7, #6]
 800974e:	4603      	mov	r3, r0
 8009750:	80bb      	strh	r3, [r7, #4]
 8009752:	460b      	mov	r3, r1
 8009754:	807b      	strh	r3, [r7, #2]
 8009756:	4613      	mov	r3, r2
 8009758:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800975a:	4b1a      	ldr	r3, [pc, #104]	; (80097c4 <ILI9341_Draw_Vertical_Line+0x88>)
 800975c:	881b      	ldrh	r3, [r3, #0]
 800975e:	b29b      	uxth	r3, r3
 8009760:	88fa      	ldrh	r2, [r7, #6]
 8009762:	429a      	cmp	r2, r3
 8009764:	d229      	bcs.n	80097ba <ILI9341_Draw_Vertical_Line+0x7e>
 8009766:	4b18      	ldr	r3, [pc, #96]	; (80097c8 <ILI9341_Draw_Vertical_Line+0x8c>)
 8009768:	881b      	ldrh	r3, [r3, #0]
 800976a:	b29b      	uxth	r3, r3
 800976c:	88ba      	ldrh	r2, [r7, #4]
 800976e:	429a      	cmp	r2, r3
 8009770:	d223      	bcs.n	80097ba <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 8009772:	88ba      	ldrh	r2, [r7, #4]
 8009774:	887b      	ldrh	r3, [r7, #2]
 8009776:	4413      	add	r3, r2
 8009778:	3b01      	subs	r3, #1
 800977a:	4a13      	ldr	r2, [pc, #76]	; (80097c8 <ILI9341_Draw_Vertical_Line+0x8c>)
 800977c:	8812      	ldrh	r2, [r2, #0]
 800977e:	b292      	uxth	r2, r2
 8009780:	4293      	cmp	r3, r2
 8009782:	db05      	blt.n	8009790 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 8009784:	4b10      	ldr	r3, [pc, #64]	; (80097c8 <ILI9341_Draw_Vertical_Line+0x8c>)
 8009786:	881b      	ldrh	r3, [r3, #0]
 8009788:	b29a      	uxth	r2, r3
 800978a:	88bb      	ldrh	r3, [r7, #4]
 800978c:	1ad3      	subs	r3, r2, r3
 800978e:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Address(xpos, ypos, xpos, (ypos + height) - 1);
 8009790:	88ba      	ldrh	r2, [r7, #4]
 8009792:	887b      	ldrh	r3, [r7, #2]
 8009794:	4413      	add	r3, r2
 8009796:	b29b      	uxth	r3, r3
 8009798:	3b01      	subs	r3, #1
 800979a:	b29b      	uxth	r3, r3
 800979c:	88fa      	ldrh	r2, [r7, #6]
 800979e:	88b9      	ldrh	r1, [r7, #4]
 80097a0:	88f8      	ldrh	r0, [r7, #6]
 80097a2:	f7ff fab1 	bl	8008d08 <ILI9341_Set_Address>
	ILI9341_Draw_colour_Burst(xpos, ypos, colour, height, LINE_CHUNK);
 80097a6:	887c      	ldrh	r4, [r7, #2]
 80097a8:	883a      	ldrh	r2, [r7, #0]
 80097aa:	88b9      	ldrh	r1, [r7, #4]
 80097ac:	88f8      	ldrh	r0, [r7, #6]
 80097ae:	2303      	movs	r3, #3
 80097b0:	9300      	str	r3, [sp, #0]
 80097b2:	4623      	mov	r3, r4
 80097b4:	f7ff fc7e 	bl	80090b4 <ILI9341_Draw_colour_Burst>
 80097b8:	e000      	b.n	80097bc <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 80097ba:	bf00      	nop
}
 80097bc:	370c      	adds	r7, #12
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd90      	pop	{r4, r7, pc}
 80097c2:	bf00      	nop
 80097c4:	2000001e 	.word	0x2000001e
 80097c8:	2000001c 	.word	0x2000001c

080097cc <__errno>:
 80097cc:	4b01      	ldr	r3, [pc, #4]	; (80097d4 <__errno+0x8>)
 80097ce:	6818      	ldr	r0, [r3, #0]
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	20000b64 	.word	0x20000b64

080097d8 <__libc_init_array>:
 80097d8:	b570      	push	{r4, r5, r6, lr}
 80097da:	4e0d      	ldr	r6, [pc, #52]	; (8009810 <__libc_init_array+0x38>)
 80097dc:	4c0d      	ldr	r4, [pc, #52]	; (8009814 <__libc_init_array+0x3c>)
 80097de:	1ba4      	subs	r4, r4, r6
 80097e0:	10a4      	asrs	r4, r4, #2
 80097e2:	2500      	movs	r5, #0
 80097e4:	42a5      	cmp	r5, r4
 80097e6:	d109      	bne.n	80097fc <__libc_init_array+0x24>
 80097e8:	4e0b      	ldr	r6, [pc, #44]	; (8009818 <__libc_init_array+0x40>)
 80097ea:	4c0c      	ldr	r4, [pc, #48]	; (800981c <__libc_init_array+0x44>)
 80097ec:	f000 fff8 	bl	800a7e0 <_init>
 80097f0:	1ba4      	subs	r4, r4, r6
 80097f2:	10a4      	asrs	r4, r4, #2
 80097f4:	2500      	movs	r5, #0
 80097f6:	42a5      	cmp	r5, r4
 80097f8:	d105      	bne.n	8009806 <__libc_init_array+0x2e>
 80097fa:	bd70      	pop	{r4, r5, r6, pc}
 80097fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009800:	4798      	blx	r3
 8009802:	3501      	adds	r5, #1
 8009804:	e7ee      	b.n	80097e4 <__libc_init_array+0xc>
 8009806:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800980a:	4798      	blx	r3
 800980c:	3501      	adds	r5, #1
 800980e:	e7f2      	b.n	80097f6 <__libc_init_array+0x1e>
 8009810:	0800ad68 	.word	0x0800ad68
 8009814:	0800ad68 	.word	0x0800ad68
 8009818:	0800ad68 	.word	0x0800ad68
 800981c:	0800ad6c 	.word	0x0800ad6c

08009820 <memset>:
 8009820:	4402      	add	r2, r0
 8009822:	4603      	mov	r3, r0
 8009824:	4293      	cmp	r3, r2
 8009826:	d100      	bne.n	800982a <memset+0xa>
 8009828:	4770      	bx	lr
 800982a:	f803 1b01 	strb.w	r1, [r3], #1
 800982e:	e7f9      	b.n	8009824 <memset+0x4>

08009830 <_puts_r>:
 8009830:	b570      	push	{r4, r5, r6, lr}
 8009832:	460e      	mov	r6, r1
 8009834:	4605      	mov	r5, r0
 8009836:	b118      	cbz	r0, 8009840 <_puts_r+0x10>
 8009838:	6983      	ldr	r3, [r0, #24]
 800983a:	b90b      	cbnz	r3, 8009840 <_puts_r+0x10>
 800983c:	f000 fa50 	bl	8009ce0 <__sinit>
 8009840:	69ab      	ldr	r3, [r5, #24]
 8009842:	68ac      	ldr	r4, [r5, #8]
 8009844:	b913      	cbnz	r3, 800984c <_puts_r+0x1c>
 8009846:	4628      	mov	r0, r5
 8009848:	f000 fa4a 	bl	8009ce0 <__sinit>
 800984c:	4b23      	ldr	r3, [pc, #140]	; (80098dc <_puts_r+0xac>)
 800984e:	429c      	cmp	r4, r3
 8009850:	d117      	bne.n	8009882 <_puts_r+0x52>
 8009852:	686c      	ldr	r4, [r5, #4]
 8009854:	89a3      	ldrh	r3, [r4, #12]
 8009856:	071b      	lsls	r3, r3, #28
 8009858:	d51d      	bpl.n	8009896 <_puts_r+0x66>
 800985a:	6923      	ldr	r3, [r4, #16]
 800985c:	b1db      	cbz	r3, 8009896 <_puts_r+0x66>
 800985e:	3e01      	subs	r6, #1
 8009860:	68a3      	ldr	r3, [r4, #8]
 8009862:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009866:	3b01      	subs	r3, #1
 8009868:	60a3      	str	r3, [r4, #8]
 800986a:	b9e9      	cbnz	r1, 80098a8 <_puts_r+0x78>
 800986c:	2b00      	cmp	r3, #0
 800986e:	da2e      	bge.n	80098ce <_puts_r+0x9e>
 8009870:	4622      	mov	r2, r4
 8009872:	210a      	movs	r1, #10
 8009874:	4628      	mov	r0, r5
 8009876:	f000 f883 	bl	8009980 <__swbuf_r>
 800987a:	3001      	adds	r0, #1
 800987c:	d011      	beq.n	80098a2 <_puts_r+0x72>
 800987e:	200a      	movs	r0, #10
 8009880:	e011      	b.n	80098a6 <_puts_r+0x76>
 8009882:	4b17      	ldr	r3, [pc, #92]	; (80098e0 <_puts_r+0xb0>)
 8009884:	429c      	cmp	r4, r3
 8009886:	d101      	bne.n	800988c <_puts_r+0x5c>
 8009888:	68ac      	ldr	r4, [r5, #8]
 800988a:	e7e3      	b.n	8009854 <_puts_r+0x24>
 800988c:	4b15      	ldr	r3, [pc, #84]	; (80098e4 <_puts_r+0xb4>)
 800988e:	429c      	cmp	r4, r3
 8009890:	bf08      	it	eq
 8009892:	68ec      	ldreq	r4, [r5, #12]
 8009894:	e7de      	b.n	8009854 <_puts_r+0x24>
 8009896:	4621      	mov	r1, r4
 8009898:	4628      	mov	r0, r5
 800989a:	f000 f8c3 	bl	8009a24 <__swsetup_r>
 800989e:	2800      	cmp	r0, #0
 80098a0:	d0dd      	beq.n	800985e <_puts_r+0x2e>
 80098a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098a6:	bd70      	pop	{r4, r5, r6, pc}
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	da04      	bge.n	80098b6 <_puts_r+0x86>
 80098ac:	69a2      	ldr	r2, [r4, #24]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	dc06      	bgt.n	80098c0 <_puts_r+0x90>
 80098b2:	290a      	cmp	r1, #10
 80098b4:	d004      	beq.n	80098c0 <_puts_r+0x90>
 80098b6:	6823      	ldr	r3, [r4, #0]
 80098b8:	1c5a      	adds	r2, r3, #1
 80098ba:	6022      	str	r2, [r4, #0]
 80098bc:	7019      	strb	r1, [r3, #0]
 80098be:	e7cf      	b.n	8009860 <_puts_r+0x30>
 80098c0:	4622      	mov	r2, r4
 80098c2:	4628      	mov	r0, r5
 80098c4:	f000 f85c 	bl	8009980 <__swbuf_r>
 80098c8:	3001      	adds	r0, #1
 80098ca:	d1c9      	bne.n	8009860 <_puts_r+0x30>
 80098cc:	e7e9      	b.n	80098a2 <_puts_r+0x72>
 80098ce:	6823      	ldr	r3, [r4, #0]
 80098d0:	200a      	movs	r0, #10
 80098d2:	1c5a      	adds	r2, r3, #1
 80098d4:	6022      	str	r2, [r4, #0]
 80098d6:	7018      	strb	r0, [r3, #0]
 80098d8:	e7e5      	b.n	80098a6 <_puts_r+0x76>
 80098da:	bf00      	nop
 80098dc:	0800acf4 	.word	0x0800acf4
 80098e0:	0800ad14 	.word	0x0800ad14
 80098e4:	0800acd4 	.word	0x0800acd4

080098e8 <puts>:
 80098e8:	4b02      	ldr	r3, [pc, #8]	; (80098f4 <puts+0xc>)
 80098ea:	4601      	mov	r1, r0
 80098ec:	6818      	ldr	r0, [r3, #0]
 80098ee:	f7ff bf9f 	b.w	8009830 <_puts_r>
 80098f2:	bf00      	nop
 80098f4:	20000b64 	.word	0x20000b64

080098f8 <sniprintf>:
 80098f8:	b40c      	push	{r2, r3}
 80098fa:	b530      	push	{r4, r5, lr}
 80098fc:	4b17      	ldr	r3, [pc, #92]	; (800995c <sniprintf+0x64>)
 80098fe:	1e0c      	subs	r4, r1, #0
 8009900:	b09d      	sub	sp, #116	; 0x74
 8009902:	681d      	ldr	r5, [r3, #0]
 8009904:	da08      	bge.n	8009918 <sniprintf+0x20>
 8009906:	238b      	movs	r3, #139	; 0x8b
 8009908:	602b      	str	r3, [r5, #0]
 800990a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800990e:	b01d      	add	sp, #116	; 0x74
 8009910:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009914:	b002      	add	sp, #8
 8009916:	4770      	bx	lr
 8009918:	f44f 7302 	mov.w	r3, #520	; 0x208
 800991c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009920:	bf14      	ite	ne
 8009922:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8009926:	4623      	moveq	r3, r4
 8009928:	9304      	str	r3, [sp, #16]
 800992a:	9307      	str	r3, [sp, #28]
 800992c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009930:	9002      	str	r0, [sp, #8]
 8009932:	9006      	str	r0, [sp, #24]
 8009934:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009938:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800993a:	ab21      	add	r3, sp, #132	; 0x84
 800993c:	a902      	add	r1, sp, #8
 800993e:	4628      	mov	r0, r5
 8009940:	9301      	str	r3, [sp, #4]
 8009942:	f000 fbbd 	bl	800a0c0 <_svfiprintf_r>
 8009946:	1c43      	adds	r3, r0, #1
 8009948:	bfbc      	itt	lt
 800994a:	238b      	movlt	r3, #139	; 0x8b
 800994c:	602b      	strlt	r3, [r5, #0]
 800994e:	2c00      	cmp	r4, #0
 8009950:	d0dd      	beq.n	800990e <sniprintf+0x16>
 8009952:	9b02      	ldr	r3, [sp, #8]
 8009954:	2200      	movs	r2, #0
 8009956:	701a      	strb	r2, [r3, #0]
 8009958:	e7d9      	b.n	800990e <sniprintf+0x16>
 800995a:	bf00      	nop
 800995c:	20000b64 	.word	0x20000b64

08009960 <strcat>:
 8009960:	b510      	push	{r4, lr}
 8009962:	4603      	mov	r3, r0
 8009964:	781a      	ldrb	r2, [r3, #0]
 8009966:	1c5c      	adds	r4, r3, #1
 8009968:	b93a      	cbnz	r2, 800997a <strcat+0x1a>
 800996a:	3b01      	subs	r3, #1
 800996c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009970:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009974:	2a00      	cmp	r2, #0
 8009976:	d1f9      	bne.n	800996c <strcat+0xc>
 8009978:	bd10      	pop	{r4, pc}
 800997a:	4623      	mov	r3, r4
 800997c:	e7f2      	b.n	8009964 <strcat+0x4>
	...

08009980 <__swbuf_r>:
 8009980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009982:	460e      	mov	r6, r1
 8009984:	4614      	mov	r4, r2
 8009986:	4605      	mov	r5, r0
 8009988:	b118      	cbz	r0, 8009992 <__swbuf_r+0x12>
 800998a:	6983      	ldr	r3, [r0, #24]
 800998c:	b90b      	cbnz	r3, 8009992 <__swbuf_r+0x12>
 800998e:	f000 f9a7 	bl	8009ce0 <__sinit>
 8009992:	4b21      	ldr	r3, [pc, #132]	; (8009a18 <__swbuf_r+0x98>)
 8009994:	429c      	cmp	r4, r3
 8009996:	d12a      	bne.n	80099ee <__swbuf_r+0x6e>
 8009998:	686c      	ldr	r4, [r5, #4]
 800999a:	69a3      	ldr	r3, [r4, #24]
 800999c:	60a3      	str	r3, [r4, #8]
 800999e:	89a3      	ldrh	r3, [r4, #12]
 80099a0:	071a      	lsls	r2, r3, #28
 80099a2:	d52e      	bpl.n	8009a02 <__swbuf_r+0x82>
 80099a4:	6923      	ldr	r3, [r4, #16]
 80099a6:	b363      	cbz	r3, 8009a02 <__swbuf_r+0x82>
 80099a8:	6923      	ldr	r3, [r4, #16]
 80099aa:	6820      	ldr	r0, [r4, #0]
 80099ac:	1ac0      	subs	r0, r0, r3
 80099ae:	6963      	ldr	r3, [r4, #20]
 80099b0:	b2f6      	uxtb	r6, r6
 80099b2:	4283      	cmp	r3, r0
 80099b4:	4637      	mov	r7, r6
 80099b6:	dc04      	bgt.n	80099c2 <__swbuf_r+0x42>
 80099b8:	4621      	mov	r1, r4
 80099ba:	4628      	mov	r0, r5
 80099bc:	f000 f926 	bl	8009c0c <_fflush_r>
 80099c0:	bb28      	cbnz	r0, 8009a0e <__swbuf_r+0x8e>
 80099c2:	68a3      	ldr	r3, [r4, #8]
 80099c4:	3b01      	subs	r3, #1
 80099c6:	60a3      	str	r3, [r4, #8]
 80099c8:	6823      	ldr	r3, [r4, #0]
 80099ca:	1c5a      	adds	r2, r3, #1
 80099cc:	6022      	str	r2, [r4, #0]
 80099ce:	701e      	strb	r6, [r3, #0]
 80099d0:	6963      	ldr	r3, [r4, #20]
 80099d2:	3001      	adds	r0, #1
 80099d4:	4283      	cmp	r3, r0
 80099d6:	d004      	beq.n	80099e2 <__swbuf_r+0x62>
 80099d8:	89a3      	ldrh	r3, [r4, #12]
 80099da:	07db      	lsls	r3, r3, #31
 80099dc:	d519      	bpl.n	8009a12 <__swbuf_r+0x92>
 80099de:	2e0a      	cmp	r6, #10
 80099e0:	d117      	bne.n	8009a12 <__swbuf_r+0x92>
 80099e2:	4621      	mov	r1, r4
 80099e4:	4628      	mov	r0, r5
 80099e6:	f000 f911 	bl	8009c0c <_fflush_r>
 80099ea:	b190      	cbz	r0, 8009a12 <__swbuf_r+0x92>
 80099ec:	e00f      	b.n	8009a0e <__swbuf_r+0x8e>
 80099ee:	4b0b      	ldr	r3, [pc, #44]	; (8009a1c <__swbuf_r+0x9c>)
 80099f0:	429c      	cmp	r4, r3
 80099f2:	d101      	bne.n	80099f8 <__swbuf_r+0x78>
 80099f4:	68ac      	ldr	r4, [r5, #8]
 80099f6:	e7d0      	b.n	800999a <__swbuf_r+0x1a>
 80099f8:	4b09      	ldr	r3, [pc, #36]	; (8009a20 <__swbuf_r+0xa0>)
 80099fa:	429c      	cmp	r4, r3
 80099fc:	bf08      	it	eq
 80099fe:	68ec      	ldreq	r4, [r5, #12]
 8009a00:	e7cb      	b.n	800999a <__swbuf_r+0x1a>
 8009a02:	4621      	mov	r1, r4
 8009a04:	4628      	mov	r0, r5
 8009a06:	f000 f80d 	bl	8009a24 <__swsetup_r>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d0cc      	beq.n	80099a8 <__swbuf_r+0x28>
 8009a0e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009a12:	4638      	mov	r0, r7
 8009a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a16:	bf00      	nop
 8009a18:	0800acf4 	.word	0x0800acf4
 8009a1c:	0800ad14 	.word	0x0800ad14
 8009a20:	0800acd4 	.word	0x0800acd4

08009a24 <__swsetup_r>:
 8009a24:	4b32      	ldr	r3, [pc, #200]	; (8009af0 <__swsetup_r+0xcc>)
 8009a26:	b570      	push	{r4, r5, r6, lr}
 8009a28:	681d      	ldr	r5, [r3, #0]
 8009a2a:	4606      	mov	r6, r0
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	b125      	cbz	r5, 8009a3a <__swsetup_r+0x16>
 8009a30:	69ab      	ldr	r3, [r5, #24]
 8009a32:	b913      	cbnz	r3, 8009a3a <__swsetup_r+0x16>
 8009a34:	4628      	mov	r0, r5
 8009a36:	f000 f953 	bl	8009ce0 <__sinit>
 8009a3a:	4b2e      	ldr	r3, [pc, #184]	; (8009af4 <__swsetup_r+0xd0>)
 8009a3c:	429c      	cmp	r4, r3
 8009a3e:	d10f      	bne.n	8009a60 <__swsetup_r+0x3c>
 8009a40:	686c      	ldr	r4, [r5, #4]
 8009a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a46:	b29a      	uxth	r2, r3
 8009a48:	0715      	lsls	r5, r2, #28
 8009a4a:	d42c      	bmi.n	8009aa6 <__swsetup_r+0x82>
 8009a4c:	06d0      	lsls	r0, r2, #27
 8009a4e:	d411      	bmi.n	8009a74 <__swsetup_r+0x50>
 8009a50:	2209      	movs	r2, #9
 8009a52:	6032      	str	r2, [r6, #0]
 8009a54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a58:	81a3      	strh	r3, [r4, #12]
 8009a5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a5e:	e03e      	b.n	8009ade <__swsetup_r+0xba>
 8009a60:	4b25      	ldr	r3, [pc, #148]	; (8009af8 <__swsetup_r+0xd4>)
 8009a62:	429c      	cmp	r4, r3
 8009a64:	d101      	bne.n	8009a6a <__swsetup_r+0x46>
 8009a66:	68ac      	ldr	r4, [r5, #8]
 8009a68:	e7eb      	b.n	8009a42 <__swsetup_r+0x1e>
 8009a6a:	4b24      	ldr	r3, [pc, #144]	; (8009afc <__swsetup_r+0xd8>)
 8009a6c:	429c      	cmp	r4, r3
 8009a6e:	bf08      	it	eq
 8009a70:	68ec      	ldreq	r4, [r5, #12]
 8009a72:	e7e6      	b.n	8009a42 <__swsetup_r+0x1e>
 8009a74:	0751      	lsls	r1, r2, #29
 8009a76:	d512      	bpl.n	8009a9e <__swsetup_r+0x7a>
 8009a78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a7a:	b141      	cbz	r1, 8009a8e <__swsetup_r+0x6a>
 8009a7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a80:	4299      	cmp	r1, r3
 8009a82:	d002      	beq.n	8009a8a <__swsetup_r+0x66>
 8009a84:	4630      	mov	r0, r6
 8009a86:	f000 fa19 	bl	8009ebc <_free_r>
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	6363      	str	r3, [r4, #52]	; 0x34
 8009a8e:	89a3      	ldrh	r3, [r4, #12]
 8009a90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	2300      	movs	r3, #0
 8009a98:	6063      	str	r3, [r4, #4]
 8009a9a:	6923      	ldr	r3, [r4, #16]
 8009a9c:	6023      	str	r3, [r4, #0]
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	f043 0308 	orr.w	r3, r3, #8
 8009aa4:	81a3      	strh	r3, [r4, #12]
 8009aa6:	6923      	ldr	r3, [r4, #16]
 8009aa8:	b94b      	cbnz	r3, 8009abe <__swsetup_r+0x9a>
 8009aaa:	89a3      	ldrh	r3, [r4, #12]
 8009aac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ab0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ab4:	d003      	beq.n	8009abe <__swsetup_r+0x9a>
 8009ab6:	4621      	mov	r1, r4
 8009ab8:	4630      	mov	r0, r6
 8009aba:	f000 f9bf 	bl	8009e3c <__smakebuf_r>
 8009abe:	89a2      	ldrh	r2, [r4, #12]
 8009ac0:	f012 0301 	ands.w	r3, r2, #1
 8009ac4:	d00c      	beq.n	8009ae0 <__swsetup_r+0xbc>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	60a3      	str	r3, [r4, #8]
 8009aca:	6963      	ldr	r3, [r4, #20]
 8009acc:	425b      	negs	r3, r3
 8009ace:	61a3      	str	r3, [r4, #24]
 8009ad0:	6923      	ldr	r3, [r4, #16]
 8009ad2:	b953      	cbnz	r3, 8009aea <__swsetup_r+0xc6>
 8009ad4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ad8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009adc:	d1ba      	bne.n	8009a54 <__swsetup_r+0x30>
 8009ade:	bd70      	pop	{r4, r5, r6, pc}
 8009ae0:	0792      	lsls	r2, r2, #30
 8009ae2:	bf58      	it	pl
 8009ae4:	6963      	ldrpl	r3, [r4, #20]
 8009ae6:	60a3      	str	r3, [r4, #8]
 8009ae8:	e7f2      	b.n	8009ad0 <__swsetup_r+0xac>
 8009aea:	2000      	movs	r0, #0
 8009aec:	e7f7      	b.n	8009ade <__swsetup_r+0xba>
 8009aee:	bf00      	nop
 8009af0:	20000b64 	.word	0x20000b64
 8009af4:	0800acf4 	.word	0x0800acf4
 8009af8:	0800ad14 	.word	0x0800ad14
 8009afc:	0800acd4 	.word	0x0800acd4

08009b00 <__sflush_r>:
 8009b00:	898a      	ldrh	r2, [r1, #12]
 8009b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b06:	4605      	mov	r5, r0
 8009b08:	0710      	lsls	r0, r2, #28
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	d458      	bmi.n	8009bc0 <__sflush_r+0xc0>
 8009b0e:	684b      	ldr	r3, [r1, #4]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	dc05      	bgt.n	8009b20 <__sflush_r+0x20>
 8009b14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	dc02      	bgt.n	8009b20 <__sflush_r+0x20>
 8009b1a:	2000      	movs	r0, #0
 8009b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b22:	2e00      	cmp	r6, #0
 8009b24:	d0f9      	beq.n	8009b1a <__sflush_r+0x1a>
 8009b26:	2300      	movs	r3, #0
 8009b28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b2c:	682f      	ldr	r7, [r5, #0]
 8009b2e:	6a21      	ldr	r1, [r4, #32]
 8009b30:	602b      	str	r3, [r5, #0]
 8009b32:	d032      	beq.n	8009b9a <__sflush_r+0x9a>
 8009b34:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b36:	89a3      	ldrh	r3, [r4, #12]
 8009b38:	075a      	lsls	r2, r3, #29
 8009b3a:	d505      	bpl.n	8009b48 <__sflush_r+0x48>
 8009b3c:	6863      	ldr	r3, [r4, #4]
 8009b3e:	1ac0      	subs	r0, r0, r3
 8009b40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b42:	b10b      	cbz	r3, 8009b48 <__sflush_r+0x48>
 8009b44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b46:	1ac0      	subs	r0, r0, r3
 8009b48:	2300      	movs	r3, #0
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b4e:	6a21      	ldr	r1, [r4, #32]
 8009b50:	4628      	mov	r0, r5
 8009b52:	47b0      	blx	r6
 8009b54:	1c43      	adds	r3, r0, #1
 8009b56:	89a3      	ldrh	r3, [r4, #12]
 8009b58:	d106      	bne.n	8009b68 <__sflush_r+0x68>
 8009b5a:	6829      	ldr	r1, [r5, #0]
 8009b5c:	291d      	cmp	r1, #29
 8009b5e:	d848      	bhi.n	8009bf2 <__sflush_r+0xf2>
 8009b60:	4a29      	ldr	r2, [pc, #164]	; (8009c08 <__sflush_r+0x108>)
 8009b62:	40ca      	lsrs	r2, r1
 8009b64:	07d6      	lsls	r6, r2, #31
 8009b66:	d544      	bpl.n	8009bf2 <__sflush_r+0xf2>
 8009b68:	2200      	movs	r2, #0
 8009b6a:	6062      	str	r2, [r4, #4]
 8009b6c:	04d9      	lsls	r1, r3, #19
 8009b6e:	6922      	ldr	r2, [r4, #16]
 8009b70:	6022      	str	r2, [r4, #0]
 8009b72:	d504      	bpl.n	8009b7e <__sflush_r+0x7e>
 8009b74:	1c42      	adds	r2, r0, #1
 8009b76:	d101      	bne.n	8009b7c <__sflush_r+0x7c>
 8009b78:	682b      	ldr	r3, [r5, #0]
 8009b7a:	b903      	cbnz	r3, 8009b7e <__sflush_r+0x7e>
 8009b7c:	6560      	str	r0, [r4, #84]	; 0x54
 8009b7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b80:	602f      	str	r7, [r5, #0]
 8009b82:	2900      	cmp	r1, #0
 8009b84:	d0c9      	beq.n	8009b1a <__sflush_r+0x1a>
 8009b86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b8a:	4299      	cmp	r1, r3
 8009b8c:	d002      	beq.n	8009b94 <__sflush_r+0x94>
 8009b8e:	4628      	mov	r0, r5
 8009b90:	f000 f994 	bl	8009ebc <_free_r>
 8009b94:	2000      	movs	r0, #0
 8009b96:	6360      	str	r0, [r4, #52]	; 0x34
 8009b98:	e7c0      	b.n	8009b1c <__sflush_r+0x1c>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	4628      	mov	r0, r5
 8009b9e:	47b0      	blx	r6
 8009ba0:	1c41      	adds	r1, r0, #1
 8009ba2:	d1c8      	bne.n	8009b36 <__sflush_r+0x36>
 8009ba4:	682b      	ldr	r3, [r5, #0]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d0c5      	beq.n	8009b36 <__sflush_r+0x36>
 8009baa:	2b1d      	cmp	r3, #29
 8009bac:	d001      	beq.n	8009bb2 <__sflush_r+0xb2>
 8009bae:	2b16      	cmp	r3, #22
 8009bb0:	d101      	bne.n	8009bb6 <__sflush_r+0xb6>
 8009bb2:	602f      	str	r7, [r5, #0]
 8009bb4:	e7b1      	b.n	8009b1a <__sflush_r+0x1a>
 8009bb6:	89a3      	ldrh	r3, [r4, #12]
 8009bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bbc:	81a3      	strh	r3, [r4, #12]
 8009bbe:	e7ad      	b.n	8009b1c <__sflush_r+0x1c>
 8009bc0:	690f      	ldr	r7, [r1, #16]
 8009bc2:	2f00      	cmp	r7, #0
 8009bc4:	d0a9      	beq.n	8009b1a <__sflush_r+0x1a>
 8009bc6:	0793      	lsls	r3, r2, #30
 8009bc8:	680e      	ldr	r6, [r1, #0]
 8009bca:	bf08      	it	eq
 8009bcc:	694b      	ldreq	r3, [r1, #20]
 8009bce:	600f      	str	r7, [r1, #0]
 8009bd0:	bf18      	it	ne
 8009bd2:	2300      	movne	r3, #0
 8009bd4:	eba6 0807 	sub.w	r8, r6, r7
 8009bd8:	608b      	str	r3, [r1, #8]
 8009bda:	f1b8 0f00 	cmp.w	r8, #0
 8009bde:	dd9c      	ble.n	8009b1a <__sflush_r+0x1a>
 8009be0:	4643      	mov	r3, r8
 8009be2:	463a      	mov	r2, r7
 8009be4:	6a21      	ldr	r1, [r4, #32]
 8009be6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009be8:	4628      	mov	r0, r5
 8009bea:	47b0      	blx	r6
 8009bec:	2800      	cmp	r0, #0
 8009bee:	dc06      	bgt.n	8009bfe <__sflush_r+0xfe>
 8009bf0:	89a3      	ldrh	r3, [r4, #12]
 8009bf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bf6:	81a3      	strh	r3, [r4, #12]
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009bfc:	e78e      	b.n	8009b1c <__sflush_r+0x1c>
 8009bfe:	4407      	add	r7, r0
 8009c00:	eba8 0800 	sub.w	r8, r8, r0
 8009c04:	e7e9      	b.n	8009bda <__sflush_r+0xda>
 8009c06:	bf00      	nop
 8009c08:	20400001 	.word	0x20400001

08009c0c <_fflush_r>:
 8009c0c:	b538      	push	{r3, r4, r5, lr}
 8009c0e:	690b      	ldr	r3, [r1, #16]
 8009c10:	4605      	mov	r5, r0
 8009c12:	460c      	mov	r4, r1
 8009c14:	b1db      	cbz	r3, 8009c4e <_fflush_r+0x42>
 8009c16:	b118      	cbz	r0, 8009c20 <_fflush_r+0x14>
 8009c18:	6983      	ldr	r3, [r0, #24]
 8009c1a:	b90b      	cbnz	r3, 8009c20 <_fflush_r+0x14>
 8009c1c:	f000 f860 	bl	8009ce0 <__sinit>
 8009c20:	4b0c      	ldr	r3, [pc, #48]	; (8009c54 <_fflush_r+0x48>)
 8009c22:	429c      	cmp	r4, r3
 8009c24:	d109      	bne.n	8009c3a <_fflush_r+0x2e>
 8009c26:	686c      	ldr	r4, [r5, #4]
 8009c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2c:	b17b      	cbz	r3, 8009c4e <_fflush_r+0x42>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	4628      	mov	r0, r5
 8009c32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c36:	f7ff bf63 	b.w	8009b00 <__sflush_r>
 8009c3a:	4b07      	ldr	r3, [pc, #28]	; (8009c58 <_fflush_r+0x4c>)
 8009c3c:	429c      	cmp	r4, r3
 8009c3e:	d101      	bne.n	8009c44 <_fflush_r+0x38>
 8009c40:	68ac      	ldr	r4, [r5, #8]
 8009c42:	e7f1      	b.n	8009c28 <_fflush_r+0x1c>
 8009c44:	4b05      	ldr	r3, [pc, #20]	; (8009c5c <_fflush_r+0x50>)
 8009c46:	429c      	cmp	r4, r3
 8009c48:	bf08      	it	eq
 8009c4a:	68ec      	ldreq	r4, [r5, #12]
 8009c4c:	e7ec      	b.n	8009c28 <_fflush_r+0x1c>
 8009c4e:	2000      	movs	r0, #0
 8009c50:	bd38      	pop	{r3, r4, r5, pc}
 8009c52:	bf00      	nop
 8009c54:	0800acf4 	.word	0x0800acf4
 8009c58:	0800ad14 	.word	0x0800ad14
 8009c5c:	0800acd4 	.word	0x0800acd4

08009c60 <std>:
 8009c60:	2300      	movs	r3, #0
 8009c62:	b510      	push	{r4, lr}
 8009c64:	4604      	mov	r4, r0
 8009c66:	e9c0 3300 	strd	r3, r3, [r0]
 8009c6a:	6083      	str	r3, [r0, #8]
 8009c6c:	8181      	strh	r1, [r0, #12]
 8009c6e:	6643      	str	r3, [r0, #100]	; 0x64
 8009c70:	81c2      	strh	r2, [r0, #14]
 8009c72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c76:	6183      	str	r3, [r0, #24]
 8009c78:	4619      	mov	r1, r3
 8009c7a:	2208      	movs	r2, #8
 8009c7c:	305c      	adds	r0, #92	; 0x5c
 8009c7e:	f7ff fdcf 	bl	8009820 <memset>
 8009c82:	4b05      	ldr	r3, [pc, #20]	; (8009c98 <std+0x38>)
 8009c84:	6263      	str	r3, [r4, #36]	; 0x24
 8009c86:	4b05      	ldr	r3, [pc, #20]	; (8009c9c <std+0x3c>)
 8009c88:	62a3      	str	r3, [r4, #40]	; 0x28
 8009c8a:	4b05      	ldr	r3, [pc, #20]	; (8009ca0 <std+0x40>)
 8009c8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009c8e:	4b05      	ldr	r3, [pc, #20]	; (8009ca4 <std+0x44>)
 8009c90:	6224      	str	r4, [r4, #32]
 8009c92:	6323      	str	r3, [r4, #48]	; 0x30
 8009c94:	bd10      	pop	{r4, pc}
 8009c96:	bf00      	nop
 8009c98:	0800a5e1 	.word	0x0800a5e1
 8009c9c:	0800a603 	.word	0x0800a603
 8009ca0:	0800a63b 	.word	0x0800a63b
 8009ca4:	0800a65f 	.word	0x0800a65f

08009ca8 <_cleanup_r>:
 8009ca8:	4901      	ldr	r1, [pc, #4]	; (8009cb0 <_cleanup_r+0x8>)
 8009caa:	f000 b885 	b.w	8009db8 <_fwalk_reent>
 8009cae:	bf00      	nop
 8009cb0:	08009c0d 	.word	0x08009c0d

08009cb4 <__sfmoreglue>:
 8009cb4:	b570      	push	{r4, r5, r6, lr}
 8009cb6:	1e4a      	subs	r2, r1, #1
 8009cb8:	2568      	movs	r5, #104	; 0x68
 8009cba:	4355      	muls	r5, r2
 8009cbc:	460e      	mov	r6, r1
 8009cbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009cc2:	f000 f949 	bl	8009f58 <_malloc_r>
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	b140      	cbz	r0, 8009cdc <__sfmoreglue+0x28>
 8009cca:	2100      	movs	r1, #0
 8009ccc:	e9c0 1600 	strd	r1, r6, [r0]
 8009cd0:	300c      	adds	r0, #12
 8009cd2:	60a0      	str	r0, [r4, #8]
 8009cd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009cd8:	f7ff fda2 	bl	8009820 <memset>
 8009cdc:	4620      	mov	r0, r4
 8009cde:	bd70      	pop	{r4, r5, r6, pc}

08009ce0 <__sinit>:
 8009ce0:	6983      	ldr	r3, [r0, #24]
 8009ce2:	b510      	push	{r4, lr}
 8009ce4:	4604      	mov	r4, r0
 8009ce6:	bb33      	cbnz	r3, 8009d36 <__sinit+0x56>
 8009ce8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009cec:	6503      	str	r3, [r0, #80]	; 0x50
 8009cee:	4b12      	ldr	r3, [pc, #72]	; (8009d38 <__sinit+0x58>)
 8009cf0:	4a12      	ldr	r2, [pc, #72]	; (8009d3c <__sinit+0x5c>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	6282      	str	r2, [r0, #40]	; 0x28
 8009cf6:	4298      	cmp	r0, r3
 8009cf8:	bf04      	itt	eq
 8009cfa:	2301      	moveq	r3, #1
 8009cfc:	6183      	streq	r3, [r0, #24]
 8009cfe:	f000 f81f 	bl	8009d40 <__sfp>
 8009d02:	6060      	str	r0, [r4, #4]
 8009d04:	4620      	mov	r0, r4
 8009d06:	f000 f81b 	bl	8009d40 <__sfp>
 8009d0a:	60a0      	str	r0, [r4, #8]
 8009d0c:	4620      	mov	r0, r4
 8009d0e:	f000 f817 	bl	8009d40 <__sfp>
 8009d12:	2200      	movs	r2, #0
 8009d14:	60e0      	str	r0, [r4, #12]
 8009d16:	2104      	movs	r1, #4
 8009d18:	6860      	ldr	r0, [r4, #4]
 8009d1a:	f7ff ffa1 	bl	8009c60 <std>
 8009d1e:	2201      	movs	r2, #1
 8009d20:	2109      	movs	r1, #9
 8009d22:	68a0      	ldr	r0, [r4, #8]
 8009d24:	f7ff ff9c 	bl	8009c60 <std>
 8009d28:	2202      	movs	r2, #2
 8009d2a:	2112      	movs	r1, #18
 8009d2c:	68e0      	ldr	r0, [r4, #12]
 8009d2e:	f7ff ff97 	bl	8009c60 <std>
 8009d32:	2301      	movs	r3, #1
 8009d34:	61a3      	str	r3, [r4, #24]
 8009d36:	bd10      	pop	{r4, pc}
 8009d38:	0800acd0 	.word	0x0800acd0
 8009d3c:	08009ca9 	.word	0x08009ca9

08009d40 <__sfp>:
 8009d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d42:	4b1b      	ldr	r3, [pc, #108]	; (8009db0 <__sfp+0x70>)
 8009d44:	681e      	ldr	r6, [r3, #0]
 8009d46:	69b3      	ldr	r3, [r6, #24]
 8009d48:	4607      	mov	r7, r0
 8009d4a:	b913      	cbnz	r3, 8009d52 <__sfp+0x12>
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	f7ff ffc7 	bl	8009ce0 <__sinit>
 8009d52:	3648      	adds	r6, #72	; 0x48
 8009d54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	d503      	bpl.n	8009d64 <__sfp+0x24>
 8009d5c:	6833      	ldr	r3, [r6, #0]
 8009d5e:	b133      	cbz	r3, 8009d6e <__sfp+0x2e>
 8009d60:	6836      	ldr	r6, [r6, #0]
 8009d62:	e7f7      	b.n	8009d54 <__sfp+0x14>
 8009d64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009d68:	b16d      	cbz	r5, 8009d86 <__sfp+0x46>
 8009d6a:	3468      	adds	r4, #104	; 0x68
 8009d6c:	e7f4      	b.n	8009d58 <__sfp+0x18>
 8009d6e:	2104      	movs	r1, #4
 8009d70:	4638      	mov	r0, r7
 8009d72:	f7ff ff9f 	bl	8009cb4 <__sfmoreglue>
 8009d76:	6030      	str	r0, [r6, #0]
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	d1f1      	bne.n	8009d60 <__sfp+0x20>
 8009d7c:	230c      	movs	r3, #12
 8009d7e:	603b      	str	r3, [r7, #0]
 8009d80:	4604      	mov	r4, r0
 8009d82:	4620      	mov	r0, r4
 8009d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d86:	4b0b      	ldr	r3, [pc, #44]	; (8009db4 <__sfp+0x74>)
 8009d88:	6665      	str	r5, [r4, #100]	; 0x64
 8009d8a:	e9c4 5500 	strd	r5, r5, [r4]
 8009d8e:	60a5      	str	r5, [r4, #8]
 8009d90:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009d94:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009d98:	2208      	movs	r2, #8
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009da0:	f7ff fd3e 	bl	8009820 <memset>
 8009da4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009da8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009dac:	e7e9      	b.n	8009d82 <__sfp+0x42>
 8009dae:	bf00      	nop
 8009db0:	0800acd0 	.word	0x0800acd0
 8009db4:	ffff0001 	.word	0xffff0001

08009db8 <_fwalk_reent>:
 8009db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dbc:	4680      	mov	r8, r0
 8009dbe:	4689      	mov	r9, r1
 8009dc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009dc4:	2600      	movs	r6, #0
 8009dc6:	b914      	cbnz	r4, 8009dce <_fwalk_reent+0x16>
 8009dc8:	4630      	mov	r0, r6
 8009dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dce:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009dd2:	3f01      	subs	r7, #1
 8009dd4:	d501      	bpl.n	8009dda <_fwalk_reent+0x22>
 8009dd6:	6824      	ldr	r4, [r4, #0]
 8009dd8:	e7f5      	b.n	8009dc6 <_fwalk_reent+0xe>
 8009dda:	89ab      	ldrh	r3, [r5, #12]
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d907      	bls.n	8009df0 <_fwalk_reent+0x38>
 8009de0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009de4:	3301      	adds	r3, #1
 8009de6:	d003      	beq.n	8009df0 <_fwalk_reent+0x38>
 8009de8:	4629      	mov	r1, r5
 8009dea:	4640      	mov	r0, r8
 8009dec:	47c8      	blx	r9
 8009dee:	4306      	orrs	r6, r0
 8009df0:	3568      	adds	r5, #104	; 0x68
 8009df2:	e7ee      	b.n	8009dd2 <_fwalk_reent+0x1a>

08009df4 <__swhatbuf_r>:
 8009df4:	b570      	push	{r4, r5, r6, lr}
 8009df6:	460e      	mov	r6, r1
 8009df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dfc:	2900      	cmp	r1, #0
 8009dfe:	b096      	sub	sp, #88	; 0x58
 8009e00:	4614      	mov	r4, r2
 8009e02:	461d      	mov	r5, r3
 8009e04:	da07      	bge.n	8009e16 <__swhatbuf_r+0x22>
 8009e06:	2300      	movs	r3, #0
 8009e08:	602b      	str	r3, [r5, #0]
 8009e0a:	89b3      	ldrh	r3, [r6, #12]
 8009e0c:	061a      	lsls	r2, r3, #24
 8009e0e:	d410      	bmi.n	8009e32 <__swhatbuf_r+0x3e>
 8009e10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e14:	e00e      	b.n	8009e34 <__swhatbuf_r+0x40>
 8009e16:	466a      	mov	r2, sp
 8009e18:	f000 fc48 	bl	800a6ac <_fstat_r>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	dbf2      	blt.n	8009e06 <__swhatbuf_r+0x12>
 8009e20:	9a01      	ldr	r2, [sp, #4]
 8009e22:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e26:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e2a:	425a      	negs	r2, r3
 8009e2c:	415a      	adcs	r2, r3
 8009e2e:	602a      	str	r2, [r5, #0]
 8009e30:	e7ee      	b.n	8009e10 <__swhatbuf_r+0x1c>
 8009e32:	2340      	movs	r3, #64	; 0x40
 8009e34:	2000      	movs	r0, #0
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	b016      	add	sp, #88	; 0x58
 8009e3a:	bd70      	pop	{r4, r5, r6, pc}

08009e3c <__smakebuf_r>:
 8009e3c:	898b      	ldrh	r3, [r1, #12]
 8009e3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e40:	079d      	lsls	r5, r3, #30
 8009e42:	4606      	mov	r6, r0
 8009e44:	460c      	mov	r4, r1
 8009e46:	d507      	bpl.n	8009e58 <__smakebuf_r+0x1c>
 8009e48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e4c:	6023      	str	r3, [r4, #0]
 8009e4e:	6123      	str	r3, [r4, #16]
 8009e50:	2301      	movs	r3, #1
 8009e52:	6163      	str	r3, [r4, #20]
 8009e54:	b002      	add	sp, #8
 8009e56:	bd70      	pop	{r4, r5, r6, pc}
 8009e58:	ab01      	add	r3, sp, #4
 8009e5a:	466a      	mov	r2, sp
 8009e5c:	f7ff ffca 	bl	8009df4 <__swhatbuf_r>
 8009e60:	9900      	ldr	r1, [sp, #0]
 8009e62:	4605      	mov	r5, r0
 8009e64:	4630      	mov	r0, r6
 8009e66:	f000 f877 	bl	8009f58 <_malloc_r>
 8009e6a:	b948      	cbnz	r0, 8009e80 <__smakebuf_r+0x44>
 8009e6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e70:	059a      	lsls	r2, r3, #22
 8009e72:	d4ef      	bmi.n	8009e54 <__smakebuf_r+0x18>
 8009e74:	f023 0303 	bic.w	r3, r3, #3
 8009e78:	f043 0302 	orr.w	r3, r3, #2
 8009e7c:	81a3      	strh	r3, [r4, #12]
 8009e7e:	e7e3      	b.n	8009e48 <__smakebuf_r+0xc>
 8009e80:	4b0d      	ldr	r3, [pc, #52]	; (8009eb8 <__smakebuf_r+0x7c>)
 8009e82:	62b3      	str	r3, [r6, #40]	; 0x28
 8009e84:	89a3      	ldrh	r3, [r4, #12]
 8009e86:	6020      	str	r0, [r4, #0]
 8009e88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e8c:	81a3      	strh	r3, [r4, #12]
 8009e8e:	9b00      	ldr	r3, [sp, #0]
 8009e90:	6163      	str	r3, [r4, #20]
 8009e92:	9b01      	ldr	r3, [sp, #4]
 8009e94:	6120      	str	r0, [r4, #16]
 8009e96:	b15b      	cbz	r3, 8009eb0 <__smakebuf_r+0x74>
 8009e98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e9c:	4630      	mov	r0, r6
 8009e9e:	f000 fc17 	bl	800a6d0 <_isatty_r>
 8009ea2:	b128      	cbz	r0, 8009eb0 <__smakebuf_r+0x74>
 8009ea4:	89a3      	ldrh	r3, [r4, #12]
 8009ea6:	f023 0303 	bic.w	r3, r3, #3
 8009eaa:	f043 0301 	orr.w	r3, r3, #1
 8009eae:	81a3      	strh	r3, [r4, #12]
 8009eb0:	89a3      	ldrh	r3, [r4, #12]
 8009eb2:	431d      	orrs	r5, r3
 8009eb4:	81a5      	strh	r5, [r4, #12]
 8009eb6:	e7cd      	b.n	8009e54 <__smakebuf_r+0x18>
 8009eb8:	08009ca9 	.word	0x08009ca9

08009ebc <_free_r>:
 8009ebc:	b538      	push	{r3, r4, r5, lr}
 8009ebe:	4605      	mov	r5, r0
 8009ec0:	2900      	cmp	r1, #0
 8009ec2:	d045      	beq.n	8009f50 <_free_r+0x94>
 8009ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ec8:	1f0c      	subs	r4, r1, #4
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	bfb8      	it	lt
 8009ece:	18e4      	addlt	r4, r4, r3
 8009ed0:	f000 fc44 	bl	800a75c <__malloc_lock>
 8009ed4:	4a1f      	ldr	r2, [pc, #124]	; (8009f54 <_free_r+0x98>)
 8009ed6:	6813      	ldr	r3, [r2, #0]
 8009ed8:	4610      	mov	r0, r2
 8009eda:	b933      	cbnz	r3, 8009eea <_free_r+0x2e>
 8009edc:	6063      	str	r3, [r4, #4]
 8009ede:	6014      	str	r4, [r2, #0]
 8009ee0:	4628      	mov	r0, r5
 8009ee2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ee6:	f000 bc3a 	b.w	800a75e <__malloc_unlock>
 8009eea:	42a3      	cmp	r3, r4
 8009eec:	d90c      	bls.n	8009f08 <_free_r+0x4c>
 8009eee:	6821      	ldr	r1, [r4, #0]
 8009ef0:	1862      	adds	r2, r4, r1
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	bf04      	itt	eq
 8009ef6:	681a      	ldreq	r2, [r3, #0]
 8009ef8:	685b      	ldreq	r3, [r3, #4]
 8009efa:	6063      	str	r3, [r4, #4]
 8009efc:	bf04      	itt	eq
 8009efe:	1852      	addeq	r2, r2, r1
 8009f00:	6022      	streq	r2, [r4, #0]
 8009f02:	6004      	str	r4, [r0, #0]
 8009f04:	e7ec      	b.n	8009ee0 <_free_r+0x24>
 8009f06:	4613      	mov	r3, r2
 8009f08:	685a      	ldr	r2, [r3, #4]
 8009f0a:	b10a      	cbz	r2, 8009f10 <_free_r+0x54>
 8009f0c:	42a2      	cmp	r2, r4
 8009f0e:	d9fa      	bls.n	8009f06 <_free_r+0x4a>
 8009f10:	6819      	ldr	r1, [r3, #0]
 8009f12:	1858      	adds	r0, r3, r1
 8009f14:	42a0      	cmp	r0, r4
 8009f16:	d10b      	bne.n	8009f30 <_free_r+0x74>
 8009f18:	6820      	ldr	r0, [r4, #0]
 8009f1a:	4401      	add	r1, r0
 8009f1c:	1858      	adds	r0, r3, r1
 8009f1e:	4282      	cmp	r2, r0
 8009f20:	6019      	str	r1, [r3, #0]
 8009f22:	d1dd      	bne.n	8009ee0 <_free_r+0x24>
 8009f24:	6810      	ldr	r0, [r2, #0]
 8009f26:	6852      	ldr	r2, [r2, #4]
 8009f28:	605a      	str	r2, [r3, #4]
 8009f2a:	4401      	add	r1, r0
 8009f2c:	6019      	str	r1, [r3, #0]
 8009f2e:	e7d7      	b.n	8009ee0 <_free_r+0x24>
 8009f30:	d902      	bls.n	8009f38 <_free_r+0x7c>
 8009f32:	230c      	movs	r3, #12
 8009f34:	602b      	str	r3, [r5, #0]
 8009f36:	e7d3      	b.n	8009ee0 <_free_r+0x24>
 8009f38:	6820      	ldr	r0, [r4, #0]
 8009f3a:	1821      	adds	r1, r4, r0
 8009f3c:	428a      	cmp	r2, r1
 8009f3e:	bf04      	itt	eq
 8009f40:	6811      	ldreq	r1, [r2, #0]
 8009f42:	6852      	ldreq	r2, [r2, #4]
 8009f44:	6062      	str	r2, [r4, #4]
 8009f46:	bf04      	itt	eq
 8009f48:	1809      	addeq	r1, r1, r0
 8009f4a:	6021      	streq	r1, [r4, #0]
 8009f4c:	605c      	str	r4, [r3, #4]
 8009f4e:	e7c7      	b.n	8009ee0 <_free_r+0x24>
 8009f50:	bd38      	pop	{r3, r4, r5, pc}
 8009f52:	bf00      	nop
 8009f54:	20000bfc 	.word	0x20000bfc

08009f58 <_malloc_r>:
 8009f58:	b570      	push	{r4, r5, r6, lr}
 8009f5a:	1ccd      	adds	r5, r1, #3
 8009f5c:	f025 0503 	bic.w	r5, r5, #3
 8009f60:	3508      	adds	r5, #8
 8009f62:	2d0c      	cmp	r5, #12
 8009f64:	bf38      	it	cc
 8009f66:	250c      	movcc	r5, #12
 8009f68:	2d00      	cmp	r5, #0
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	db01      	blt.n	8009f72 <_malloc_r+0x1a>
 8009f6e:	42a9      	cmp	r1, r5
 8009f70:	d903      	bls.n	8009f7a <_malloc_r+0x22>
 8009f72:	230c      	movs	r3, #12
 8009f74:	6033      	str	r3, [r6, #0]
 8009f76:	2000      	movs	r0, #0
 8009f78:	bd70      	pop	{r4, r5, r6, pc}
 8009f7a:	f000 fbef 	bl	800a75c <__malloc_lock>
 8009f7e:	4a21      	ldr	r2, [pc, #132]	; (800a004 <_malloc_r+0xac>)
 8009f80:	6814      	ldr	r4, [r2, #0]
 8009f82:	4621      	mov	r1, r4
 8009f84:	b991      	cbnz	r1, 8009fac <_malloc_r+0x54>
 8009f86:	4c20      	ldr	r4, [pc, #128]	; (800a008 <_malloc_r+0xb0>)
 8009f88:	6823      	ldr	r3, [r4, #0]
 8009f8a:	b91b      	cbnz	r3, 8009f94 <_malloc_r+0x3c>
 8009f8c:	4630      	mov	r0, r6
 8009f8e:	f000 fb17 	bl	800a5c0 <_sbrk_r>
 8009f92:	6020      	str	r0, [r4, #0]
 8009f94:	4629      	mov	r1, r5
 8009f96:	4630      	mov	r0, r6
 8009f98:	f000 fb12 	bl	800a5c0 <_sbrk_r>
 8009f9c:	1c43      	adds	r3, r0, #1
 8009f9e:	d124      	bne.n	8009fea <_malloc_r+0x92>
 8009fa0:	230c      	movs	r3, #12
 8009fa2:	6033      	str	r3, [r6, #0]
 8009fa4:	4630      	mov	r0, r6
 8009fa6:	f000 fbda 	bl	800a75e <__malloc_unlock>
 8009faa:	e7e4      	b.n	8009f76 <_malloc_r+0x1e>
 8009fac:	680b      	ldr	r3, [r1, #0]
 8009fae:	1b5b      	subs	r3, r3, r5
 8009fb0:	d418      	bmi.n	8009fe4 <_malloc_r+0x8c>
 8009fb2:	2b0b      	cmp	r3, #11
 8009fb4:	d90f      	bls.n	8009fd6 <_malloc_r+0x7e>
 8009fb6:	600b      	str	r3, [r1, #0]
 8009fb8:	50cd      	str	r5, [r1, r3]
 8009fba:	18cc      	adds	r4, r1, r3
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	f000 fbce 	bl	800a75e <__malloc_unlock>
 8009fc2:	f104 000b 	add.w	r0, r4, #11
 8009fc6:	1d23      	adds	r3, r4, #4
 8009fc8:	f020 0007 	bic.w	r0, r0, #7
 8009fcc:	1ac3      	subs	r3, r0, r3
 8009fce:	d0d3      	beq.n	8009f78 <_malloc_r+0x20>
 8009fd0:	425a      	negs	r2, r3
 8009fd2:	50e2      	str	r2, [r4, r3]
 8009fd4:	e7d0      	b.n	8009f78 <_malloc_r+0x20>
 8009fd6:	428c      	cmp	r4, r1
 8009fd8:	684b      	ldr	r3, [r1, #4]
 8009fda:	bf16      	itet	ne
 8009fdc:	6063      	strne	r3, [r4, #4]
 8009fde:	6013      	streq	r3, [r2, #0]
 8009fe0:	460c      	movne	r4, r1
 8009fe2:	e7eb      	b.n	8009fbc <_malloc_r+0x64>
 8009fe4:	460c      	mov	r4, r1
 8009fe6:	6849      	ldr	r1, [r1, #4]
 8009fe8:	e7cc      	b.n	8009f84 <_malloc_r+0x2c>
 8009fea:	1cc4      	adds	r4, r0, #3
 8009fec:	f024 0403 	bic.w	r4, r4, #3
 8009ff0:	42a0      	cmp	r0, r4
 8009ff2:	d005      	beq.n	800a000 <_malloc_r+0xa8>
 8009ff4:	1a21      	subs	r1, r4, r0
 8009ff6:	4630      	mov	r0, r6
 8009ff8:	f000 fae2 	bl	800a5c0 <_sbrk_r>
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	d0cf      	beq.n	8009fa0 <_malloc_r+0x48>
 800a000:	6025      	str	r5, [r4, #0]
 800a002:	e7db      	b.n	8009fbc <_malloc_r+0x64>
 800a004:	20000bfc 	.word	0x20000bfc
 800a008:	20000c00 	.word	0x20000c00

0800a00c <__ssputs_r>:
 800a00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a010:	688e      	ldr	r6, [r1, #8]
 800a012:	429e      	cmp	r6, r3
 800a014:	4682      	mov	sl, r0
 800a016:	460c      	mov	r4, r1
 800a018:	4690      	mov	r8, r2
 800a01a:	4699      	mov	r9, r3
 800a01c:	d837      	bhi.n	800a08e <__ssputs_r+0x82>
 800a01e:	898a      	ldrh	r2, [r1, #12]
 800a020:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a024:	d031      	beq.n	800a08a <__ssputs_r+0x7e>
 800a026:	6825      	ldr	r5, [r4, #0]
 800a028:	6909      	ldr	r1, [r1, #16]
 800a02a:	1a6f      	subs	r7, r5, r1
 800a02c:	6965      	ldr	r5, [r4, #20]
 800a02e:	2302      	movs	r3, #2
 800a030:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a034:	fb95 f5f3 	sdiv	r5, r5, r3
 800a038:	f109 0301 	add.w	r3, r9, #1
 800a03c:	443b      	add	r3, r7
 800a03e:	429d      	cmp	r5, r3
 800a040:	bf38      	it	cc
 800a042:	461d      	movcc	r5, r3
 800a044:	0553      	lsls	r3, r2, #21
 800a046:	d530      	bpl.n	800a0aa <__ssputs_r+0x9e>
 800a048:	4629      	mov	r1, r5
 800a04a:	f7ff ff85 	bl	8009f58 <_malloc_r>
 800a04e:	4606      	mov	r6, r0
 800a050:	b950      	cbnz	r0, 800a068 <__ssputs_r+0x5c>
 800a052:	230c      	movs	r3, #12
 800a054:	f8ca 3000 	str.w	r3, [sl]
 800a058:	89a3      	ldrh	r3, [r4, #12]
 800a05a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a05e:	81a3      	strh	r3, [r4, #12]
 800a060:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a068:	463a      	mov	r2, r7
 800a06a:	6921      	ldr	r1, [r4, #16]
 800a06c:	f000 fb52 	bl	800a714 <memcpy>
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a07a:	81a3      	strh	r3, [r4, #12]
 800a07c:	6126      	str	r6, [r4, #16]
 800a07e:	6165      	str	r5, [r4, #20]
 800a080:	443e      	add	r6, r7
 800a082:	1bed      	subs	r5, r5, r7
 800a084:	6026      	str	r6, [r4, #0]
 800a086:	60a5      	str	r5, [r4, #8]
 800a088:	464e      	mov	r6, r9
 800a08a:	454e      	cmp	r6, r9
 800a08c:	d900      	bls.n	800a090 <__ssputs_r+0x84>
 800a08e:	464e      	mov	r6, r9
 800a090:	4632      	mov	r2, r6
 800a092:	4641      	mov	r1, r8
 800a094:	6820      	ldr	r0, [r4, #0]
 800a096:	f000 fb48 	bl	800a72a <memmove>
 800a09a:	68a3      	ldr	r3, [r4, #8]
 800a09c:	1b9b      	subs	r3, r3, r6
 800a09e:	60a3      	str	r3, [r4, #8]
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	441e      	add	r6, r3
 800a0a4:	6026      	str	r6, [r4, #0]
 800a0a6:	2000      	movs	r0, #0
 800a0a8:	e7dc      	b.n	800a064 <__ssputs_r+0x58>
 800a0aa:	462a      	mov	r2, r5
 800a0ac:	f000 fb58 	bl	800a760 <_realloc_r>
 800a0b0:	4606      	mov	r6, r0
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	d1e2      	bne.n	800a07c <__ssputs_r+0x70>
 800a0b6:	6921      	ldr	r1, [r4, #16]
 800a0b8:	4650      	mov	r0, sl
 800a0ba:	f7ff feff 	bl	8009ebc <_free_r>
 800a0be:	e7c8      	b.n	800a052 <__ssputs_r+0x46>

0800a0c0 <_svfiprintf_r>:
 800a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c4:	461d      	mov	r5, r3
 800a0c6:	898b      	ldrh	r3, [r1, #12]
 800a0c8:	061f      	lsls	r7, r3, #24
 800a0ca:	b09d      	sub	sp, #116	; 0x74
 800a0cc:	4680      	mov	r8, r0
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	4616      	mov	r6, r2
 800a0d2:	d50f      	bpl.n	800a0f4 <_svfiprintf_r+0x34>
 800a0d4:	690b      	ldr	r3, [r1, #16]
 800a0d6:	b96b      	cbnz	r3, 800a0f4 <_svfiprintf_r+0x34>
 800a0d8:	2140      	movs	r1, #64	; 0x40
 800a0da:	f7ff ff3d 	bl	8009f58 <_malloc_r>
 800a0de:	6020      	str	r0, [r4, #0]
 800a0e0:	6120      	str	r0, [r4, #16]
 800a0e2:	b928      	cbnz	r0, 800a0f0 <_svfiprintf_r+0x30>
 800a0e4:	230c      	movs	r3, #12
 800a0e6:	f8c8 3000 	str.w	r3, [r8]
 800a0ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a0ee:	e0c8      	b.n	800a282 <_svfiprintf_r+0x1c2>
 800a0f0:	2340      	movs	r3, #64	; 0x40
 800a0f2:	6163      	str	r3, [r4, #20]
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	9309      	str	r3, [sp, #36]	; 0x24
 800a0f8:	2320      	movs	r3, #32
 800a0fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a0fe:	2330      	movs	r3, #48	; 0x30
 800a100:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a104:	9503      	str	r5, [sp, #12]
 800a106:	f04f 0b01 	mov.w	fp, #1
 800a10a:	4637      	mov	r7, r6
 800a10c:	463d      	mov	r5, r7
 800a10e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a112:	b10b      	cbz	r3, 800a118 <_svfiprintf_r+0x58>
 800a114:	2b25      	cmp	r3, #37	; 0x25
 800a116:	d13e      	bne.n	800a196 <_svfiprintf_r+0xd6>
 800a118:	ebb7 0a06 	subs.w	sl, r7, r6
 800a11c:	d00b      	beq.n	800a136 <_svfiprintf_r+0x76>
 800a11e:	4653      	mov	r3, sl
 800a120:	4632      	mov	r2, r6
 800a122:	4621      	mov	r1, r4
 800a124:	4640      	mov	r0, r8
 800a126:	f7ff ff71 	bl	800a00c <__ssputs_r>
 800a12a:	3001      	adds	r0, #1
 800a12c:	f000 80a4 	beq.w	800a278 <_svfiprintf_r+0x1b8>
 800a130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a132:	4453      	add	r3, sl
 800a134:	9309      	str	r3, [sp, #36]	; 0x24
 800a136:	783b      	ldrb	r3, [r7, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	f000 809d 	beq.w	800a278 <_svfiprintf_r+0x1b8>
 800a13e:	2300      	movs	r3, #0
 800a140:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a144:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a148:	9304      	str	r3, [sp, #16]
 800a14a:	9307      	str	r3, [sp, #28]
 800a14c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a150:	931a      	str	r3, [sp, #104]	; 0x68
 800a152:	462f      	mov	r7, r5
 800a154:	2205      	movs	r2, #5
 800a156:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a15a:	4850      	ldr	r0, [pc, #320]	; (800a29c <_svfiprintf_r+0x1dc>)
 800a15c:	f7f6 f860 	bl	8000220 <memchr>
 800a160:	9b04      	ldr	r3, [sp, #16]
 800a162:	b9d0      	cbnz	r0, 800a19a <_svfiprintf_r+0xda>
 800a164:	06d9      	lsls	r1, r3, #27
 800a166:	bf44      	itt	mi
 800a168:	2220      	movmi	r2, #32
 800a16a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a16e:	071a      	lsls	r2, r3, #28
 800a170:	bf44      	itt	mi
 800a172:	222b      	movmi	r2, #43	; 0x2b
 800a174:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a178:	782a      	ldrb	r2, [r5, #0]
 800a17a:	2a2a      	cmp	r2, #42	; 0x2a
 800a17c:	d015      	beq.n	800a1aa <_svfiprintf_r+0xea>
 800a17e:	9a07      	ldr	r2, [sp, #28]
 800a180:	462f      	mov	r7, r5
 800a182:	2000      	movs	r0, #0
 800a184:	250a      	movs	r5, #10
 800a186:	4639      	mov	r1, r7
 800a188:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a18c:	3b30      	subs	r3, #48	; 0x30
 800a18e:	2b09      	cmp	r3, #9
 800a190:	d94d      	bls.n	800a22e <_svfiprintf_r+0x16e>
 800a192:	b1b8      	cbz	r0, 800a1c4 <_svfiprintf_r+0x104>
 800a194:	e00f      	b.n	800a1b6 <_svfiprintf_r+0xf6>
 800a196:	462f      	mov	r7, r5
 800a198:	e7b8      	b.n	800a10c <_svfiprintf_r+0x4c>
 800a19a:	4a40      	ldr	r2, [pc, #256]	; (800a29c <_svfiprintf_r+0x1dc>)
 800a19c:	1a80      	subs	r0, r0, r2
 800a19e:	fa0b f000 	lsl.w	r0, fp, r0
 800a1a2:	4318      	orrs	r0, r3
 800a1a4:	9004      	str	r0, [sp, #16]
 800a1a6:	463d      	mov	r5, r7
 800a1a8:	e7d3      	b.n	800a152 <_svfiprintf_r+0x92>
 800a1aa:	9a03      	ldr	r2, [sp, #12]
 800a1ac:	1d11      	adds	r1, r2, #4
 800a1ae:	6812      	ldr	r2, [r2, #0]
 800a1b0:	9103      	str	r1, [sp, #12]
 800a1b2:	2a00      	cmp	r2, #0
 800a1b4:	db01      	blt.n	800a1ba <_svfiprintf_r+0xfa>
 800a1b6:	9207      	str	r2, [sp, #28]
 800a1b8:	e004      	b.n	800a1c4 <_svfiprintf_r+0x104>
 800a1ba:	4252      	negs	r2, r2
 800a1bc:	f043 0302 	orr.w	r3, r3, #2
 800a1c0:	9207      	str	r2, [sp, #28]
 800a1c2:	9304      	str	r3, [sp, #16]
 800a1c4:	783b      	ldrb	r3, [r7, #0]
 800a1c6:	2b2e      	cmp	r3, #46	; 0x2e
 800a1c8:	d10c      	bne.n	800a1e4 <_svfiprintf_r+0x124>
 800a1ca:	787b      	ldrb	r3, [r7, #1]
 800a1cc:	2b2a      	cmp	r3, #42	; 0x2a
 800a1ce:	d133      	bne.n	800a238 <_svfiprintf_r+0x178>
 800a1d0:	9b03      	ldr	r3, [sp, #12]
 800a1d2:	1d1a      	adds	r2, r3, #4
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	9203      	str	r2, [sp, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	bfb8      	it	lt
 800a1dc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a1e0:	3702      	adds	r7, #2
 800a1e2:	9305      	str	r3, [sp, #20]
 800a1e4:	4d2e      	ldr	r5, [pc, #184]	; (800a2a0 <_svfiprintf_r+0x1e0>)
 800a1e6:	7839      	ldrb	r1, [r7, #0]
 800a1e8:	2203      	movs	r2, #3
 800a1ea:	4628      	mov	r0, r5
 800a1ec:	f7f6 f818 	bl	8000220 <memchr>
 800a1f0:	b138      	cbz	r0, 800a202 <_svfiprintf_r+0x142>
 800a1f2:	2340      	movs	r3, #64	; 0x40
 800a1f4:	1b40      	subs	r0, r0, r5
 800a1f6:	fa03 f000 	lsl.w	r0, r3, r0
 800a1fa:	9b04      	ldr	r3, [sp, #16]
 800a1fc:	4303      	orrs	r3, r0
 800a1fe:	3701      	adds	r7, #1
 800a200:	9304      	str	r3, [sp, #16]
 800a202:	7839      	ldrb	r1, [r7, #0]
 800a204:	4827      	ldr	r0, [pc, #156]	; (800a2a4 <_svfiprintf_r+0x1e4>)
 800a206:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a20a:	2206      	movs	r2, #6
 800a20c:	1c7e      	adds	r6, r7, #1
 800a20e:	f7f6 f807 	bl	8000220 <memchr>
 800a212:	2800      	cmp	r0, #0
 800a214:	d038      	beq.n	800a288 <_svfiprintf_r+0x1c8>
 800a216:	4b24      	ldr	r3, [pc, #144]	; (800a2a8 <_svfiprintf_r+0x1e8>)
 800a218:	bb13      	cbnz	r3, 800a260 <_svfiprintf_r+0x1a0>
 800a21a:	9b03      	ldr	r3, [sp, #12]
 800a21c:	3307      	adds	r3, #7
 800a21e:	f023 0307 	bic.w	r3, r3, #7
 800a222:	3308      	adds	r3, #8
 800a224:	9303      	str	r3, [sp, #12]
 800a226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a228:	444b      	add	r3, r9
 800a22a:	9309      	str	r3, [sp, #36]	; 0x24
 800a22c:	e76d      	b.n	800a10a <_svfiprintf_r+0x4a>
 800a22e:	fb05 3202 	mla	r2, r5, r2, r3
 800a232:	2001      	movs	r0, #1
 800a234:	460f      	mov	r7, r1
 800a236:	e7a6      	b.n	800a186 <_svfiprintf_r+0xc6>
 800a238:	2300      	movs	r3, #0
 800a23a:	3701      	adds	r7, #1
 800a23c:	9305      	str	r3, [sp, #20]
 800a23e:	4619      	mov	r1, r3
 800a240:	250a      	movs	r5, #10
 800a242:	4638      	mov	r0, r7
 800a244:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a248:	3a30      	subs	r2, #48	; 0x30
 800a24a:	2a09      	cmp	r2, #9
 800a24c:	d903      	bls.n	800a256 <_svfiprintf_r+0x196>
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d0c8      	beq.n	800a1e4 <_svfiprintf_r+0x124>
 800a252:	9105      	str	r1, [sp, #20]
 800a254:	e7c6      	b.n	800a1e4 <_svfiprintf_r+0x124>
 800a256:	fb05 2101 	mla	r1, r5, r1, r2
 800a25a:	2301      	movs	r3, #1
 800a25c:	4607      	mov	r7, r0
 800a25e:	e7f0      	b.n	800a242 <_svfiprintf_r+0x182>
 800a260:	ab03      	add	r3, sp, #12
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	4622      	mov	r2, r4
 800a266:	4b11      	ldr	r3, [pc, #68]	; (800a2ac <_svfiprintf_r+0x1ec>)
 800a268:	a904      	add	r1, sp, #16
 800a26a:	4640      	mov	r0, r8
 800a26c:	f3af 8000 	nop.w
 800a270:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a274:	4681      	mov	r9, r0
 800a276:	d1d6      	bne.n	800a226 <_svfiprintf_r+0x166>
 800a278:	89a3      	ldrh	r3, [r4, #12]
 800a27a:	065b      	lsls	r3, r3, #25
 800a27c:	f53f af35 	bmi.w	800a0ea <_svfiprintf_r+0x2a>
 800a280:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a282:	b01d      	add	sp, #116	; 0x74
 800a284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a288:	ab03      	add	r3, sp, #12
 800a28a:	9300      	str	r3, [sp, #0]
 800a28c:	4622      	mov	r2, r4
 800a28e:	4b07      	ldr	r3, [pc, #28]	; (800a2ac <_svfiprintf_r+0x1ec>)
 800a290:	a904      	add	r1, sp, #16
 800a292:	4640      	mov	r0, r8
 800a294:	f000 f882 	bl	800a39c <_printf_i>
 800a298:	e7ea      	b.n	800a270 <_svfiprintf_r+0x1b0>
 800a29a:	bf00      	nop
 800a29c:	0800ad34 	.word	0x0800ad34
 800a2a0:	0800ad3a 	.word	0x0800ad3a
 800a2a4:	0800ad3e 	.word	0x0800ad3e
 800a2a8:	00000000 	.word	0x00000000
 800a2ac:	0800a00d 	.word	0x0800a00d

0800a2b0 <_printf_common>:
 800a2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2b4:	4691      	mov	r9, r2
 800a2b6:	461f      	mov	r7, r3
 800a2b8:	688a      	ldr	r2, [r1, #8]
 800a2ba:	690b      	ldr	r3, [r1, #16]
 800a2bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	bfb8      	it	lt
 800a2c4:	4613      	movlt	r3, r2
 800a2c6:	f8c9 3000 	str.w	r3, [r9]
 800a2ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a2ce:	4606      	mov	r6, r0
 800a2d0:	460c      	mov	r4, r1
 800a2d2:	b112      	cbz	r2, 800a2da <_printf_common+0x2a>
 800a2d4:	3301      	adds	r3, #1
 800a2d6:	f8c9 3000 	str.w	r3, [r9]
 800a2da:	6823      	ldr	r3, [r4, #0]
 800a2dc:	0699      	lsls	r1, r3, #26
 800a2de:	bf42      	ittt	mi
 800a2e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a2e4:	3302      	addmi	r3, #2
 800a2e6:	f8c9 3000 	strmi.w	r3, [r9]
 800a2ea:	6825      	ldr	r5, [r4, #0]
 800a2ec:	f015 0506 	ands.w	r5, r5, #6
 800a2f0:	d107      	bne.n	800a302 <_printf_common+0x52>
 800a2f2:	f104 0a19 	add.w	sl, r4, #25
 800a2f6:	68e3      	ldr	r3, [r4, #12]
 800a2f8:	f8d9 2000 	ldr.w	r2, [r9]
 800a2fc:	1a9b      	subs	r3, r3, r2
 800a2fe:	42ab      	cmp	r3, r5
 800a300:	dc28      	bgt.n	800a354 <_printf_common+0xa4>
 800a302:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a306:	6822      	ldr	r2, [r4, #0]
 800a308:	3300      	adds	r3, #0
 800a30a:	bf18      	it	ne
 800a30c:	2301      	movne	r3, #1
 800a30e:	0692      	lsls	r2, r2, #26
 800a310:	d42d      	bmi.n	800a36e <_printf_common+0xbe>
 800a312:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a316:	4639      	mov	r1, r7
 800a318:	4630      	mov	r0, r6
 800a31a:	47c0      	blx	r8
 800a31c:	3001      	adds	r0, #1
 800a31e:	d020      	beq.n	800a362 <_printf_common+0xb2>
 800a320:	6823      	ldr	r3, [r4, #0]
 800a322:	68e5      	ldr	r5, [r4, #12]
 800a324:	f8d9 2000 	ldr.w	r2, [r9]
 800a328:	f003 0306 	and.w	r3, r3, #6
 800a32c:	2b04      	cmp	r3, #4
 800a32e:	bf08      	it	eq
 800a330:	1aad      	subeq	r5, r5, r2
 800a332:	68a3      	ldr	r3, [r4, #8]
 800a334:	6922      	ldr	r2, [r4, #16]
 800a336:	bf0c      	ite	eq
 800a338:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a33c:	2500      	movne	r5, #0
 800a33e:	4293      	cmp	r3, r2
 800a340:	bfc4      	itt	gt
 800a342:	1a9b      	subgt	r3, r3, r2
 800a344:	18ed      	addgt	r5, r5, r3
 800a346:	f04f 0900 	mov.w	r9, #0
 800a34a:	341a      	adds	r4, #26
 800a34c:	454d      	cmp	r5, r9
 800a34e:	d11a      	bne.n	800a386 <_printf_common+0xd6>
 800a350:	2000      	movs	r0, #0
 800a352:	e008      	b.n	800a366 <_printf_common+0xb6>
 800a354:	2301      	movs	r3, #1
 800a356:	4652      	mov	r2, sl
 800a358:	4639      	mov	r1, r7
 800a35a:	4630      	mov	r0, r6
 800a35c:	47c0      	blx	r8
 800a35e:	3001      	adds	r0, #1
 800a360:	d103      	bne.n	800a36a <_printf_common+0xba>
 800a362:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a36a:	3501      	adds	r5, #1
 800a36c:	e7c3      	b.n	800a2f6 <_printf_common+0x46>
 800a36e:	18e1      	adds	r1, r4, r3
 800a370:	1c5a      	adds	r2, r3, #1
 800a372:	2030      	movs	r0, #48	; 0x30
 800a374:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a378:	4422      	add	r2, r4
 800a37a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a37e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a382:	3302      	adds	r3, #2
 800a384:	e7c5      	b.n	800a312 <_printf_common+0x62>
 800a386:	2301      	movs	r3, #1
 800a388:	4622      	mov	r2, r4
 800a38a:	4639      	mov	r1, r7
 800a38c:	4630      	mov	r0, r6
 800a38e:	47c0      	blx	r8
 800a390:	3001      	adds	r0, #1
 800a392:	d0e6      	beq.n	800a362 <_printf_common+0xb2>
 800a394:	f109 0901 	add.w	r9, r9, #1
 800a398:	e7d8      	b.n	800a34c <_printf_common+0x9c>
	...

0800a39c <_printf_i>:
 800a39c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a3a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a3a4:	460c      	mov	r4, r1
 800a3a6:	7e09      	ldrb	r1, [r1, #24]
 800a3a8:	b085      	sub	sp, #20
 800a3aa:	296e      	cmp	r1, #110	; 0x6e
 800a3ac:	4617      	mov	r7, r2
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	4698      	mov	r8, r3
 800a3b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3b4:	f000 80b3 	beq.w	800a51e <_printf_i+0x182>
 800a3b8:	d822      	bhi.n	800a400 <_printf_i+0x64>
 800a3ba:	2963      	cmp	r1, #99	; 0x63
 800a3bc:	d036      	beq.n	800a42c <_printf_i+0x90>
 800a3be:	d80a      	bhi.n	800a3d6 <_printf_i+0x3a>
 800a3c0:	2900      	cmp	r1, #0
 800a3c2:	f000 80b9 	beq.w	800a538 <_printf_i+0x19c>
 800a3c6:	2958      	cmp	r1, #88	; 0x58
 800a3c8:	f000 8083 	beq.w	800a4d2 <_printf_i+0x136>
 800a3cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a3d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a3d4:	e032      	b.n	800a43c <_printf_i+0xa0>
 800a3d6:	2964      	cmp	r1, #100	; 0x64
 800a3d8:	d001      	beq.n	800a3de <_printf_i+0x42>
 800a3da:	2969      	cmp	r1, #105	; 0x69
 800a3dc:	d1f6      	bne.n	800a3cc <_printf_i+0x30>
 800a3de:	6820      	ldr	r0, [r4, #0]
 800a3e0:	6813      	ldr	r3, [r2, #0]
 800a3e2:	0605      	lsls	r5, r0, #24
 800a3e4:	f103 0104 	add.w	r1, r3, #4
 800a3e8:	d52a      	bpl.n	800a440 <_printf_i+0xa4>
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	6011      	str	r1, [r2, #0]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	da03      	bge.n	800a3fa <_printf_i+0x5e>
 800a3f2:	222d      	movs	r2, #45	; 0x2d
 800a3f4:	425b      	negs	r3, r3
 800a3f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a3fa:	486f      	ldr	r0, [pc, #444]	; (800a5b8 <_printf_i+0x21c>)
 800a3fc:	220a      	movs	r2, #10
 800a3fe:	e039      	b.n	800a474 <_printf_i+0xd8>
 800a400:	2973      	cmp	r1, #115	; 0x73
 800a402:	f000 809d 	beq.w	800a540 <_printf_i+0x1a4>
 800a406:	d808      	bhi.n	800a41a <_printf_i+0x7e>
 800a408:	296f      	cmp	r1, #111	; 0x6f
 800a40a:	d020      	beq.n	800a44e <_printf_i+0xb2>
 800a40c:	2970      	cmp	r1, #112	; 0x70
 800a40e:	d1dd      	bne.n	800a3cc <_printf_i+0x30>
 800a410:	6823      	ldr	r3, [r4, #0]
 800a412:	f043 0320 	orr.w	r3, r3, #32
 800a416:	6023      	str	r3, [r4, #0]
 800a418:	e003      	b.n	800a422 <_printf_i+0x86>
 800a41a:	2975      	cmp	r1, #117	; 0x75
 800a41c:	d017      	beq.n	800a44e <_printf_i+0xb2>
 800a41e:	2978      	cmp	r1, #120	; 0x78
 800a420:	d1d4      	bne.n	800a3cc <_printf_i+0x30>
 800a422:	2378      	movs	r3, #120	; 0x78
 800a424:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a428:	4864      	ldr	r0, [pc, #400]	; (800a5bc <_printf_i+0x220>)
 800a42a:	e055      	b.n	800a4d8 <_printf_i+0x13c>
 800a42c:	6813      	ldr	r3, [r2, #0]
 800a42e:	1d19      	adds	r1, r3, #4
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	6011      	str	r1, [r2, #0]
 800a434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a438:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a43c:	2301      	movs	r3, #1
 800a43e:	e08c      	b.n	800a55a <_printf_i+0x1be>
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	6011      	str	r1, [r2, #0]
 800a444:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a448:	bf18      	it	ne
 800a44a:	b21b      	sxthne	r3, r3
 800a44c:	e7cf      	b.n	800a3ee <_printf_i+0x52>
 800a44e:	6813      	ldr	r3, [r2, #0]
 800a450:	6825      	ldr	r5, [r4, #0]
 800a452:	1d18      	adds	r0, r3, #4
 800a454:	6010      	str	r0, [r2, #0]
 800a456:	0628      	lsls	r0, r5, #24
 800a458:	d501      	bpl.n	800a45e <_printf_i+0xc2>
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	e002      	b.n	800a464 <_printf_i+0xc8>
 800a45e:	0668      	lsls	r0, r5, #25
 800a460:	d5fb      	bpl.n	800a45a <_printf_i+0xbe>
 800a462:	881b      	ldrh	r3, [r3, #0]
 800a464:	4854      	ldr	r0, [pc, #336]	; (800a5b8 <_printf_i+0x21c>)
 800a466:	296f      	cmp	r1, #111	; 0x6f
 800a468:	bf14      	ite	ne
 800a46a:	220a      	movne	r2, #10
 800a46c:	2208      	moveq	r2, #8
 800a46e:	2100      	movs	r1, #0
 800a470:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a474:	6865      	ldr	r5, [r4, #4]
 800a476:	60a5      	str	r5, [r4, #8]
 800a478:	2d00      	cmp	r5, #0
 800a47a:	f2c0 8095 	blt.w	800a5a8 <_printf_i+0x20c>
 800a47e:	6821      	ldr	r1, [r4, #0]
 800a480:	f021 0104 	bic.w	r1, r1, #4
 800a484:	6021      	str	r1, [r4, #0]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d13d      	bne.n	800a506 <_printf_i+0x16a>
 800a48a:	2d00      	cmp	r5, #0
 800a48c:	f040 808e 	bne.w	800a5ac <_printf_i+0x210>
 800a490:	4665      	mov	r5, ip
 800a492:	2a08      	cmp	r2, #8
 800a494:	d10b      	bne.n	800a4ae <_printf_i+0x112>
 800a496:	6823      	ldr	r3, [r4, #0]
 800a498:	07db      	lsls	r3, r3, #31
 800a49a:	d508      	bpl.n	800a4ae <_printf_i+0x112>
 800a49c:	6923      	ldr	r3, [r4, #16]
 800a49e:	6862      	ldr	r2, [r4, #4]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	bfde      	ittt	le
 800a4a4:	2330      	movle	r3, #48	; 0x30
 800a4a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a4aa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a4ae:	ebac 0305 	sub.w	r3, ip, r5
 800a4b2:	6123      	str	r3, [r4, #16]
 800a4b4:	f8cd 8000 	str.w	r8, [sp]
 800a4b8:	463b      	mov	r3, r7
 800a4ba:	aa03      	add	r2, sp, #12
 800a4bc:	4621      	mov	r1, r4
 800a4be:	4630      	mov	r0, r6
 800a4c0:	f7ff fef6 	bl	800a2b0 <_printf_common>
 800a4c4:	3001      	adds	r0, #1
 800a4c6:	d14d      	bne.n	800a564 <_printf_i+0x1c8>
 800a4c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4cc:	b005      	add	sp, #20
 800a4ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4d2:	4839      	ldr	r0, [pc, #228]	; (800a5b8 <_printf_i+0x21c>)
 800a4d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a4d8:	6813      	ldr	r3, [r2, #0]
 800a4da:	6821      	ldr	r1, [r4, #0]
 800a4dc:	1d1d      	adds	r5, r3, #4
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	6015      	str	r5, [r2, #0]
 800a4e2:	060a      	lsls	r2, r1, #24
 800a4e4:	d50b      	bpl.n	800a4fe <_printf_i+0x162>
 800a4e6:	07ca      	lsls	r2, r1, #31
 800a4e8:	bf44      	itt	mi
 800a4ea:	f041 0120 	orrmi.w	r1, r1, #32
 800a4ee:	6021      	strmi	r1, [r4, #0]
 800a4f0:	b91b      	cbnz	r3, 800a4fa <_printf_i+0x15e>
 800a4f2:	6822      	ldr	r2, [r4, #0]
 800a4f4:	f022 0220 	bic.w	r2, r2, #32
 800a4f8:	6022      	str	r2, [r4, #0]
 800a4fa:	2210      	movs	r2, #16
 800a4fc:	e7b7      	b.n	800a46e <_printf_i+0xd2>
 800a4fe:	064d      	lsls	r5, r1, #25
 800a500:	bf48      	it	mi
 800a502:	b29b      	uxthmi	r3, r3
 800a504:	e7ef      	b.n	800a4e6 <_printf_i+0x14a>
 800a506:	4665      	mov	r5, ip
 800a508:	fbb3 f1f2 	udiv	r1, r3, r2
 800a50c:	fb02 3311 	mls	r3, r2, r1, r3
 800a510:	5cc3      	ldrb	r3, [r0, r3]
 800a512:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a516:	460b      	mov	r3, r1
 800a518:	2900      	cmp	r1, #0
 800a51a:	d1f5      	bne.n	800a508 <_printf_i+0x16c>
 800a51c:	e7b9      	b.n	800a492 <_printf_i+0xf6>
 800a51e:	6813      	ldr	r3, [r2, #0]
 800a520:	6825      	ldr	r5, [r4, #0]
 800a522:	6961      	ldr	r1, [r4, #20]
 800a524:	1d18      	adds	r0, r3, #4
 800a526:	6010      	str	r0, [r2, #0]
 800a528:	0628      	lsls	r0, r5, #24
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	d501      	bpl.n	800a532 <_printf_i+0x196>
 800a52e:	6019      	str	r1, [r3, #0]
 800a530:	e002      	b.n	800a538 <_printf_i+0x19c>
 800a532:	066a      	lsls	r2, r5, #25
 800a534:	d5fb      	bpl.n	800a52e <_printf_i+0x192>
 800a536:	8019      	strh	r1, [r3, #0]
 800a538:	2300      	movs	r3, #0
 800a53a:	6123      	str	r3, [r4, #16]
 800a53c:	4665      	mov	r5, ip
 800a53e:	e7b9      	b.n	800a4b4 <_printf_i+0x118>
 800a540:	6813      	ldr	r3, [r2, #0]
 800a542:	1d19      	adds	r1, r3, #4
 800a544:	6011      	str	r1, [r2, #0]
 800a546:	681d      	ldr	r5, [r3, #0]
 800a548:	6862      	ldr	r2, [r4, #4]
 800a54a:	2100      	movs	r1, #0
 800a54c:	4628      	mov	r0, r5
 800a54e:	f7f5 fe67 	bl	8000220 <memchr>
 800a552:	b108      	cbz	r0, 800a558 <_printf_i+0x1bc>
 800a554:	1b40      	subs	r0, r0, r5
 800a556:	6060      	str	r0, [r4, #4]
 800a558:	6863      	ldr	r3, [r4, #4]
 800a55a:	6123      	str	r3, [r4, #16]
 800a55c:	2300      	movs	r3, #0
 800a55e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a562:	e7a7      	b.n	800a4b4 <_printf_i+0x118>
 800a564:	6923      	ldr	r3, [r4, #16]
 800a566:	462a      	mov	r2, r5
 800a568:	4639      	mov	r1, r7
 800a56a:	4630      	mov	r0, r6
 800a56c:	47c0      	blx	r8
 800a56e:	3001      	adds	r0, #1
 800a570:	d0aa      	beq.n	800a4c8 <_printf_i+0x12c>
 800a572:	6823      	ldr	r3, [r4, #0]
 800a574:	079b      	lsls	r3, r3, #30
 800a576:	d413      	bmi.n	800a5a0 <_printf_i+0x204>
 800a578:	68e0      	ldr	r0, [r4, #12]
 800a57a:	9b03      	ldr	r3, [sp, #12]
 800a57c:	4298      	cmp	r0, r3
 800a57e:	bfb8      	it	lt
 800a580:	4618      	movlt	r0, r3
 800a582:	e7a3      	b.n	800a4cc <_printf_i+0x130>
 800a584:	2301      	movs	r3, #1
 800a586:	464a      	mov	r2, r9
 800a588:	4639      	mov	r1, r7
 800a58a:	4630      	mov	r0, r6
 800a58c:	47c0      	blx	r8
 800a58e:	3001      	adds	r0, #1
 800a590:	d09a      	beq.n	800a4c8 <_printf_i+0x12c>
 800a592:	3501      	adds	r5, #1
 800a594:	68e3      	ldr	r3, [r4, #12]
 800a596:	9a03      	ldr	r2, [sp, #12]
 800a598:	1a9b      	subs	r3, r3, r2
 800a59a:	42ab      	cmp	r3, r5
 800a59c:	dcf2      	bgt.n	800a584 <_printf_i+0x1e8>
 800a59e:	e7eb      	b.n	800a578 <_printf_i+0x1dc>
 800a5a0:	2500      	movs	r5, #0
 800a5a2:	f104 0919 	add.w	r9, r4, #25
 800a5a6:	e7f5      	b.n	800a594 <_printf_i+0x1f8>
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1ac      	bne.n	800a506 <_printf_i+0x16a>
 800a5ac:	7803      	ldrb	r3, [r0, #0]
 800a5ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a5b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a5b6:	e76c      	b.n	800a492 <_printf_i+0xf6>
 800a5b8:	0800ad45 	.word	0x0800ad45
 800a5bc:	0800ad56 	.word	0x0800ad56

0800a5c0 <_sbrk_r>:
 800a5c0:	b538      	push	{r3, r4, r5, lr}
 800a5c2:	4c06      	ldr	r4, [pc, #24]	; (800a5dc <_sbrk_r+0x1c>)
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	4605      	mov	r5, r0
 800a5c8:	4608      	mov	r0, r1
 800a5ca:	6023      	str	r3, [r4, #0]
 800a5cc:	f7f8 f9a0 	bl	8002910 <_sbrk>
 800a5d0:	1c43      	adds	r3, r0, #1
 800a5d2:	d102      	bne.n	800a5da <_sbrk_r+0x1a>
 800a5d4:	6823      	ldr	r3, [r4, #0]
 800a5d6:	b103      	cbz	r3, 800a5da <_sbrk_r+0x1a>
 800a5d8:	602b      	str	r3, [r5, #0]
 800a5da:	bd38      	pop	{r3, r4, r5, pc}
 800a5dc:	20001064 	.word	0x20001064

0800a5e0 <__sread>:
 800a5e0:	b510      	push	{r4, lr}
 800a5e2:	460c      	mov	r4, r1
 800a5e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5e8:	f000 f8e0 	bl	800a7ac <_read_r>
 800a5ec:	2800      	cmp	r0, #0
 800a5ee:	bfab      	itete	ge
 800a5f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a5f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a5f4:	181b      	addge	r3, r3, r0
 800a5f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5fa:	bfac      	ite	ge
 800a5fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a5fe:	81a3      	strhlt	r3, [r4, #12]
 800a600:	bd10      	pop	{r4, pc}

0800a602 <__swrite>:
 800a602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a606:	461f      	mov	r7, r3
 800a608:	898b      	ldrh	r3, [r1, #12]
 800a60a:	05db      	lsls	r3, r3, #23
 800a60c:	4605      	mov	r5, r0
 800a60e:	460c      	mov	r4, r1
 800a610:	4616      	mov	r6, r2
 800a612:	d505      	bpl.n	800a620 <__swrite+0x1e>
 800a614:	2302      	movs	r3, #2
 800a616:	2200      	movs	r2, #0
 800a618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a61c:	f000 f868 	bl	800a6f0 <_lseek_r>
 800a620:	89a3      	ldrh	r3, [r4, #12]
 800a622:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a626:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a62a:	81a3      	strh	r3, [r4, #12]
 800a62c:	4632      	mov	r2, r6
 800a62e:	463b      	mov	r3, r7
 800a630:	4628      	mov	r0, r5
 800a632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a636:	f000 b817 	b.w	800a668 <_write_r>

0800a63a <__sseek>:
 800a63a:	b510      	push	{r4, lr}
 800a63c:	460c      	mov	r4, r1
 800a63e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a642:	f000 f855 	bl	800a6f0 <_lseek_r>
 800a646:	1c43      	adds	r3, r0, #1
 800a648:	89a3      	ldrh	r3, [r4, #12]
 800a64a:	bf15      	itete	ne
 800a64c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a64e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a652:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a656:	81a3      	strheq	r3, [r4, #12]
 800a658:	bf18      	it	ne
 800a65a:	81a3      	strhne	r3, [r4, #12]
 800a65c:	bd10      	pop	{r4, pc}

0800a65e <__sclose>:
 800a65e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a662:	f000 b813 	b.w	800a68c <_close_r>
	...

0800a668 <_write_r>:
 800a668:	b538      	push	{r3, r4, r5, lr}
 800a66a:	4c07      	ldr	r4, [pc, #28]	; (800a688 <_write_r+0x20>)
 800a66c:	4605      	mov	r5, r0
 800a66e:	4608      	mov	r0, r1
 800a670:	4611      	mov	r1, r2
 800a672:	2200      	movs	r2, #0
 800a674:	6022      	str	r2, [r4, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	f7f7 fd95 	bl	80021a6 <_write>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_write_r+0x1e>
 800a680:	6823      	ldr	r3, [r4, #0]
 800a682:	b103      	cbz	r3, 800a686 <_write_r+0x1e>
 800a684:	602b      	str	r3, [r5, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20001064 	.word	0x20001064

0800a68c <_close_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4c06      	ldr	r4, [pc, #24]	; (800a6a8 <_close_r+0x1c>)
 800a690:	2300      	movs	r3, #0
 800a692:	4605      	mov	r5, r0
 800a694:	4608      	mov	r0, r1
 800a696:	6023      	str	r3, [r4, #0]
 800a698:	f7f8 f905 	bl	80028a6 <_close>
 800a69c:	1c43      	adds	r3, r0, #1
 800a69e:	d102      	bne.n	800a6a6 <_close_r+0x1a>
 800a6a0:	6823      	ldr	r3, [r4, #0]
 800a6a2:	b103      	cbz	r3, 800a6a6 <_close_r+0x1a>
 800a6a4:	602b      	str	r3, [r5, #0]
 800a6a6:	bd38      	pop	{r3, r4, r5, pc}
 800a6a8:	20001064 	.word	0x20001064

0800a6ac <_fstat_r>:
 800a6ac:	b538      	push	{r3, r4, r5, lr}
 800a6ae:	4c07      	ldr	r4, [pc, #28]	; (800a6cc <_fstat_r+0x20>)
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	4605      	mov	r5, r0
 800a6b4:	4608      	mov	r0, r1
 800a6b6:	4611      	mov	r1, r2
 800a6b8:	6023      	str	r3, [r4, #0]
 800a6ba:	f7f8 f900 	bl	80028be <_fstat>
 800a6be:	1c43      	adds	r3, r0, #1
 800a6c0:	d102      	bne.n	800a6c8 <_fstat_r+0x1c>
 800a6c2:	6823      	ldr	r3, [r4, #0]
 800a6c4:	b103      	cbz	r3, 800a6c8 <_fstat_r+0x1c>
 800a6c6:	602b      	str	r3, [r5, #0]
 800a6c8:	bd38      	pop	{r3, r4, r5, pc}
 800a6ca:	bf00      	nop
 800a6cc:	20001064 	.word	0x20001064

0800a6d0 <_isatty_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	4c06      	ldr	r4, [pc, #24]	; (800a6ec <_isatty_r+0x1c>)
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	4605      	mov	r5, r0
 800a6d8:	4608      	mov	r0, r1
 800a6da:	6023      	str	r3, [r4, #0]
 800a6dc:	f7f8 f8ff 	bl	80028de <_isatty>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d102      	bne.n	800a6ea <_isatty_r+0x1a>
 800a6e4:	6823      	ldr	r3, [r4, #0]
 800a6e6:	b103      	cbz	r3, 800a6ea <_isatty_r+0x1a>
 800a6e8:	602b      	str	r3, [r5, #0]
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	20001064 	.word	0x20001064

0800a6f0 <_lseek_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4c07      	ldr	r4, [pc, #28]	; (800a710 <_lseek_r+0x20>)
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	4608      	mov	r0, r1
 800a6f8:	4611      	mov	r1, r2
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	6022      	str	r2, [r4, #0]
 800a6fe:	461a      	mov	r2, r3
 800a700:	f7f8 f8f8 	bl	80028f4 <_lseek>
 800a704:	1c43      	adds	r3, r0, #1
 800a706:	d102      	bne.n	800a70e <_lseek_r+0x1e>
 800a708:	6823      	ldr	r3, [r4, #0]
 800a70a:	b103      	cbz	r3, 800a70e <_lseek_r+0x1e>
 800a70c:	602b      	str	r3, [r5, #0]
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	20001064 	.word	0x20001064

0800a714 <memcpy>:
 800a714:	b510      	push	{r4, lr}
 800a716:	1e43      	subs	r3, r0, #1
 800a718:	440a      	add	r2, r1
 800a71a:	4291      	cmp	r1, r2
 800a71c:	d100      	bne.n	800a720 <memcpy+0xc>
 800a71e:	bd10      	pop	{r4, pc}
 800a720:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a724:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a728:	e7f7      	b.n	800a71a <memcpy+0x6>

0800a72a <memmove>:
 800a72a:	4288      	cmp	r0, r1
 800a72c:	b510      	push	{r4, lr}
 800a72e:	eb01 0302 	add.w	r3, r1, r2
 800a732:	d807      	bhi.n	800a744 <memmove+0x1a>
 800a734:	1e42      	subs	r2, r0, #1
 800a736:	4299      	cmp	r1, r3
 800a738:	d00a      	beq.n	800a750 <memmove+0x26>
 800a73a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a73e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a742:	e7f8      	b.n	800a736 <memmove+0xc>
 800a744:	4283      	cmp	r3, r0
 800a746:	d9f5      	bls.n	800a734 <memmove+0xa>
 800a748:	1881      	adds	r1, r0, r2
 800a74a:	1ad2      	subs	r2, r2, r3
 800a74c:	42d3      	cmn	r3, r2
 800a74e:	d100      	bne.n	800a752 <memmove+0x28>
 800a750:	bd10      	pop	{r4, pc}
 800a752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a756:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a75a:	e7f7      	b.n	800a74c <memmove+0x22>

0800a75c <__malloc_lock>:
 800a75c:	4770      	bx	lr

0800a75e <__malloc_unlock>:
 800a75e:	4770      	bx	lr

0800a760 <_realloc_r>:
 800a760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a762:	4607      	mov	r7, r0
 800a764:	4614      	mov	r4, r2
 800a766:	460e      	mov	r6, r1
 800a768:	b921      	cbnz	r1, 800a774 <_realloc_r+0x14>
 800a76a:	4611      	mov	r1, r2
 800a76c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a770:	f7ff bbf2 	b.w	8009f58 <_malloc_r>
 800a774:	b922      	cbnz	r2, 800a780 <_realloc_r+0x20>
 800a776:	f7ff fba1 	bl	8009ebc <_free_r>
 800a77a:	4625      	mov	r5, r4
 800a77c:	4628      	mov	r0, r5
 800a77e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a780:	f000 f826 	bl	800a7d0 <_malloc_usable_size_r>
 800a784:	42a0      	cmp	r0, r4
 800a786:	d20f      	bcs.n	800a7a8 <_realloc_r+0x48>
 800a788:	4621      	mov	r1, r4
 800a78a:	4638      	mov	r0, r7
 800a78c:	f7ff fbe4 	bl	8009f58 <_malloc_r>
 800a790:	4605      	mov	r5, r0
 800a792:	2800      	cmp	r0, #0
 800a794:	d0f2      	beq.n	800a77c <_realloc_r+0x1c>
 800a796:	4631      	mov	r1, r6
 800a798:	4622      	mov	r2, r4
 800a79a:	f7ff ffbb 	bl	800a714 <memcpy>
 800a79e:	4631      	mov	r1, r6
 800a7a0:	4638      	mov	r0, r7
 800a7a2:	f7ff fb8b 	bl	8009ebc <_free_r>
 800a7a6:	e7e9      	b.n	800a77c <_realloc_r+0x1c>
 800a7a8:	4635      	mov	r5, r6
 800a7aa:	e7e7      	b.n	800a77c <_realloc_r+0x1c>

0800a7ac <_read_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	4c07      	ldr	r4, [pc, #28]	; (800a7cc <_read_r+0x20>)
 800a7b0:	4605      	mov	r5, r0
 800a7b2:	4608      	mov	r0, r1
 800a7b4:	4611      	mov	r1, r2
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	6022      	str	r2, [r4, #0]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	f7f8 f856 	bl	800286c <_read>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_read_r+0x1e>
 800a7c4:	6823      	ldr	r3, [r4, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_read_r+0x1e>
 800a7c8:	602b      	str	r3, [r5, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	20001064 	.word	0x20001064

0800a7d0 <_malloc_usable_size_r>:
 800a7d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7d4:	1f18      	subs	r0, r3, #4
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	bfbc      	itt	lt
 800a7da:	580b      	ldrlt	r3, [r1, r0]
 800a7dc:	18c0      	addlt	r0, r0, r3
 800a7de:	4770      	bx	lr

0800a7e0 <_init>:
 800a7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e2:	bf00      	nop
 800a7e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7e6:	bc08      	pop	{r3}
 800a7e8:	469e      	mov	lr, r3
 800a7ea:	4770      	bx	lr

0800a7ec <_fini>:
 800a7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ee:	bf00      	nop
 800a7f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7f2:	bc08      	pop	{r3}
 800a7f4:	469e      	mov	lr, r3
 800a7f6:	4770      	bx	lr
