#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 20 16:04:01 2025
# Process ID: 15328
# Current directory: C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1
# Command line: vivado.exe -log Wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Wrapper.tcl -notrace
# Log file: C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper.vdi
# Journal file: C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: link_design -top Wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'data_capture/xadc_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1329.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Parsing XDC File [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.172 ; gain = 259.898
Finished Parsing XDC File [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
Parsing XDC File [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'data_capture/xadc_inst/inst'
Finished Parsing XDC File [c:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'data_capture/xadc_inst/inst'
Parsing XDC File [C:/Users/af314/Documents/ECE350-CPU/toolchain/main/proc/vivado/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/af314/Documents/ECE350-CPU/toolchain/main/proc/vivado/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1589.172 ; gain = 259.898
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1593.895 ; gain = 4.723

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 108413e20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1609.059 ; gain = 15.164

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 108413e20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1820.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 172b7e163

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1820.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18d7bed98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1820.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18d7bed98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1820.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18d7bed98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1820.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18d7bed98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1820.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1820.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 196679eaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1820.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 196679eaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1820.773 ; gain = 0.645

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196679eaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.773 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.773 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 196679eaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1820.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1820.922 ; gain = 0.148
INFO: [Common 17-1381] The checkpoint 'C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
Command: report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130a2bdb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1863.250 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fefa3c5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a705b888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a705b888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a705b888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 138f0e94b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ed66b2f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ed66b2f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.250 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 180440e63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: fe75c23b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 2 Global Placement | Checksum: fe75c23b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 127721ae5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23cf24fd7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b4022699

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 246269ebb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bcd53647

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ec7dc5d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bf726de5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1510e058f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 191fe551c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 191fe551c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148f21870

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.820 | TNS=-7.820 |
Phase 1 Physical Synthesis Initialization | Checksum: d394ab1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1863.250 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1612a23fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 148f21870

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.614. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: abac941a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: abac941a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: abac941a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: abac941a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: abac941a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.250 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12d892235

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000
Ending Placer Task | Checksum: 10621141c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1863.250 ; gain = 0.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1863.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1863.250 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_placed.rpt -pb Wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1863.250 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.250 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.614 | TNS=-7.614 |
Phase 1 Physical Synthesis Initialization | Checksum: 13a094d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1863.250 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.614 | TNS=-7.614 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13a094d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.614 | TNS=-7.614 |
INFO: [Physopt 32-702] Processed net serializer1/AUD_PWM_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net serializer1/lessThan_carry_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.461 | TNS=-7.461 |
INFO: [Physopt 32-735] Processed net serializer1/lessThan_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.336 | TNS=-7.336 |
INFO: [Physopt 32-735] Processed net serializer1/lessThan_carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.283 | TNS=-7.283 |
INFO: [Physopt 32-702] Processed net serializer1/lessThan_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net serializer1/D[3].  Did not re-place instance serializer1/lessThan1_i_7
INFO: [Physopt 32-572] Net serializer1/D[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net serializer1/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net lessThan1_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.022 | TNS=-7.022 |
INFO: [Physopt 32-702] Processed net lessThan1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net lessThan1_i_63_n_0.  Did not re-place instance lessThan1_i_63
INFO: [Physopt 32-702] Processed net lessThan1_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_73_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net lessThan1_i_159_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.939 | TNS=-6.939 |
INFO: [Physopt 32-702] Processed net lessThan1_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_169_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_234_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net lessThan1_i_257_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.935 | TNS=-6.935 |
INFO: [Physopt 32-702] Processed net lessThan1_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_111_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net lessThan1_i_254_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-6.912 |
INFO: [Physopt 32-702] Processed net lessThan1_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan1_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net duty_cycle_total0_n_87. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/AUD_PWM_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net serializer1/D[3].  Did not re-place instance serializer1/lessThan1_i_7
INFO: [Physopt 32-702] Processed net serializer1/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net lessThan1_i_63_n_0.  Did not re-place instance lessThan1_i_63
INFO: [Physopt 32-702] Processed net lessThan1_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_73_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_111_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan1_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net duty_cycle_total0_n_87. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-6.912 |
Phase 3 Critical Path Optimization | Checksum: 13a094d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1863.250 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-6.912 |
INFO: [Physopt 32-702] Processed net serializer1/AUD_PWM_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net serializer1/D[3].  Did not re-place instance serializer1/lessThan1_i_7
INFO: [Physopt 32-572] Net serializer1/D[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net serializer1/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net lessThan1_i_63_n_0.  Did not re-place instance lessThan1_i_63
INFO: [Physopt 32-702] Processed net lessThan1_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_73_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_111_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan1_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net duty_cycle_total0_n_87. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/AUD_PWM_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net serializer1/D[3].  Did not re-place instance serializer1/lessThan1_i_7
INFO: [Physopt 32-702] Processed net serializer1/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net lessThan1_i_63_n_0.  Did not re-place instance lessThan1_i_63
INFO: [Physopt 32-702] Processed net lessThan1_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_73_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_111_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lessThan1_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net serializer1/lessThan1_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net duty_cycle_total0_n_87. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-6.912 |
Phase 4 Critical Path Optimization | Checksum: 13a094d06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1863.250 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.250 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.912 | TNS=-6.912 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.702  |          0.702  |            0  |              0  |                     7  |           0  |           2  |  00:00:00  |
|  Total          |          0.702  |          0.702  |            0  |              0  |                     7  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1863.250 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 13ffe886a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1863.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1866.508 ; gain = 3.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 608e142b ConstDB: 0 ShapeSum: 79ab9347 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1056d143a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1980.918 ; gain = 105.344
Post Restoration Checksum: NetGraph: 959c164b NumContArr: 6fd0fdef Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1056d143a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1980.926 ; gain = 105.352

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1056d143a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1986.953 ; gain = 111.379

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1056d143a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1986.953 ; gain = 111.379
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fe87616c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.512 ; gain = 122.938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.858 | TNS=-6.858 | WHS=-0.317 | THS=-1.693 |

Phase 2 Router Initialization | Checksum: 147f703e4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.512 ; gain = 122.938

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 245
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 245
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 147f703e4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2005.754 ; gain = 130.180
Phase 3 Initial Routing | Checksum: e338271c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.487 | TNS=-7.487 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 136f9c3c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.951 | TNS=-6.951 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ab78afcb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.040 | TNS=-7.040 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 7a07b14f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180
Phase 4 Rip-up And Reroute | Checksum: 7a07b14f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16440209f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.871 | TNS=-6.871 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 8b8382a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 8b8382a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180
Phase 5 Delay and Skew Optimization | Checksum: 8b8382a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e5d41009

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.871 | TNS=-6.871 | WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e5d41009

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180
Phase 6 Post Hold Fix | Checksum: e5d41009

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0411716 %
  Global Horizontal Routing Utilization  = 0.0369423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: af01c6f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: af01c6f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 992373ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.871 | TNS=-6.871 | WHS=0.075  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 992373ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 130.180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
208 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.754 ; gain = 139.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2015.309 ; gain = 9.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
Command: report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/af314/Documents/ECE350-CPU/xadc_testing/xadc_testing.runs/impl_1/Wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
Command: report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
220 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Wrapper_route_status.rpt -pb Wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Wrapper_bus_skew_routed.rpt -pb Wrapper_bus_skew_routed.pb -rpx Wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 20 16:04:59 2025...
