// Seed: 1614313592
module module_0 (
    output tri1  id_0,
    output uwire id_1
);
  initial begin : LABEL_0
    disable id_3;
  end
  assign id_0 = -1'b0;
  logic id_4;
  parameter integer id_5 = 1;
  parameter id_6 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    output uwire id_6,
    output logic id_7,
    output supply1 id_8,
    output wor id_9,
    input tri0 id_10,
    output wor id_11,
    input wor id_12,
    input tri id_13
    , id_15
);
  wire id_16;
  assign id_8 = 1;
  logic [7:0] \id_17 , id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  assign id_21[-1] = -1;
  always id_7 = "" ? id_19 : id_25 - -1;
  parameter id_27 = -1'h0;
  integer id_28;
  ;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  wire id_29;
  wire id_30;
endmodule
