5 18 1fd81 5 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (timescale2.7.vcd) 2 -o (timescale2.7.cdd) 2 -v (timescale2.7.v) 2 -y (lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 100000000000000000 
3 0 main "main" 0 timescale2.7.v 11 24 1000000000000000 
3 0 ts_module "main.tsm" 0 lib/ts_module.v 3 15 1000000000000000 
2 1 7 7 7 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 5 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 1 ts_module.u$0 "main.tsm.u$0" 0 lib/ts_module.v 7 13 1000000000000000 
2 2 8 8 8 50008 1 0 21004 0 0 1 16 0 0
2 3 8 8 8 10001 0 1 1410 0 0 1 1 a
2 4 8 8 8 10008 1 37 16 2 3
2 5 9 9 9 20002 1 0 1008 0 0 32 48 1 0
2 6 9 9 9 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 10 10 10 50008 1 0 21008 0 0 1 16 1 0
2 8 10 10 10 10001 0 1 1410 0 0 1 1 a
2 9 10 10 10 10008 1 37 1a 7 8
2 10 11 11 11 20002 1 0 1008 0 0 32 48 1 0
2 11 11 11 11 10002 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 12 12 12 50008 1 0 21004 0 0 1 16 0 0
2 13 12 12 12 10001 0 1 1410 0 0 1 1 a
2 14 12 12 12 10008 1 37 16 12 13
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 11 11 4
4 11 0 14 0 4
4 14 0 0 0 4
3 1 main.u$0 "main.u$0" 0 timescale2.7.v 15 22 1000000000000000 
