[*]
[*] GTKWave Analyzer v3.3.58 (w)1999-2014 BSI
[*] Wed May 10 16:29:31 2017
[*]
[dumpfile] "/home/cospan/Projects/nysa-verilog/verilog/generic/test/axi_dev_master/design.vcd"
[dumpfile_mtime] "Wed May 10 16:27:48 2017"
[dumpfile_size] 12884
[savefile] "/home/cospan/Projects/nysa-verilog/verilog/generic/test/axi_dev_master/waveforms.gtkw"
[timestart] 0
[size] 1918 1059
[pos] -1 -1
*-7.110686 158 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_cocotb.
[treeopen] tb_cocotb.am.
[sst_width] 210
[signals_width] 222
[sst_expanded] 1
[sst_vpaned_height] 313
@28
tb_cocotb.clk
tb_cocotb.rst
@22
tb_cocotb.test_id[31:0]
@200
-
@800200
-Command Interface
@28
tb_cocotb.CMD_EN
tb_cocotb.CMD_ACK
@200
-
@22
tb_cocotb.CMD_ADR[31:0]
@28
tb_cocotb.CMD_ADR_FIXED
tb_cocotb.CMD_ADR_WRAP
tb_cocotb.CMD_ERROR
tb_cocotb.CMD_INTERRUPT
@22
tb_cocotb.CMD_STATUS[31:0]
@28
tb_cocotb.CMD_WR_RD
@200
-
@28
tb_cocotb.am.i_ingress_clk
tb_cocotb.am.o_ingress_rdy[1:0]
tb_cocotb.am.i_ingress_act[1:0]
tb_cocotb.am.i_ingress_stb
@22
tb_cocotb.am.o_ingress_size[23:0]
tb_cocotb.am.i_ingress_data[31:0]
@200
-
@28
tb_cocotb.am.i_egress_clk
tb_cocotb.am.o_egress_rdy
tb_cocotb.am.i_egress_act
tb_cocotb.am.i_egress_stb
@22
tb_cocotb.am.o_egress_size[23:0]
tb_cocotb.am.o_egress_data[31:0]
@200
-
@1000200
-Command Interface
@200
-
@c00200
-AXI Slave
@22
tb_cocotb.AXIS_ARADDR[31:0]
@28
tb_cocotb.AXIS_ARBURST[1:0]
@22
tb_cocotb.AXIS_ARCACHE[3:0]
tb_cocotb.AXIS_ARID[3:0]
@28
tb_cocotb.AXIS_ARLOCK[1:0]
tb_cocotb.AXIS_ARPROT[2:0]
tb_cocotb.AXIS_ARREADY
tb_cocotb.AXIS_ARSIZE[2:0]
tb_cocotb.AXIS_ARVALID
@22
tb_cocotb.AXIS_AWADDR[31:0]
@28
tb_cocotb.AXIS_AWBURST[1:0]
@22
tb_cocotb.AXIS_AWCACHE[3:0]
tb_cocotb.AXIS_AWID[3:0]
@28
tb_cocotb.AXIS_AWLOCK[1:0]
tb_cocotb.AXIS_AWPROT[2:0]
tb_cocotb.AXIS_AWREADY
tb_cocotb.AXIS_AWSIZE[2:0]
tb_cocotb.AXIS_AWVALID
@22
tb_cocotb.AXIS_BID[3:0]
@28
tb_cocotb.AXIS_BREADY
tb_cocotb.AXIS_BRESP[1:0]
tb_cocotb.AXIS_BVALID
@22
tb_cocotb.AXIS_RDATA[31:0]
tb_cocotb.AXIS_RID[3:0]
@28
tb_cocotb.AXIS_RLAST
tb_cocotb.AXIS_RREADY
tb_cocotb.AXIS_RVALID
@22
tb_cocotb.AXIS_WDATA[31:0]
tb_cocotb.AXIS_WID[3:0]
@28
tb_cocotb.AXIS_WLAST
tb_cocotb.AXIS_WREADY
tb_cocotb.AXIS_WVALID
@1401200
-AXI Slave
@200
-
[pattern_trace] 1
[pattern_trace] 0
