Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 31 14:11:41 2020
| Host         : DESKTOP-H1Q1KQV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sea_traffic_timing_summary_routed.rpt -pb sea_traffic_timing_summary_routed.pb -rpx sea_traffic_timing_summary_routed.rpx -warn_on_violation
| Design       : sea_traffic
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: time_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.749        0.000                      0                   60        0.196        0.000                      0                   60        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.749        0.000                      0                   60        0.196        0.000                      0                   60        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.058ns (22.243%)  route 3.699ns (77.757%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.257     9.881    clear
    SLICE_X20Y25         FDRE                                         r  time_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.482    14.820    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[0]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X20Y25         FDRE (Setup_fdre_C_R)       -0.429    14.630    time_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.058ns (22.243%)  route 3.699ns (77.757%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.257     9.881    clear
    SLICE_X20Y25         FDRE                                         r  time_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.482    14.820    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[1]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X20Y25         FDRE (Setup_fdre_C_R)       -0.429    14.630    time_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.058ns (22.243%)  route 3.699ns (77.757%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.257     9.881    clear
    SLICE_X20Y25         FDRE                                         r  time_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.482    14.820    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[2]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X20Y25         FDRE (Setup_fdre_C_R)       -0.429    14.630    time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.058ns (22.243%)  route 3.699ns (77.757%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.257     9.881    clear
    SLICE_X20Y25         FDRE                                         r  time_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.482    14.820    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[3]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X20Y25         FDRE (Setup_fdre_C_R)       -0.429    14.630    time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.058ns (22.922%)  route 3.558ns (77.078%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.116     9.740    clear
    SLICE_X20Y26         FDRE                                         r  time_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484    14.822    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[4]/C
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X20Y26         FDRE (Setup_fdre_C_R)       -0.429    14.632    time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.058ns (22.922%)  route 3.558ns (77.078%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.116     9.740    clear
    SLICE_X20Y26         FDRE                                         r  time_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484    14.822    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[5]/C
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X20Y26         FDRE (Setup_fdre_C_R)       -0.429    14.632    time_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.058ns (22.922%)  route 3.558ns (77.078%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.116     9.740    clear
    SLICE_X20Y26         FDRE                                         r  time_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484    14.822    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[6]/C
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X20Y26         FDRE (Setup_fdre_C_R)       -0.429    14.632    time_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.058ns (22.922%)  route 3.558ns (77.078%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          1.116     9.740    clear
    SLICE_X20Y26         FDRE                                         r  time_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484    14.822    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[7]/C
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X20Y26         FDRE (Setup_fdre_C_R)       -0.429    14.632    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.058ns (23.696%)  route 3.407ns (76.304%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          0.965     9.589    clear
    SLICE_X20Y27         FDRE                                         r  time_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.485    14.823    clk_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  time_count_reg[10]/C
                         clock pessimism              0.274    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X20Y27         FDRE (Setup_fdre_C_R)       -0.429    14.633    time_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.058ns (23.696%)  route 3.407ns (76.304%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.607     5.124    clk_IBUF_BUFG
    SLICE_X20Y30         FDRE                                         r  time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  time_count_reg[22]/Q
                         net (fo=3, routed)           1.299     6.879    time_count_reg[22]
    SLICE_X22Y30         LUT4 (Prop_lut4_I3_O)        0.150     7.029 r  FSM_onehot_next_state_reg[2]_i_8/O
                         net (fo=2, routed)           0.729     7.758    FSM_onehot_next_state_reg[2]_i_8_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  FSM_onehot_next_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.414     8.500    FSM_onehot_next_state_reg[2]_i_5_n_0
    SLICE_X21Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.624 r  time_count[0]_i_1/O
                         net (fo=30, routed)          0.965     9.589    clear
    SLICE_X20Y27         FDRE                                         r  time_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.485    14.823    clk_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  time_count_reg[11]/C
                         clock pessimism              0.274    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X20Y27         FDRE (Setup_fdre_C_R)       -0.429    14.633    time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.519%)  route 0.116ns (38.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.408    clk_IBUF_BUFG
    SLICE_X21Y29         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.116     1.665    state[1]
    SLICE_X19Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.710 r  LED_2_i_1/O
                         net (fo=1, routed)           0.000     1.710    LED_2_i_1_n_0
    SLICE_X19Y29         FDRE                                         r  LED_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.820     1.919    clk_IBUF_BUFG
    SLICE_X19Y29         FDRE                                         r  LED_2_reg/C
                         clock pessimism             -0.497     1.422    
    SLICE_X19Y29         FDRE (Hold_fdre_C_D)         0.092     1.514    LED_2_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     1.404    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  time_count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.678    time_count_reg[2]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  time_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.789    time_count_reg[0]_i_2_n_5
    SLICE_X20Y25         FDRE                                         r  time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.914    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[2]/C
                         clock pessimism             -0.510     1.404    
    SLICE_X20Y25         FDRE (Hold_fdre_C_D)         0.105     1.509    time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 time_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.405    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  time_count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.679    time_count_reg[6]
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.790 r  time_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.790    time_count_reg[4]_i_1_n_5
    SLICE_X20Y26         FDRE                                         r  time_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.915    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[6]/C
                         clock pessimism             -0.510     1.405    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.105     1.510    time_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 time_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.552     1.407    clk_IBUF_BUFG
    SLICE_X20Y28         FDRE                                         r  time_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  time_count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.682    time_count_reg[14]
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.793 r  time_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.793    time_count_reg[12]_i_1_n_5
    SLICE_X20Y28         FDRE                                         r  time_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     1.918    clk_IBUF_BUFG
    SLICE_X20Y28         FDRE                                         r  time_count_reg[14]/C
                         clock pessimism             -0.511     1.407    
    SLICE_X20Y28         FDRE (Hold_fdre_C_D)         0.105     1.512    time_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 time_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.410    clk_IBUF_BUFG
    SLICE_X20Y31         FDRE                                         r  time_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  time_count_reg[26]/Q
                         net (fo=3, routed)           0.134     1.685    time_count_reg[26]
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.796 r  time_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.796    time_count_reg[24]_i_1_n_5
    SLICE_X20Y31         FDRE                                         r  time_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.921    clk_IBUF_BUFG
    SLICE_X20Y31         FDRE                                         r  time_count_reg[26]/C
                         clock pessimism             -0.511     1.410    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.105     1.515    time_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.193%)  route 0.208ns (52.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.408    clk_IBUF_BUFG
    SLICE_X21Y29         FDRE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.208     1.757    state[0]
    SLICE_X19Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  LED_1_i_2/O
                         net (fo=1, routed)           0.000     1.802    LED_1_i_2_n_0
    SLICE_X19Y29         FDRE                                         r  LED_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.820     1.919    clk_IBUF_BUFG
    SLICE_X19Y29         FDRE                                         r  LED_1_reg/C
                         clock pessimism             -0.497     1.422    
    SLICE_X19Y29         FDRE (Hold_fdre_C_D)         0.091     1.513    LED_1_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 time_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.552     1.407    clk_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  time_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  time_count_reg[10]/Q
                         net (fo=3, routed)           0.144     1.692    time_count_reg[10]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  time_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    time_count_reg[8]_i_1_n_5
    SLICE_X20Y27         FDRE                                         r  time_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.818     1.917    clk_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  time_count_reg[10]/C
                         clock pessimism             -0.510     1.407    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.105     1.512    time_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 time_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.681%)  route 0.157ns (38.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.408    clk_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  time_count_reg[18]/Q
                         net (fo=4, routed)           0.157     1.706    time_count_reg[18]
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  time_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    time_count_reg[16]_i_1_n_5
    SLICE_X20Y29         FDRE                                         r  time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.820     1.919    clk_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  time_count_reg[18]/C
                         clock pessimism             -0.511     1.408    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.105     1.513    time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     1.404    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  time_count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.678    time_count_reg[2]
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.822 r  time_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.822    time_count_reg[0]_i_2_n_4
    SLICE_X20Y25         FDRE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.914    clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  time_count_reg[3]/C
                         clock pessimism             -0.510     1.404    
    SLICE_X20Y25         FDRE (Hold_fdre_C_D)         0.105     1.509    time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 time_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.405    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  time_count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.679    time_count_reg[6]
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.823 r  time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    time_count_reg[4]_i_1_n_4
    SLICE_X20Y26         FDRE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.915    clk_IBUF_BUFG
    SLICE_X20Y26         FDRE                                         r  time_count_reg[7]/C
                         clock pessimism             -0.510     1.405    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.105     1.510    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y29   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y29   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y29   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y29   LED_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y29   LED_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y25   time_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y27   time_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y27   time_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y28   time_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y26   time_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y26   time_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y26   time_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y26   time_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y29   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y29   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y29   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y29   LED_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y29   LED_2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y25   time_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y25   time_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y25   time_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31   time_count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31   time_count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31   time_count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31   time_count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y25   time_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y25   time_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y27   time_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y27   time_count_reg[11]/C



