<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ads8681_block_1_lmb_bram_0_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ads8681_block_1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ads8681_block_1_xbar_0_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ads8681_block_1_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ads8681_block_1_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Run Id="ads8681_block_1_mdm_2_0_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_mdm_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ads8681_block_1_lmb_bram_1_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ads8681_block_1_microblaze_riscv_0_axi_intc_0_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_microblaze_riscv_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ads8681_block_1_microblaze_riscv_0_0_synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_microblaze_riscv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ads8681_block_1_lmb_bram_0_synth_1"/>
		<Parent Id="ads8681_block_1_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="ads8681_block_1_xbar_0_synth_1"/>
		<Parent Id="ads8681_block_1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="ads8681_block_1_mdm_2_0_synth_1"/>
		<Parent Id="ads8681_block_1_lmb_bram_1_synth_1"/>
		<Parent Id="ads8681_block_1_microblaze_riscv_0_axi_intc_0_synth_1"/>
		<Parent Id="ads8681_block_1_microblaze_riscv_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="ads8681_block_1_lmb_bram_0_synth_1"/>
		<Parent Id="ads8681_block_1_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="ads8681_block_1_xbar_0_synth_1"/>
		<Parent Id="ads8681_block_1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="ads8681_block_1_mdm_2_0_synth_1"/>
		<Parent Id="ads8681_block_1_lmb_bram_1_synth_1"/>
		<Parent Id="ads8681_block_1_microblaze_riscv_0_axi_intc_0_synth_1"/>
		<Parent Id="ads8681_block_1_microblaze_riscv_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.ignorePathLengthChecks" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

