Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Budkova\Documents\Quartus\ki4_test\jtag_unit.qsys --block-symbol-file --output-directory=C:\Users\Budkova\Documents\Quartus\ki4_test\jtag_unit --family="Cyclone IV E" --part=EP4CE10F17C7
Progress: Loading ki4_test/jtag_unit.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 17.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Budkova\Documents\Quartus\ki4_test\jtag_unit.qsys --synthesis=VHDL --greybox --output-directory=C:\Users\Budkova\Documents\Quartus\ki4_test\jtag_unit\synthesis --family="Cyclone IV E" --part=EP4CE10F17C7
Progress: Loading ki4_test/jtag_unit.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 17.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: jtag_unit: Generating jtag_unit "jtag_unit" for QUARTUS_SYNTH
Info: virtual_jtag_0: "jtag_unit" instantiated altera_virtual_jtag "virtual_jtag_0"
Info: jtag_unit: Done "jtag_unit" with 2 modules, 1 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
