v++ -c -k  aes192CtrDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192CtrDec.cpp -o aes192CtrDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192CtrEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192CtrEnc.cpp -o aes192CtrEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Ctr/report/aes192CtrDec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Ctr/log/aes192CtrDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Ctr/report/aes192CtrEnc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Ctr/log/aes192CtrEnc
Running Dispatch Server on port:46103
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrDec.xo.compile_summary, at Mon Jan 23 23:33:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:33:07 2023
Running Dispatch Server on port:37063
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrEnc.xo.compile_summary, at Mon Jan 23 23:33:09 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:33:09 2023
Running Rule Check Server on port:46097
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Ctr/report/aes192CtrDec/v++_compile_aes192CtrDec_guidance.html', at Mon Jan 23 23:33:11 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:34565
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Ctr/report/aes192CtrEnc/v++_compile_aes192CtrEnc_guidance.html', at Mon Jan 23 23:33:11 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192CtrDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192CtrEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192CtrDec Log file: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/aes192CtrDec/aes192CtrDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'updateKey'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, function 'updateKey'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_ctr_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 35, loop 'decryption_ctr_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Ctr/report/aes192CtrDec/system_estimate_aes192CtrDec.xtxt
INFO: [v++ 60-586] Created aes192CtrDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 11s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192CtrEnc Log file: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/aes192CtrEnc/aes192CtrEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_ctr_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'encryption_ctr_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Ctr/report/aes192CtrEnc/system_estimate_aes192CtrEnc.xtxt
INFO: [v++ 60-586] Created aes192CtrEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 32s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192CtrDec.xo aes192CtrEnc.xo -o aes192Ctr.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/logs/link
Running Dispatch Server on port:41233
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192Ctr.xclbin.link_summary, at Mon Jan 23 23:37:47 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:37:47 2023
Running Rule Check Server on port:46755
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/reports/link/v++_link_aes192Ctr_guidance.html', at Mon Jan 23 23:37:48 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:37:58] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrDec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrEnc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:38:03 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192CtrEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:38:03] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/iprepo/xilinx_com_hls_aes192CtrEnc_1_0,aes192CtrEnc -ip /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/iprepo/xilinx_com_hls_aes192CtrDec_1_0,aes192CtrDec -o /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:38:19] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 2909 ; free virtual = 185042
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:38:19] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192CtrDec:1:aes192CtrDec_1 -nk aes192CtrEnc:1:aes192CtrEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192CtrDec, num: 1  {aes192CtrDec_1}
INFO: [CFGEN 83-0]   kernel: aes192CtrEnc, num: 1  {aes192CtrEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrDec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrDec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrDec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrEnc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrEnc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CtrEnc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [23:38:27] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 2538 ; free virtual = 182819
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:38:27] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:38:32] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 3584 ; free virtual = 183868
INFO: [v++ 60-1441] [23:38:32] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3627 ; free virtual = 183906
INFO: [v++ 60-1443] [23:38:32] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link
INFO: [v++ 60-1441] [23:38:37] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3206 ; free virtual = 183502
INFO: [v++ 60-1443] [23:38:37] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link
INFO: [v++ 60-1441] [23:38:41] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 1602 ; free virtual = 181325
INFO: [v++ 60-1443] [23:38:41] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Ctr/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192CtrEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192CtrDec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[23:39:25] Run vpl: Step create_project: Started
Creating Vivado project.
[23:39:32] Run vpl: Step create_project: Completed
[23:39:32] Run vpl: Step create_bd: Started
[23:40:48] Run vpl: Step create_bd: RUNNING...
[23:42:04] Run vpl: Step create_bd: RUNNING...
[23:42:31] Run vpl: Step create_bd: Completed
[23:42:31] Run vpl: Step update_bd: Started
[23:42:32] Run vpl: Step update_bd: Completed
[23:42:32] Run vpl: Step generate_target: Started
[23:43:49] Run vpl: Step generate_target: RUNNING...
[23:45:04] Run vpl: Step generate_target: RUNNING...
[23:45:54] Run vpl: Step generate_target: Completed
[23:45:54] Run vpl: Step config_hw_runs: Started
[23:46:06] Run vpl: Step config_hw_runs: Completed
[23:46:06] Run vpl: Step synth: Started
[23:46:37] Block-level synthesis in progress, 0 of 16 jobs complete, 2 jobs running.
[23:47:07] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:47:38] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:48:09] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:48:39] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:49:09] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:49:40] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:50:10] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:50:41] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:51:11] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:51:41] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:52:12] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:52:42] Block-level synthesis in progress, 3 of 16 jobs complete, 5 jobs running.
[23:53:13] Block-level synthesis in progress, 4 of 16 jobs complete, 7 jobs running.
[23:53:43] Block-level synthesis in progress, 7 of 16 jobs complete, 5 jobs running.
[23:54:14] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[23:54:44] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[23:55:15] Block-level synthesis in progress, 8 of 16 jobs complete, 6 jobs running.
[23:55:45] Block-level synthesis in progress, 8 of 16 jobs complete, 6 jobs running.
[23:56:16] Block-level synthesis in progress, 10 of 16 jobs complete, 4 jobs running.
[23:56:46] Block-level synthesis in progress, 11 of 16 jobs complete, 5 jobs running.
[23:57:16] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:57:47] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:58:17] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:58:48] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:18] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:48] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:00:19] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:00:49] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:01:20] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:01:50] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:02:21] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:02:51] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:03:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:03:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:04:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:04:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:05:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:05:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:06:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:06:54] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:07:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:07:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:08:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:08:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:09:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:09:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:10:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:10:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:11:27] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:11:58] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:12:28] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:12:58] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:13:29] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:13:59] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:14:30] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:15:00] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:15:30] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:16:00] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:16:31] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:17:01] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[00:17:31] Top-level synthesis in progress.
[00:18:01] Top-level synthesis in progress.
[00:18:31] Top-level synthesis in progress.
[00:19:01] Top-level synthesis in progress.
[00:19:32] Top-level synthesis in progress.
[00:20:04] Run vpl: Step synth: Completed
[00:20:04] Run vpl: Step impl: Started
[00:32:14] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 53m 28s 

[00:32:14] Starting logic optimization..
[00:34:16] Phase 1 Retarget
[00:35:17] Phase 2 Constant propagation
[00:35:17] Phase 3 Sweep
[00:37:18] Phase 4 BUFG optimization
[00:37:18] Phase 5 Shift Register Optimization
[00:37:49] Phase 6 Post Processing Netlist
[00:41:22] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 08s 

[00:41:22] Starting logic placement..
[00:42:54] Phase 1 Placer Initialization
[00:42:54] Phase 1.1 Placer Initialization Netlist Sorting
[00:45:26] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[00:45:57] Phase 1.3 Build Placer Netlist Model
[00:47:28] Phase 1.4 Constrain Clocks/Macros
[00:47:58] Phase 2 Global Placement
[00:47:58] Phase 2.1 Floorplanning
[00:48:59] Phase 2.1.1 Partition Driven Placement
[00:48:59] Phase 2.1.1.1 PBP: Partition Driven Placement
[00:50:00] Phase 2.1.1.2 PBP: Clock Region Placement
[00:54:04] Phase 2.1.1.3 PBP: Compute Congestion
[00:54:04] Phase 2.1.1.4 PBP: UpdateTiming
[00:54:35] Phase 2.1.1.5 PBP: Add part constraints
[00:54:35] Phase 2.2 Update Timing before SLR Path Opt
[00:54:35] Phase 2.3 Global Placement Core
[01:05:16] Phase 2.3.1 Physical Synthesis In Placer
[01:08:50] Phase 3 Detail Placement
[01:08:50] Phase 3.1 Commit Multi Column Macros
[01:08:50] Phase 3.2 Commit Most Macros & LUTRAMs
[01:10:22] Phase 3.3 Small Shape DP
[01:10:22] Phase 3.3.1 Small Shape Clustering
[01:11:23] Phase 3.3.2 Flow Legalize Slice Clusters
[01:11:23] Phase 3.3.3 Slice Area Swap
[01:13:25] Phase 3.4 Place Remaining
[01:13:56] Phase 3.5 Re-assign LUT pins
[01:14:26] Phase 3.6 Pipeline Register Optimization
[01:14:26] Phase 3.7 Fast Optimization
[01:15:27] Phase 4 Post Placement Optimization and Clean-Up
[01:15:27] Phase 4.1 Post Commit Optimization
[01:16:59] Phase 4.1.1 Post Placement Optimization
[01:17:29] Phase 4.1.1.1 BUFG Insertion
[01:17:29] Phase 1 Physical Synthesis Initialization
[01:18:00] Phase 4.1.1.2 BUFG Replication
[01:19:01] Phase 4.1.1.3 Replication
[01:20:33] Phase 4.2 Post Placement Cleanup
[01:20:33] Phase 4.3 Placer Reporting
[01:20:33] Phase 4.3.1 Print Estimated Congestion
[01:21:03] Phase 4.4 Final Placement Cleanup
[01:25:38] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 44m 16s 

[01:25:38] Starting logic routing..
[01:27:09] Phase 1 Build RT Design
[01:30:11] Phase 2 Router Initialization
[01:30:11] Phase 2.1 Fix Topology Constraints
[01:34:16] Phase 2.2 Pre Route Cleanup
[01:34:47] Phase 2.3 Global Clock Net Routing
[01:35:17] Phase 2.4 Update Timing
[01:37:51] Phase 2.5 Update Timing for Bus Skew
[01:37:51] Phase 2.5.1 Update Timing
[01:39:23] Phase 3 Initial Routing
[01:39:23] Phase 3.1 Global Routing
[01:40:24] Phase 4 Rip-up And Reroute
[01:40:24] Phase 4.1 Global Iteration 0
[01:47:03] Phase 4.2 Global Iteration 1
[01:48:35] Phase 4.3 Global Iteration 2
[01:49:37] Phase 5 Delay and Skew Optimization
[01:49:37] Phase 5.1 Delay CleanUp
[01:49:37] Phase 5.1.1 Update Timing
[01:50:38] Phase 5.2 Clock Skew Optimization
[01:51:09] Phase 6 Post Hold Fix
[01:51:09] Phase 6.1 Hold Fix Iter
[01:51:09] Phase 6.1.1 Update Timing
[01:52:40] Phase 7 Leaf Clock Prog Delay Opt
[01:53:41] Phase 8 Route finalize
[01:53:41] Phase 9 Verifying routed nets
[01:54:12] Phase 10 Depositing Routes
[01:55:13] Phase 11 Post Router Timing
[01:55:13] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 29m 35s 

[01:55:13] Starting bitstream generation..
[02:14:35] Creating bitmap...
[02:24:16] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[02:24:16] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 29m 03s 
[02:25:09] Run vpl: Step impl: Completed
[02:25:10] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:25:11] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:34 ; elapsed = 02:46:29 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 51841 ; free virtual = 152822
INFO: [v++ 60-1443] [02:25:11] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:25:16] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 54333 ; free virtual = 155372
INFO: [v++ 60-1443] [02:25:16] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192Ctr.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31989616 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4010 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8989 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/aes192Ctr.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18640 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (32050945 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192Ctr.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:25:17] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 54294 ; free virtual = 155367
INFO: [v++ 60-1443] [02:25:17] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192Ctr.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192Ctr.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link
INFO: [v++ 60-1441] [02:25:18] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 54284 ; free virtual = 155366
INFO: [v++ 60-1443] [02:25:18] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/link/run_link
INFO: [v++ 60-1441] [02:25:18] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 54284 ; free virtual = 155366
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/reports/link/system_estimate_aes192Ctr.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192Ctr.ltx
INFO: [v++ 60-586] Created aes192Ctr.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/reports/link/v++_link_aes192Ctr_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Ctr/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Ctr/aes192Ctr.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 47m 42s
INFO: [v++ 60-1653] Closing dispatch client.
