Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'generate_random_test_values' is not declared [C:/Users/HP/Desktop/Mtech notes/2nd Sem Mtech/System Verilog/EL/perceptron1/perceptron1.srcs/sim_1/new/tb_perceptron.sv:207]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
