Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Jul  9 08:02:40 2019
| Host         : travis-job-eee7ac97-7c37-47d2-b042-6a8c59c8fb2a running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.030        0.000                      0                 6222        0.037        0.000                      0                 6221        3.750        0.000                       0                  1956  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk12    {0.000 41.666}     83.333          12.000          
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12                                                                                                                                                          81.178        0.000                       0                     1  
sys_clk             1.030        0.000                      0                 6221        0.037        0.000                      0                 6221        3.750        0.000                       0                  1955  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.474        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 1.614ns (18.656%)  route 7.038ns (81.344%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.330     8.840    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.251    10.216    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.442    11.442    lm32_cpu/mc_arithmetic/out
    SLICE_X54Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[2]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X54Y18         FDRE (Setup_fdre_C_CE)      -0.169    11.246    lm32_cpu/mc_arithmetic/a_reg[2]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 1.614ns (18.656%)  route 7.038ns (81.344%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.330     8.840    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.251    10.216    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.442    11.442    lm32_cpu/mc_arithmetic/out
    SLICE_X54Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[6]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X54Y18         FDRE (Setup_fdre_C_CE)      -0.169    11.246    lm32_cpu/mc_arithmetic/a_reg[6]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 1.614ns (18.656%)  route 7.038ns (81.344%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.330     8.840    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.251    10.216    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.442    11.442    lm32_cpu/mc_arithmetic/out
    SLICE_X54Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[5]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X54Y18         FDRE (Setup_fdre_C_CE)      -0.169    11.246    lm32_cpu/mc_arithmetic/cycles_reg[5]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.614ns (18.750%)  route 6.994ns (81.250%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.330     8.840    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.208    10.173    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X56Y19         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.442    11.442    lm32_cpu/mc_arithmetic/out
    SLICE_X56Y19         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[7]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X56Y19         FDRE (Setup_fdre_C_CE)      -0.169    11.246    lm32_cpu/mc_arithmetic/a_reg[7]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 1.614ns (18.852%)  route 6.947ns (81.148%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.330     8.840    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.161    10.126    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X53Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.442    11.442    lm32_cpu/mc_arithmetic/out
    SLICE_X53Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[3]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X53Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.210    lm32_cpu/mc_arithmetic/a_reg[3]
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 1.614ns (18.852%)  route 6.947ns (81.148%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.330     8.840    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.161    10.126    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X53Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.442    11.442    lm32_cpu/mc_arithmetic/out
    SLICE_X53Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[4]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X53Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.210    lm32_cpu/mc_arithmetic/a_reg[4]
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 1.614ns (18.852%)  route 6.947ns (81.148%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.330     8.840    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.964 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.161    10.126    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X53Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.442    11.442    lm32_cpu/mc_arithmetic/out
    SLICE_X53Y18         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[5]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X53Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.210    lm32_cpu/mc_arithmetic/a_reg[5]
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 1.614ns (19.658%)  route 6.596ns (80.342%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.543     9.053    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9/O
                         net (fo=1, routed)           0.597     9.775    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9_n_0
    RAMB36_X1Y3          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.487    11.487    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y3          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.008    11.495    
                         clock uncertainty           -0.035    11.460    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.894    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 1.614ns (19.665%)  route 6.593ns (80.335%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.389     8.899    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.124     9.023 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_8__2/O
                         net (fo=2, routed)           0.749     9.772    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_11__0[0]
    RAMB36_X1Y3          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.487    11.487    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y3          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.008    11.495    
                         clock uncertainty           -0.035    11.460    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.894    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.614ns (19.784%)  route 6.544ns (80.216%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        1.564     1.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     2.082 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.662     2.745    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     2.869 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.711     3.580    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.796     4.500    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.624 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.573     5.196    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.696     6.016    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.166 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           1.018     7.184    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.510 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.347     8.857    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.124     8.981 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_3__2/O
                         net (fo=2, routed)           0.741     9.723    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[5]
    RAMB18_X1Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1956, routed)        1.489    11.489    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.008    11.497    
                         clock uncertainty           -0.035    11.462    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.896    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 csrbankarray_interface0_bank_bus_dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.159%)  route 0.235ns (55.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.562     0.562    sys_clk
    SLICE_X43Y41         FDRE                                         r  csrbankarray_interface0_bank_bus_dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  csrbankarray_interface0_bank_bus_dat_r_reg[7]/Q
                         net (fo=1, routed)           0.235     0.938    csrbankarray_interface0_bank_bus_dat_r_reg_n_0_[7]
    SLICE_X34Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  basesoc_bus_wishbone_dat_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.983    basesoc_bus_wishbone_dat_r[7]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.831     0.831    sys_clk
    SLICE_X34Y43         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.120     0.946    basesoc_bus_wishbone_dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/refill_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.518%)  route 0.267ns (65.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.561     0.561    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y16         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/Q
                         net (fo=3, routed)           0.267     0.969    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Q[17]
    RAMB18_X1Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.876     0.876    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.622    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/wb_data_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/data_w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.852%)  route 0.220ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.551     0.551    lm32_cpu/load_store_unit/out
    SLICE_X33Y23         FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  lm32_cpu/load_store_unit/wb_data_m_reg[0]/Q
                         net (fo=2, routed)           0.220     0.911    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/wb_data_m_reg[31][0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.956 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/data_w[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    lm32_cpu/load_store_unit/data_m[0]
    SLICE_X36Y24         FDRE                                         r  lm32_cpu/load_store_unit/data_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.816     0.816    lm32_cpu/load_store_unit/out
    SLICE_X36Y24         FDRE                                         r  lm32_cpu/load_store_unit/data_w_reg[0]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.091     0.902    lm32_cpu/load_store_unit/data_w_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.371%)  route 0.258ns (64.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.551     0.551    lm32_cpu/load_store_unit/out
    SLICE_X37Y23         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  lm32_cpu/load_store_unit/store_data_m_reg[16]/Q
                         net (fo=2, routed)           0.258     0.949    lm32_cpu/load_store_unit/store_data_m[16]
    SLICE_X31Y21         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.820     0.820    lm32_cpu/load_store_unit/out
    SLICE_X31Y21         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[16]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.070     0.885    lm32_cpu/load_store_unit/d_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.080%)  route 0.250ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.551     0.551    lm32_cpu/load_store_unit/out
    SLICE_X37Y23         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  lm32_cpu/load_store_unit/store_data_m_reg[18]/Q
                         net (fo=2, routed)           0.250     0.941    lm32_cpu/load_store_unit/store_data_m[18]
    SLICE_X30Y21         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.820     0.820    lm32_cpu/load_store_unit/out
    SLICE_X30Y21         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[18]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.059     0.874    lm32_cpu/load_store_unit/d_dat_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/refill_address_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.691%)  route 0.290ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.562     0.562    lm32_cpu/instruction_unit/icache/out
    SLICE_X49Y15         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/Q
                         net (fo=3, routed)           0.290     0.993    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Q[18]
    RAMB18_X1Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.876     0.876    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.622    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/wb_data_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/data_w_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.181%)  route 0.199ns (46.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.553     0.553    lm32_cpu/load_store_unit/out
    SLICE_X37Y22         FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  lm32_cpu/load_store_unit/wb_data_m_reg[2]/Q
                         net (fo=2, routed)           0.199     0.880    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/wb_data_m_reg[31][2]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.098     0.978 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/data_w[2]_i_1/O
                         net (fo=1, routed)           0.000     0.978    lm32_cpu/load_store_unit/data_m[2]
    SLICE_X35Y23         FDRE                                         r  lm32_cpu/load_store_unit/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.816     0.816    lm32_cpu/load_store_unit/out
    SLICE_X35Y23         FDRE                                         r  lm32_cpu/load_store_unit/data_w_reg[2]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.091     0.902    lm32_cpu/load_store_unit/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.498%)  route 0.256ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.553     0.553    lm32_cpu/load_store_unit/out
    SLICE_X36Y28         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lm32_cpu/load_store_unit/store_data_m_reg[20]/Q
                         net (fo=2, routed)           0.256     0.950    lm32_cpu/load_store_unit/store_data_m[20]
    SLICE_X30Y26         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.817     0.817    lm32_cpu/load_store_unit/out
    SLICE_X30Y26         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[20]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.059     0.871    lm32_cpu/load_store_unit/d_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.563     0.563    sys_clk
    SLICE_X35Y48         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.267     0.970    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.831     0.831    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.578    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.563     0.563    sys_clk
    SLICE_X35Y48         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.267     0.970    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1956, routed)        0.831     0.831    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.578    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y10   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y11   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.474ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    rst_meta
    SLICE_X0Y75          FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1956, routed)        0.580     2.580    sys_clk
    SLICE_X0Y75          FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.580    
                         clock uncertainty           -0.025     2.555    
    SLICE_X0Y75          FDPE (Setup_fdpe_C_D)       -0.005     2.550    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.550    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.474    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     2.211 (r) | SLOW    |    -0.303 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.281 (r) | SLOW    |    -0.295 (r) | FAST    |          |
sys_clk   | user_btn0        | FDPE    | -     |     2.461 (r) | SLOW    |    -0.345 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      8.560 (r) | SLOW    |      2.906 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.544 (r) | SLOW    |      3.039 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.354 (r) | SLOW    |      3.045 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.970 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



