<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Raw Interrupt Status Register - risr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_p_i_m___r_i_s_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Raw Interrupt Status Register - risr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_p_i_m.html">Component : SPI Master Module - ALT_SPIM</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register reports the status of the SPI Master interrupts prior to masking.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">Transmit FIFO Empty Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">Transmit FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">Receive FIFO Underflow Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">Receive FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">Receive FIFO Full Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[31:5] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Empty Raw Interrupt Status - txeir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp15b1a8ee5c40213eefbbf45da699494c"></a><a class="anchor" id="ALT_SPIM_RISR_TXEIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga79746d997f9fa13299079045ec9875bd">ALT_SPIM_RISR_TXEIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txe_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaba1c9f312a32bed79aea73fc344d60e2">ALT_SPIM_RISR_TXEIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txe_intr interrupt is active prior masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga79746d997f9fa13299079045ec9875bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga79746d997f9fa13299079045ec9875bd">ALT_SPIM_RISR_TXEIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga79746d997f9fa13299079045ec9875bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1c9f312a32bed79aea73fc344d60e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaba1c9f312a32bed79aea73fc344d60e2">ALT_SPIM_RISR_TXEIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaba1c9f312a32bed79aea73fc344d60e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf859cea50dc2846d1c5af811e8ff44bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaf859cea50dc2846d1c5af811e8ff44bf">ALT_SPIM_RISR_TXEIR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf859cea50dc2846d1c5af811e8ff44bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c789d28a694a0dd7bb5b60c1ac9d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga66c789d28a694a0dd7bb5b60c1ac9d20">ALT_SPIM_RISR_TXEIR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga66c789d28a694a0dd7bb5b60c1ac9d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ac42efa19f04f0601c2fd42807e664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga91ac42efa19f04f0601c2fd42807e664">ALT_SPIM_RISR_TXEIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga91ac42efa19f04f0601c2fd42807e664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f13d78e239fd2e685f66bcd809b8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga69f13d78e239fd2e685f66bcd809b8c8">ALT_SPIM_RISR_TXEIR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga69f13d78e239fd2e685f66bcd809b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06163b276474863a92e6c55076c7a8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga06163b276474863a92e6c55076c7a8bc">ALT_SPIM_RISR_TXEIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga06163b276474863a92e6c55076c7a8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ac65bf0cdcc284700e11ae9f9b9f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga57ac65bf0cdcc284700e11ae9f9b9f04">ALT_SPIM_RISR_TXEIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga57ac65bf0cdcc284700e11ae9f9b9f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857c491dacb45019cba89ec9c37cd5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga857c491dacb45019cba89ec9c37cd5e9">ALT_SPIM_RISR_TXEIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga857c491dacb45019cba89ec9c37cd5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5ec82d63cf4a3bb8ed8ccb6ae12b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gafb5ec82d63cf4a3bb8ed8ccb6ae12b53">ALT_SPIM_RISR_TXEIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gafb5ec82d63cf4a3bb8ed8ccb6ae12b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Overflow Raw Interrupt Status - txoir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp258bc97bb87941596300df4bdc979074"></a><a class="anchor" id="ALT_SPIM_RISR_TXOIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gabe7766dc36d023db909ca6591be3a590">ALT_SPIM_RISR_TXOIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txo_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaaaf82735215833f8a2299973b303df69">ALT_SPIM_RISR_TXOIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txo_intr interrupt is active prior masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabe7766dc36d023db909ca6591be3a590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gabe7766dc36d023db909ca6591be3a590">ALT_SPIM_RISR_TXOIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabe7766dc36d023db909ca6591be3a590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf82735215833f8a2299973b303df69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaaaf82735215833f8a2299973b303df69">ALT_SPIM_RISR_TXOIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaaf82735215833f8a2299973b303df69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d3f7b7acdacf947cc0efe94cddc936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gab2d3f7b7acdacf947cc0efe94cddc936">ALT_SPIM_RISR_TXOIR_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab2d3f7b7acdacf947cc0efe94cddc936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50137c2f6409103d41b449af89d5d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaa50137c2f6409103d41b449af89d5d3a">ALT_SPIM_RISR_TXOIR_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa50137c2f6409103d41b449af89d5d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc587e30dea2e44231686584398f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga2fcc587e30dea2e44231686584398f64">ALT_SPIM_RISR_TXOIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2fcc587e30dea2e44231686584398f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0088b4bf0fa57568a59aaf6137755af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga0088b4bf0fa57568a59aaf6137755af2">ALT_SPIM_RISR_TXOIR_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga0088b4bf0fa57568a59aaf6137755af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6f97293221e0879502f72ac2395ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga0d6f97293221e0879502f72ac2395ae6">ALT_SPIM_RISR_TXOIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga0d6f97293221e0879502f72ac2395ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482cc0d31380e94b56403588d7a7cc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga482cc0d31380e94b56403588d7a7cc02">ALT_SPIM_RISR_TXOIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga482cc0d31380e94b56403588d7a7cc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a4fcb889865f5f2574e7da48c85e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga01a4fcb889865f5f2574e7da48c85e8d">ALT_SPIM_RISR_TXOIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga01a4fcb889865f5f2574e7da48c85e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f48bf7ac342d23f26032320db3af03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga69f48bf7ac342d23f26032320db3af03">ALT_SPIM_RISR_TXOIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga69f48bf7ac342d23f26032320db3af03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Underflow Raw Interrupt Status - rxuir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd72da41d7b8927d8c3ffa6679684297d"></a><a class="anchor" id="ALT_SPIM_RISR_RXUIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gad0cfd02d40e86cecf7a0c11b6c9578de">ALT_SPIM_RISR_RXUIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxu_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gabfb9002fce09a4f50a690bfb1c8ed987">ALT_SPIM_RISR_RXUIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxu_intr interrupt is active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad0cfd02d40e86cecf7a0c11b6c9578de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gad0cfd02d40e86cecf7a0c11b6c9578de">ALT_SPIM_RISR_RXUIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad0cfd02d40e86cecf7a0c11b6c9578de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb9002fce09a4f50a690bfb1c8ed987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gabfb9002fce09a4f50a690bfb1c8ed987">ALT_SPIM_RISR_RXUIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gabfb9002fce09a4f50a690bfb1c8ed987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13283a0a60f8e0c5a3b0074c54b073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga9b13283a0a60f8e0c5a3b0074c54b073">ALT_SPIM_RISR_RXUIR_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9b13283a0a60f8e0c5a3b0074c54b073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8f5d78e48d81fc279c46be0ec5365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaad8f5d78e48d81fc279c46be0ec5365b">ALT_SPIM_RISR_RXUIR_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaad8f5d78e48d81fc279c46be0ec5365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcffefa2968048ff37d23f4e9f2d312a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gadcffefa2968048ff37d23f4e9f2d312a">ALT_SPIM_RISR_RXUIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadcffefa2968048ff37d23f4e9f2d312a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31f33848402f8903af38e3d534d0c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gad31f33848402f8903af38e3d534d0c3f">ALT_SPIM_RISR_RXUIR_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gad31f33848402f8903af38e3d534d0c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715fe427da5c643877939b21d1414307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga715fe427da5c643877939b21d1414307">ALT_SPIM_RISR_RXUIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga715fe427da5c643877939b21d1414307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0ad60af65c153bac0e2766971bab09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gafc0ad60af65c153bac0e2766971bab09">ALT_SPIM_RISR_RXUIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafc0ad60af65c153bac0e2766971bab09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e5b28e887ed4fed00584296eb573fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gac1e5b28e887ed4fed00584296eb573fd">ALT_SPIM_RISR_RXUIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gac1e5b28e887ed4fed00584296eb573fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea25cbe00eb3c2ba9b308c34c2c71d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga3ea25cbe00eb3c2ba9b308c34c2c71d7">ALT_SPIM_RISR_RXUIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga3ea25cbe00eb3c2ba9b308c34c2c71d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Overflow Raw Interrupt Status - rxoir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd7cec77ff73fb32559fe4615bd18b607"></a><a class="anchor" id="ALT_SPIM_RISR_RXOIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaea8dcfaf5ba44b19a06e89479f649611">ALT_SPIM_RISR_RXOIR_E_INACTOVE</a> </td><td align="left">0x0 </td><td align="left">spi_rxo_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaa5d6eeabddba96a08e74bc0ffac0c352">ALT_SPIM_RISR_RXOIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxo_intr interrupt is active prior masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaea8dcfaf5ba44b19a06e89479f649611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaea8dcfaf5ba44b19a06e89479f649611">ALT_SPIM_RISR_RXOIR_E_INACTOVE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaea8dcfaf5ba44b19a06e89479f649611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d6eeabddba96a08e74bc0ffac0c352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gaa5d6eeabddba96a08e74bc0ffac0c352">ALT_SPIM_RISR_RXOIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa5d6eeabddba96a08e74bc0ffac0c352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff2969b46aa986a514ce9ad4e20a62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga2ff2969b46aa986a514ce9ad4e20a62f">ALT_SPIM_RISR_RXOIR_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga2ff2969b46aa986a514ce9ad4e20a62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef0d9eaf8ef79e74fbdbe38a9bf0bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gabef0d9eaf8ef79e74fbdbe38a9bf0bb2">ALT_SPIM_RISR_RXOIR_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gabef0d9eaf8ef79e74fbdbe38a9bf0bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2e335ea4aca99e3dfbaf3f70e4ca71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga1a2e335ea4aca99e3dfbaf3f70e4ca71">ALT_SPIM_RISR_RXOIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1a2e335ea4aca99e3dfbaf3f70e4ca71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96d7a6b84b35a7f3070741a437e9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga9a96d7a6b84b35a7f3070741a437e9b4">ALT_SPIM_RISR_RXOIR_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga9a96d7a6b84b35a7f3070741a437e9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1084c60ad4df0d9723064e2bc7561f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga1084c60ad4df0d9723064e2bc7561f86">ALT_SPIM_RISR_RXOIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga1084c60ad4df0d9723064e2bc7561f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9d42ec42df38df1c1ad9de4b565efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga3b9d42ec42df38df1c1ad9de4b565efd">ALT_SPIM_RISR_RXOIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3b9d42ec42df38df1c1ad9de4b565efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5c61879732d5bf0740f6b31955b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga05a5c61879732d5bf0740f6b31955b80">ALT_SPIM_RISR_RXOIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga05a5c61879732d5bf0740f6b31955b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4bc3766a8b1ca4345c5d07dc7dd45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gae1f4bc3766a8b1ca4345c5d07dc7dd45">ALT_SPIM_RISR_RXOIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gae1f4bc3766a8b1ca4345c5d07dc7dd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Full Raw Interrupt Status - rxfir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6681627d66249e03fab3ba0c6d14bf6e"></a><a class="anchor" id="ALT_SPIM_RISR_RXFIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga9920b55d14ed1584746b0a16dfd6ccc7">ALT_SPIM_RISR_RXFIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxf_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga7923a8611d859f66f9d048ee257c4117">ALT_SPIM_RISR_RXFIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxf_intr interrupt is active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9920b55d14ed1584746b0a16dfd6ccc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga9920b55d14ed1584746b0a16dfd6ccc7">ALT_SPIM_RISR_RXFIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9920b55d14ed1584746b0a16dfd6ccc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7923a8611d859f66f9d048ee257c4117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga7923a8611d859f66f9d048ee257c4117">ALT_SPIM_RISR_RXFIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7923a8611d859f66f9d048ee257c4117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78de90bacc7c5c85e31e124caf8c4921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga78de90bacc7c5c85e31e124caf8c4921">ALT_SPIM_RISR_RXFIR_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga78de90bacc7c5c85e31e124caf8c4921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6c7507289455d7094d8c83798cbf1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga7a6c7507289455d7094d8c83798cbf1f">ALT_SPIM_RISR_RXFIR_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7a6c7507289455d7094d8c83798cbf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e2b39b1315f6adb52ce4cd060299b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga05e2b39b1315f6adb52ce4cd060299b7">ALT_SPIM_RISR_RXFIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga05e2b39b1315f6adb52ce4cd060299b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a61f62110732453b829f95abd603d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga55a61f62110732453b829f95abd603d2">ALT_SPIM_RISR_RXFIR_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga55a61f62110732453b829f95abd603d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec5b1bc641fd473e4f54f0f3f977c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gacec5b1bc641fd473e4f54f0f3f977c5d">ALT_SPIM_RISR_RXFIR_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gacec5b1bc641fd473e4f54f0f3f977c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7825db843b7da62373eb9e0033869ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga7825db843b7da62373eb9e0033869ba6">ALT_SPIM_RISR_RXFIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7825db843b7da62373eb9e0033869ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fff9799c221085eda7a80aa9d395762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga6fff9799c221085eda7a80aa9d395762">ALT_SPIM_RISR_RXFIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga6fff9799c221085eda7a80aa9d395762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f98a0f6fc893f8c2b47aa428b625ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gad2f98a0f6fc893f8c2b47aa428b625ee">ALT_SPIM_RISR_RXFIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gad2f98a0f6fc893f8c2b47aa428b625ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_p_i_m___r_i_s_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#struct_a_l_t___s_p_i_m___r_i_s_r__s">ALT_SPIM_RISR_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_p_i_m___r_i_s_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1f52a446e168e54e47053dcc8f103e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga1f52a446e168e54e47053dcc8f103e82">ALT_SPIM_RISR_OFST</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:ga1f52a446e168e54e47053dcc8f103e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c47726f323dcd47bd9e3fe0e64e00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga01c47726f323dcd47bd9e3fe0e64e00d">ALT_SPIM_RISR_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga1f52a446e168e54e47053dcc8f103e82">ALT_SPIM_RISR_OFST</a>))</td></tr>
<tr class="separator:ga01c47726f323dcd47bd9e3fe0e64e00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab7eef2d18f43327ea2a1185b5bded0a6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#struct_a_l_t___s_p_i_m___r_i_s_r__s">ALT_SPIM_RISR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gab7eef2d18f43327ea2a1185b5bded0a6">ALT_SPIM_RISR_t</a></td></tr>
<tr class="separator:gab7eef2d18f43327ea2a1185b5bded0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_p_i_m___r_i_s_r__s" id="struct_a_l_t___s_p_i_m___r_i_s_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SPIM_RISR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html">ALT_SPIM_RISR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4fbfe936555ec9007c95c6b3d9f6d9c1"></a>const uint32_t</td>
<td class="fieldname">
txeir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">Transmit FIFO Empty Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99c8bbd06a29804c83307aecda417317"></a>const uint32_t</td>
<td class="fieldname">
txoir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">Transmit FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab4bb7fb76b004d6f29acdbd685d03c1d"></a>const uint32_t</td>
<td class="fieldname">
rxuir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">Receive FIFO Underflow Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ade002ef20ae8c5b3b7bfdcb9bbfddd9b"></a>const uint32_t</td>
<td class="fieldname">
rxoir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">Receive FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8f00e2788319d94499181e7672207e15"></a>const uint32_t</td>
<td class="fieldname">
rxfir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">Receive FIFO Full Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad41539a17c3b7ea6ca648a7f562aa90d"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 27</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga79746d997f9fa13299079045ec9875bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a></p>
<p>spi_txe_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="gaba1c9f312a32bed79aea73fc344d60e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a></p>
<p>spi_txe_intr interrupt is active prior masking </p>

</div>
</div>
<a class="anchor" id="gaf859cea50dc2846d1c5af811e8ff44bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga66c789d28a694a0dd7bb5b60c1ac9d20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91ac42efa19f04f0601c2fd42807e664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga69f13d78e239fd2e685f66bcd809b8c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga06163b276474863a92e6c55076c7a8bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga57ac65bf0cdcc284700e11ae9f9b9f04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga857c491dacb45019cba89ec9c37cd5e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafb5ec82d63cf4a3bb8ed8ccb6ae12b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXEIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXEIR">ALT_SPIM_RISR_TXEIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabe7766dc36d023db909ca6591be3a590"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a></p>
<p>spi_txo_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="gaaaf82735215833f8a2299973b303df69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a></p>
<p>spi_txo_intr interrupt is active prior masking </p>

</div>
</div>
<a class="anchor" id="gab2d3f7b7acdacf947cc0efe94cddc936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa50137c2f6409103d41b449af89d5d3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2fcc587e30dea2e44231686584398f64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0088b4bf0fa57568a59aaf6137755af2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0d6f97293221e0879502f72ac2395ae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga482cc0d31380e94b56403588d7a7cc02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga01a4fcb889865f5f2574e7da48c85e8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga69f48bf7ac342d23f26032320db3af03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_TXOIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_TXOIR">ALT_SPIM_RISR_TXOIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad0cfd02d40e86cecf7a0c11b6c9578de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a></p>
<p>spi_rxu_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="gabfb9002fce09a4f50a690bfb1c8ed987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a></p>
<p>spi_rxu_intr interrupt is active prior to masking </p>

</div>
</div>
<a class="anchor" id="ga9b13283a0a60f8e0c5a3b0074c54b073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaad8f5d78e48d81fc279c46be0ec5365b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadcffefa2968048ff37d23f4e9f2d312a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad31f33848402f8903af38e3d534d0c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga715fe427da5c643877939b21d1414307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc0ad60af65c153bac0e2766971bab09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1e5b28e887ed4fed00584296eb573fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3ea25cbe00eb3c2ba9b308c34c2c71d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXUIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXUIR">ALT_SPIM_RISR_RXUIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaea8dcfaf5ba44b19a06e89479f649611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_E_INACTOVE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a></p>
<p>spi_rxo_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="gaa5d6eeabddba96a08e74bc0ffac0c352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a></p>
<p>spi_rxo_intr interrupt is active prior masking </p>

</div>
</div>
<a class="anchor" id="ga2ff2969b46aa986a514ce9ad4e20a62f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabef0d9eaf8ef79e74fbdbe38a9bf0bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a2e335ea4aca99e3dfbaf3f70e4ca71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9a96d7a6b84b35a7f3070741a437e9b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1084c60ad4df0d9723064e2bc7561f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3b9d42ec42df38df1c1ad9de4b565efd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05a5c61879732d5bf0740f6b31955b80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae1f4bc3766a8b1ca4345c5d07dc7dd45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXOIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXOIR">ALT_SPIM_RISR_RXOIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9920b55d14ed1584746b0a16dfd6ccc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a></p>
<p>spi_rxf_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="ga7923a8611d859f66f9d048ee257c4117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a></p>
<p>spi_rxf_intr interrupt is active prior to masking </p>

</div>
</div>
<a class="anchor" id="ga78de90bacc7c5c85e31e124caf8c4921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a6c7507289455d7094d8c83798cbf1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05e2b39b1315f6adb52ce4cd060299b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55a61f62110732453b829f95abd603d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacec5b1bc641fd473e4f54f0f3f977c5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7825db843b7da62373eb9e0033869ba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fff9799c221085eda7a80aa9d395762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad2f98a0f6fc893f8c2b47aa428b625ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_RXFIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ALT_SPIM_RISR_RXFIR">ALT_SPIM_RISR_RXFIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1f52a446e168e54e47053dcc8f103e82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_OFST&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html">ALT_SPIM_RISR</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga01c47726f323dcd47bd9e3fe0e64e00d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIM_RISR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#ga1f52a446e168e54e47053dcc8f103e82">ALT_SPIM_RISR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html">ALT_SPIM_RISR</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gab7eef2d18f43327ea2a1185b5bded0a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#struct_a_l_t___s_p_i_m___r_i_s_r__s">ALT_SPIM_RISR_s</a> <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html#gab7eef2d18f43327ea2a1185b5bded0a6">ALT_SPIM_RISR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_p_i_m___r_i_s_r.html">ALT_SPIM_RISR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
