Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/code/Computer-Architecture/reference/sim_top_isim_beh.exe -prj Z:/code/Computer-Architecture/reference/sim_top_beh.prj work.sim_top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/code/Computer-Architecture/reference/src/cache.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/reference/src/inst.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/reference/src/data_ram.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/reference/src/cmu.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/reference/src/top.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/reference/src/sim_top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module inst
Compiling module data_ram
Compiling module cache
Compiling module cmu
Compiling module top
Compiling module sim_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable Z:/code/Computer-Architecture/reference/sim_top_isim_beh.exe
Fuse Memory Usage: 29788 KB
Fuse CPU Usage: 499 ms
