// Seed: 2543560582
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wire id_6,
    output supply0 id_7,
    output uwire id_8,
    input wire id_9,
    input uwire id_10,
    input uwire id_11,
    output supply0 id_12,
    input wire id_13,
    input tri0 id_14,
    output wand id_15,
    input wand id_16,
    input tri0 id_17,
    input wand id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri0 id_21
    , id_24,
    output wor id_22
);
  tri0 id_25, id_26;
  module_0(
      id_14, id_10
  );
  wire id_27, id_28;
  wire id_29, id_30;
  assign id_26 = (id_20);
  nor (
      id_2,
      id_6,
      id_18,
      id_17,
      id_1,
      id_14,
      id_4,
      id_24,
      id_26,
      id_20,
      id_21,
      id_19,
      id_13,
      id_16,
      id_0,
      id_11,
      id_9,
      id_25,
      id_3
  );
endmodule
