vhdl work "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_6/project_6.srcs/sources_1/new/main.vhd"
vhdl work "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_6/project_6.srcs/sim_1/new/SPI_TB.vhd"
verilog work /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
