# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: imports/new/basys3_xdc.xdc

# Block Designs: bd/design_2/design_2.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_2 || ORIG_REF_NAME==design_2} -quiet] -quiet

# IP: bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_2_processing_system7_0_0 || ORIG_REF_NAME==design_2_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_warp_stream_accel_0_bram_0/design_2_warp_stream_accel_0_bram_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_2_warp_stream_accel_0_bram_0 || ORIG_REF_NAME==design_2_warp_stream_accel_0_bram_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_axi_bram_ctrl_0_1/design_2_axi_bram_ctrl_0_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_2_axi_bram_ctrl_0_1 || ORIG_REF_NAME==design_2_axi_bram_ctrl_0_1} -quiet] -quiet

# IP: bd/design_2/ip/design_2_axi_smc_1/design_2_axi_smc_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_2_axi_smc_1 || ORIG_REF_NAME==design_2_axi_smc_1} -quiet] -quiet

# IP: bd/design_2/ip/design_2_rst_ps7_0_50M_2/design_2_rst_ps7_0_50M_2.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_2_rst_ps7_0_50M_2 || ORIG_REF_NAME==design_2_rst_ps7_0_50M_2} -quiet] -quiet

# IP: bd/design_2/ip/design_2_warp_stream_accel_0_0/design_2_warp_stream_accel_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_2_warp_stream_accel_0_0 || ORIG_REF_NAME==design_2_warp_stream_accel_0_0} -quiet] -quiet

# XDC: bd/design_2/design_2_ooc.xdc
