library ieee;
use ieee.std_logic_1164.all;

entity EightBitComparator is
	port (
		i_Ai, i_Bi : in std_logic_vector(7 downto 0);
		o_GT, o_LT, o_EQ : out std_logic
	);
end EightBitComparator;

architecture rtl of EightBitComparator is
	signal int_Gt, int_Lt : std_logic_vector(7 downto 0);
	signal logic_zero : std_logic;
	
	component oneBitComparator 
		port(
			i_GTPrevious, i_LTPrevious : in std_logic;
			i_Ai, i_Bi : in std_logic;
			o_GT, o_LT : out std_logic
		);
	end component;
	
	begin
	
		logic_zero <= '0';
		
		comparator7: oneBitComparator
			port map(
				i_GTPrevious => logic_zero,
				i_LTPrevious => logic_zero,
				i_Ai => i_Ai(7),
				i_Bi => i_Bi(7), 
				o_GT => int_GT(7),
				o_LT => int_LT(7)
			);
		
		comparator6: oneBitComparator
			port map(
				i_GTPrevious => int_GT(7),
				i_LTPrevious => int_LT(7),
				i_Ai => i_Ai(6),
				i_Bi => i_Bi(6), 
				o_GT => int_GT(6),
				o_LT => int_LT(6)
			);
			
		comparator5: oneBitComparator
			port map(
				i_GTPrevious => int_GT(6),
				i_LTPrevious => int_LT(6),
				i_Ai => i_Ai(5),
				i_Bi => i_Bi(5), 
				o_GT => int_GT(5),
				o_LT => int_LT(5)
			);
			
		comparator4: oneBitComparator
			port map(
				i_GTPrevious => int_GT(5),
				i_LTPrevious => int_LT(5),
				i_Ai => i_Ai(4),
				i_Bi => i_Bi(4), 
				o_GT => int_GT(4),
				o_LT => int_LT(4)
			);
			
		comparator3: oneBitComparator
			port map(
				i_GTPrevious => int_GT(4),
				i_LTPrevious => int_LT(4),
				i_Ai => i_Ai(3),
				i_Bi => i_Bi(3), 
				o_GT => int_GT(3),
				o_LT => int_LT(3)
			);
			
			
		comparator2: oneBitComparator
			port map(
				i_GTPrevious => int_GT(3),
				i_LTPrevious => int_LT(3),
				i_Ai => i_Ai(2),
				i_Bi => i_Bi(2), 
				o_GT => int_GT(2),
				o_LT => int_LT(2)
			);
			
		comparator1: oneBitComparator
			port map(
				i_GTPrevious => int_GT(2),
				i_LTPrevious => int_LT(2),
				i_Ai => i_Ai(1),
				i_Bi => i_Bi(1), 
				o_GT => int_GT(1),
				o_LT => int_LT(1)
			);
			
		comparator0: oneBitComparator
			port map(
				i_GTPrevious => int_GT(1),
				i_LTPrevious => int_LT(1),
				i_Ai => i_Ai(0),
				i_Bi => i_Bi(0), 
				o_GT => int_GT(0),
				o_LT => int_LT(0)
			);
			
		--Outputs
		o_GT <= int_GT(0);
		o_LT <= int_LT(0);
		o_EQ <= int_GT(0) nor int_LT(0);

end rtl;
		
		
	