verilog work "TSP_PST_TTR_TNV.v"
verilog work "test.v"
verilog work "D:/TT_FPGA/14.7/ISE_DS/ISE//verilog/src/glbl.v"
