!Device
manufacturer: Freescale Semiconductor, Inc.
part_number: MKV58F20
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: FTFL_FlashConfig
  description: Flash configuration field
  base_addr: 0x400
  size: 0xe
  registers:
  - !Register
    name: BACKKEY3
    addr: 0x400
    size_bits: 8
    description: Backdoor Comparison Key 3.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY2
    addr: 0x401
    size_bits: 8
    description: Backdoor Comparison Key 2.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY1
    addr: 0x402
    size_bits: 8
    description: Backdoor Comparison Key 1.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY0
    addr: 0x403
    size_bits: 8
    description: Backdoor Comparison Key 0.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY7
    addr: 0x404
    size_bits: 8
    description: Backdoor Comparison Key 7.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY6
    addr: 0x405
    size_bits: 8
    description: Backdoor Comparison Key 6.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY5
    addr: 0x406
    size_bits: 8
    description: Backdoor Comparison Key 5.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY4
    addr: 0x407
    size_bits: 8
    description: Backdoor Comparison Key 4.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT3
    addr: 0x408
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT2
    addr: 0x409
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT1
    addr: 0x40a
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT0
    addr: 0x40b
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSEC
    addr: 0x40c
    size_bits: 8
    description: Non-volatile Flash Security Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x40d
    size_bits: 8
    description: Non-volatile Flash Option Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: LPBOOT
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: NMI_DIS
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: FAST_INIT
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
- !Module
  name: AIPS0
  description: AIPS-Lite Bridge
  base_addr: 0x40000000
  size: 0x70
  registers:
  - !Register
    name: MPRA
    addr: 0x40000000
    size_bits: 32
    description: Master Privilege Register A
    read_allowed: true
    write_allowed: true
    reset_value: 0x77700000
    fields:
    - !Field
      name: MPL3
      bit_offset: 16
      bit_width: 1
      description: Master 3 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW3
      bit_offset: 17
      bit_width: 1
      description: Master 3 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR3
      bit_offset: 18
      bit_width: 1
      description: Master 3 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL2
      bit_offset: 20
      bit_width: 1
      description: Master 2 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW2
      bit_offset: 21
      bit_width: 1
      description: Master 2 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR2
      bit_offset: 22
      bit_width: 1
      description: Master 2 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL1
      bit_offset: 24
      bit_width: 1
      description: Master 1 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW1
      bit_offset: 25
      bit_width: 1
      description: Master 1 Trusted for Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR1
      bit_offset: 26
      bit_width: 1
      description: Master 1 Trusted for Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL0
      bit_offset: 28
      bit_width: 1
      description: Master 0 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW0
      bit_offset: 29
      bit_width: 1
      description: Master 0 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR0
      bit_offset: 30
      bit_width: 1
      description: Master 0 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRA
    addr: 0x40000020
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRB
    addr: 0x40000024
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRC
    addr: 0x40000028
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRD
    addr: 0x4000002c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRE
    addr: 0x40000040
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRF
    addr: 0x40000044
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRG
    addr: 0x40000048
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRH
    addr: 0x4000004c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRI
    addr: 0x40000050
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRJ
    addr: 0x40000054
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRK
    addr: 0x40000058
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRL
    addr: 0x4000005c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRM
    addr: 0x40000060
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRN
    addr: 0x40000064
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRO
    addr: 0x40000068
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRP
    addr: 0x4000006c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: AIPS1
  description: AIPS-Lite Bridge
  base_addr: 0x40080000
  size: 0x70
  registers:
  - !Register
    name: MPRA
    addr: 0x40080000
    size_bits: 32
    description: Master Privilege Register A
    read_allowed: true
    write_allowed: true
    reset_value: 0x77700000
    fields:
    - !Field
      name: MPL3
      bit_offset: 16
      bit_width: 1
      description: Master 3 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW3
      bit_offset: 17
      bit_width: 1
      description: Master 3 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR3
      bit_offset: 18
      bit_width: 1
      description: Master 3 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL2
      bit_offset: 20
      bit_width: 1
      description: Master 2 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW2
      bit_offset: 21
      bit_width: 1
      description: Master 2 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR2
      bit_offset: 22
      bit_width: 1
      description: Master 2 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL1
      bit_offset: 24
      bit_width: 1
      description: Master 1 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW1
      bit_offset: 25
      bit_width: 1
      description: Master 1 Trusted for Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR1
      bit_offset: 26
      bit_width: 1
      description: Master 1 Trusted for Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL0
      bit_offset: 28
      bit_width: 1
      description: Master 0 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW0
      bit_offset: 29
      bit_width: 1
      description: Master 0 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR0
      bit_offset: 30
      bit_width: 1
      description: Master 0 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRA
    addr: 0x40080020
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRB
    addr: 0x40080024
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRC
    addr: 0x40080028
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRD
    addr: 0x4008002c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRE
    addr: 0x40080040
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRF
    addr: 0x40080044
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRG
    addr: 0x40080048
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRH
    addr: 0x4008004c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRI
    addr: 0x40080050
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRJ
    addr: 0x40080054
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRK
    addr: 0x40080058
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRL
    addr: 0x4008005c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRM
    addr: 0x40080060
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRN
    addr: 0x40080064
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRO
    addr: 0x40080068
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRP
    addr: 0x4008006c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MSCM
  description: MSCM
  base_addr: 0x40001000
  size: 0x40c
  registers:
  - !Register
    name: CPxTYPE
    addr: 0x40001000
    size_bits: 32
    description: Processor X Type Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RYPZ
      bit_offset: 0
      bit_width: 8
      description: Processor x Revision
      read_allowed: true
      write_allowed: false
    - !Field
      name: PERSONALITY
      bit_offset: 8
      bit_width: 24
      description: Processor x Personality
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPxNUM
    addr: 0x40001004
    size_bits: 32
    description: Processor X Number Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPN
      bit_offset: 0
      bit_width: 1
      description: Processor x Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPxMASTER
    addr: 0x40001008
    size_bits: 32
    description: Processor X Master Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PPN
      bit_offset: 0
      bit_width: 6
      description: Processor x Physical Port Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPxCOUNT
    addr: 0x4000100c
    size_bits: 32
    description: Processor X Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PCNT
      bit_offset: 0
      bit_width: 2
      description: Processor Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPxCFG1
    addr: 0x40001014
    size_bits: 32
    description: Processor X Configuration 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: L2WY
      bit_offset: 16
      bit_width: 8
      description: Level 2 Cache Ways
      read_allowed: true
      write_allowed: false
    - !Field
      name: L2SZ
      bit_offset: 24
      bit_width: 8
      description: Level 2 Cache Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPxCFG3
    addr: 0x4000101c
    size_bits: 32
    description: Processor X Configuration 3 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x221
    fields:
    - !Field
      name: FPU
      bit_offset: 0
      bit_width: 1
      description: Floating Point Unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: SIMD
      bit_offset: 1
      bit_width: 1
      description: SIMD/NEON Instruction Support
      read_allowed: true
      write_allowed: false
    - !Field
      name: JAZ
      bit_offset: 2
      bit_width: 1
      description: Jazelle
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMU
      bit_offset: 3
      bit_width: 1
      description: Memory Management Unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ
      bit_offset: 4
      bit_width: 1
      description: Trust Zone
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMP
      bit_offset: 5
      bit_width: 1
      description: Core Memory Protection unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: BB
      bit_offset: 6
      bit_width: 1
      description: Bit Banding
      read_allowed: true
      write_allowed: false
    - !Field
      name: SBP
      bit_offset: 8
      bit_width: 2
      description: System Bus Ports
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP0TYPE
    addr: 0x40001020
    size_bits: 32
    description: Processor 0 Type Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RYPZ
      bit_offset: 0
      bit_width: 8
      description: Processor 0 Revision
      read_allowed: true
      write_allowed: false
    - !Field
      name: PERSONALITY
      bit_offset: 8
      bit_width: 24
      description: Processor 0 Personality
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP0NUM
    addr: 0x40001024
    size_bits: 32
    description: Processor 0 Number Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPN
      bit_offset: 0
      bit_width: 1
      description: Processor 0 Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP0MASTER
    addr: 0x40001028
    size_bits: 32
    description: Processor 0 Master Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PPN
      bit_offset: 0
      bit_width: 6
      description: Processor 0 Physical Port Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP0COUNT
    addr: 0x4000102c
    size_bits: 32
    description: Processor 0 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PCNT
      bit_offset: 0
      bit_width: 2
      description: Processor Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP0CFG1
    addr: 0x40001034
    size_bits: 32
    description: Processor 0 Configuration 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: L2WY
      bit_offset: 16
      bit_width: 8
      description: Level 2 Cache Ways
      read_allowed: true
      write_allowed: false
    - !Field
      name: L2SZ
      bit_offset: 24
      bit_width: 8
      description: Level 2 Cache Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP0CFG3
    addr: 0x4000103c
    size_bits: 32
    description: Processor 0 Configuration 3 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x221
    fields:
    - !Field
      name: FPU
      bit_offset: 0
      bit_width: 1
      description: Floating Point Unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: SIMD
      bit_offset: 1
      bit_width: 1
      description: SIMD/NEON Instruction Support
      read_allowed: true
      write_allowed: false
    - !Field
      name: JAZ
      bit_offset: 2
      bit_width: 1
      description: Jazelle
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMU
      bit_offset: 3
      bit_width: 1
      description: Memory Management Unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ
      bit_offset: 4
      bit_width: 1
      description: Trust Zone
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMP
      bit_offset: 5
      bit_width: 1
      description: Core Memory Protection unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: BB
      bit_offset: 6
      bit_width: 1
      description: Bit Banding
      read_allowed: true
      write_allowed: false
    - !Field
      name: SBP
      bit_offset: 8
      bit_width: 2
      description: System Bus Ports
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP1TYPE
    addr: 0x40001040
    size_bits: 32
    description: Processor 1 Type Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RYPZ
      bit_offset: 0
      bit_width: 8
      description: Processor 1 Revision
      read_allowed: true
      write_allowed: false
    - !Field
      name: PERSONALITY
      bit_offset: 8
      bit_width: 24
      description: Processor 1 Personality
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP1NUM
    addr: 0x40001044
    size_bits: 32
    description: Processor 1 Number Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPN
      bit_offset: 0
      bit_width: 1
      description: Processor 1 Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP1MASTER
    addr: 0x40001048
    size_bits: 32
    description: Processor 1 Master Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PPN
      bit_offset: 0
      bit_width: 6
      description: Processor 1 Physical Port Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP1COUNT
    addr: 0x4000104c
    size_bits: 32
    description: Processor 1 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PCNT
      bit_offset: 0
      bit_width: 2
      description: Processor Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP1CFG1
    addr: 0x40001054
    size_bits: 32
    description: Processor 1 Configuration 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: L2WY
      bit_offset: 16
      bit_width: 8
      description: Level 2 Cache Ways
      read_allowed: true
      write_allowed: false
    - !Field
      name: L2SZ
      bit_offset: 24
      bit_width: 8
      description: Level 2 Cache Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: CP1CFG3
    addr: 0x4000105c
    size_bits: 32
    description: Processor 1 Configuration 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FPU
      bit_offset: 0
      bit_width: 1
      description: Floating Point Unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: SIMD
      bit_offset: 1
      bit_width: 1
      description: SIMD/NEON Instruction Support
      read_allowed: true
      write_allowed: false
    - !Field
      name: JAZ
      bit_offset: 2
      bit_width: 1
      description: Jazelle
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMU
      bit_offset: 3
      bit_width: 1
      description: Memory Management Unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ
      bit_offset: 4
      bit_width: 1
      description: Trust Zone
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMP
      bit_offset: 5
      bit_width: 1
      description: Core Memory Protection unit
      read_allowed: true
      write_allowed: false
    - !Field
      name: BB
      bit_offset: 6
      bit_width: 1
      description: Bit Banding
      read_allowed: true
      write_allowed: false
    - !Field
      name: SBP
      bit_offset: 8
      bit_width: 2
      description: System Bus Ports
      read_allowed: true
      write_allowed: false
  - !Register
    name: OCMDR0
    addr: 0x40001400
    size_bits: 32
    description: On-Chip Memory Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OCMPU
      bit_offset: 12
      bit_width: 1
      description: OCMEM Memory Protection Unit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OCMT
      bit_offset: 13
      bit_width: 3
      description: 'OCMEM Type. This field defines the type of the on-chip memory:'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: OCMW
      bit_offset: 17
      bit_width: 3
      description: OCMEM Datapath Width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: OCMSZ
      bit_offset: 24
      bit_width: 4
      description: OCMEM Size
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OCMSZH
      bit_offset: 28
      bit_width: 1
      description: OCMEM Size "Hole"
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMT
      bit_offset: 30
      bit_width: 1
      description: Format
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: V
      bit_offset: 31
      bit_width: 1
      description: OCMEM Valid Bit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OCMDR1
    addr: 0x40001404
    size_bits: 32
    description: On-Chip Memory Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OCMPU
      bit_offset: 12
      bit_width: 1
      description: OCMEM Memory Protection Unit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OCMT
      bit_offset: 13
      bit_width: 3
      description: 'OCMEM Type. This field defines the type of the on-chip memory:'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: OCMW
      bit_offset: 17
      bit_width: 3
      description: OCMEM Datapath Width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: OCMSZ
      bit_offset: 24
      bit_width: 4
      description: OCMEM Size
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OCMSZH
      bit_offset: 28
      bit_width: 1
      description: OCMEM Size "Hole"
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMT
      bit_offset: 30
      bit_width: 1
      description: Format
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: V
      bit_offset: 31
      bit_width: 1
      description: OCMEM Valid Bit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OCMDR2
    addr: 0x40001408
    size_bits: 32
    description: On-Chip Memory Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OCMPU
      bit_offset: 12
      bit_width: 1
      description: OCMEM Memory Protection Unit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OCMT
      bit_offset: 13
      bit_width: 3
      description: 'OCMEM Type. This field defines the type of the on-chip memory:'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: OCMW
      bit_offset: 17
      bit_width: 3
      description: OCMEM Datapath Width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: OCMSZ
      bit_offset: 24
      bit_width: 4
      description: OCMEM Size
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OCMSZH
      bit_offset: 28
      bit_width: 1
      description: OCMEM Size "Hole"
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMT
      bit_offset: 30
      bit_width: 1
      description: Format
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: V
      bit_offset: 31
      bit_width: 1
      description: OCMEM Valid Bit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: AXBS
  description: Crossbar switch
  base_addr: 0x40004000
  size: 0xb04
  registers:
  - !Register
    name: PRS0
    addr: 0x40004000
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS1
    addr: 0x40004100
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS2
    addr: 0x40004200
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS3
    addr: 0x40004300
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS4
    addr: 0x40004400
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS5
    addr: 0x40004500
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS6
    addr: 0x40004600
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CRS0
    addr: 0x40004010
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS1
    addr: 0x40004110
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS2
    addr: 0x40004210
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS3
    addr: 0x40004310
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS4
    addr: 0x40004410
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS5
    addr: 0x40004510
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS6
    addr: 0x40004610
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MGPCR0
    addr: 0x40004800
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
  - !Register
    name: MGPCR1
    addr: 0x40004900
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
  - !Register
    name: MGPCR2
    addr: 0x40004a00
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
  - !Register
    name: MGPCR3
    addr: 0x40004b00
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
- !Module
  name: DMA
  description: Enhanced direct memory access controller
  base_addr: 0x40008000
  size: 0x1400
  registers:
  - !Register
    name: CR
    addr: 0x40008000
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: EDBG
      bit_offset: 1
      bit_width: 1
      description: Enable Debug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERCA
      bit_offset: 2
      bit_width: 1
      description: Enable Round Robin Channel Arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERGA
      bit_offset: 3
      bit_width: 1
      description: Enable Round Robin Group Arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HOE
      bit_offset: 4
      bit_width: 1
      description: Halt On Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALT
      bit_offset: 5
      bit_width: 1
      description: Halt DMA Operations
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLM
      bit_offset: 6
      bit_width: 1
      description: Continuous Link Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EMLM
      bit_offset: 7
      bit_width: 1
      description: Enable Minor Loop Mapping
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GRP0PRI
      bit_offset: 8
      bit_width: 1
      description: Channel Group 0 Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRP1PRI
      bit_offset: 10
      bit_width: 1
      description: Channel Group 1 Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Error Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX
      bit_offset: 17
      bit_width: 1
      description: Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ES
    addr: 0x40008004
    size_bits: 32
    description: Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DBE
      bit_offset: 0
      bit_width: 1
      description: Destination Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBE
      bit_offset: 1
      bit_width: 1
      description: Source Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SGE
      bit_offset: 2
      bit_width: 1
      description: Scatter/Gather Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NCE
      bit_offset: 3
      bit_width: 1
      description: NBYTES/CITER Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOE
      bit_offset: 4
      bit_width: 1
      description: Destination Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAE
      bit_offset: 5
      bit_width: 1
      description: Destination Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOE
      bit_offset: 6
      bit_width: 1
      description: Source Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAE
      bit_offset: 7
      bit_width: 1
      description: Source Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRCHN
      bit_offset: 8
      bit_width: 5
      description: Error Channel Number or Canceled Channel Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: CPE
      bit_offset: 14
      bit_width: 1
      description: Channel Priority Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPE
      bit_offset: 15
      bit_width: 1
      description: Group Priority Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Transfer Canceled
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VLD
      bit_offset: 31
      bit_width: 1
      description: Logical OR of all ERR status bits
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ERQ
    addr: 0x4000800c
    size_bits: 32
    description: Enable Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERQ0
      bit_offset: 0
      bit_width: 1
      description: Enable DMA Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ1
      bit_offset: 1
      bit_width: 1
      description: Enable DMA Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ2
      bit_offset: 2
      bit_width: 1
      description: Enable DMA Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ3
      bit_offset: 3
      bit_width: 1
      description: Enable DMA Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ4
      bit_offset: 4
      bit_width: 1
      description: Enable DMA Request 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ5
      bit_offset: 5
      bit_width: 1
      description: Enable DMA Request 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ6
      bit_offset: 6
      bit_width: 1
      description: Enable DMA Request 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ7
      bit_offset: 7
      bit_width: 1
      description: Enable DMA Request 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ8
      bit_offset: 8
      bit_width: 1
      description: Enable DMA Request 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ9
      bit_offset: 9
      bit_width: 1
      description: Enable DMA Request 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ10
      bit_offset: 10
      bit_width: 1
      description: Enable DMA Request 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ11
      bit_offset: 11
      bit_width: 1
      description: Enable DMA Request 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ12
      bit_offset: 12
      bit_width: 1
      description: Enable DMA Request 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ13
      bit_offset: 13
      bit_width: 1
      description: Enable DMA Request 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ14
      bit_offset: 14
      bit_width: 1
      description: Enable DMA Request 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ15
      bit_offset: 15
      bit_width: 1
      description: Enable DMA Request 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ16
      bit_offset: 16
      bit_width: 1
      description: Enable DMA Request 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ17
      bit_offset: 17
      bit_width: 1
      description: Enable DMA Request 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ18
      bit_offset: 18
      bit_width: 1
      description: Enable DMA Request 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ19
      bit_offset: 19
      bit_width: 1
      description: Enable DMA Request 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ20
      bit_offset: 20
      bit_width: 1
      description: Enable DMA Request 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ21
      bit_offset: 21
      bit_width: 1
      description: Enable DMA Request 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ22
      bit_offset: 22
      bit_width: 1
      description: Enable DMA Request 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ23
      bit_offset: 23
      bit_width: 1
      description: Enable DMA Request 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ24
      bit_offset: 24
      bit_width: 1
      description: Enable DMA Request 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ25
      bit_offset: 25
      bit_width: 1
      description: Enable DMA Request 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ26
      bit_offset: 26
      bit_width: 1
      description: Enable DMA Request 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ27
      bit_offset: 27
      bit_width: 1
      description: Enable DMA Request 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ28
      bit_offset: 28
      bit_width: 1
      description: Enable DMA Request 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ29
      bit_offset: 29
      bit_width: 1
      description: Enable DMA Request 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ30
      bit_offset: 30
      bit_width: 1
      description: Enable DMA Request 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ31
      bit_offset: 31
      bit_width: 1
      description: Enable DMA Request 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EEI
    addr: 0x40008014
    size_bits: 32
    description: Enable Error Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EEI0
      bit_offset: 0
      bit_width: 1
      description: Enable Error Interrupt 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI1
      bit_offset: 1
      bit_width: 1
      description: Enable Error Interrupt 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI2
      bit_offset: 2
      bit_width: 1
      description: Enable Error Interrupt 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI3
      bit_offset: 3
      bit_width: 1
      description: Enable Error Interrupt 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI4
      bit_offset: 4
      bit_width: 1
      description: Enable Error Interrupt 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI5
      bit_offset: 5
      bit_width: 1
      description: Enable Error Interrupt 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI6
      bit_offset: 6
      bit_width: 1
      description: Enable Error Interrupt 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI7
      bit_offset: 7
      bit_width: 1
      description: Enable Error Interrupt 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI8
      bit_offset: 8
      bit_width: 1
      description: Enable Error Interrupt 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI9
      bit_offset: 9
      bit_width: 1
      description: Enable Error Interrupt 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI10
      bit_offset: 10
      bit_width: 1
      description: Enable Error Interrupt 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI11
      bit_offset: 11
      bit_width: 1
      description: Enable Error Interrupt 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI12
      bit_offset: 12
      bit_width: 1
      description: Enable Error Interrupt 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI13
      bit_offset: 13
      bit_width: 1
      description: Enable Error Interrupt 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI14
      bit_offset: 14
      bit_width: 1
      description: Enable Error Interrupt 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI15
      bit_offset: 15
      bit_width: 1
      description: Enable Error Interrupt 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI16
      bit_offset: 16
      bit_width: 1
      description: Enable Error Interrupt 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI17
      bit_offset: 17
      bit_width: 1
      description: Enable Error Interrupt 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI18
      bit_offset: 18
      bit_width: 1
      description: Enable Error Interrupt 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI19
      bit_offset: 19
      bit_width: 1
      description: Enable Error Interrupt 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI20
      bit_offset: 20
      bit_width: 1
      description: Enable Error Interrupt 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI21
      bit_offset: 21
      bit_width: 1
      description: Enable Error Interrupt 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI22
      bit_offset: 22
      bit_width: 1
      description: Enable Error Interrupt 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI23
      bit_offset: 23
      bit_width: 1
      description: Enable Error Interrupt 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI24
      bit_offset: 24
      bit_width: 1
      description: Enable Error Interrupt 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI25
      bit_offset: 25
      bit_width: 1
      description: Enable Error Interrupt 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI26
      bit_offset: 26
      bit_width: 1
      description: Enable Error Interrupt 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI27
      bit_offset: 27
      bit_width: 1
      description: Enable Error Interrupt 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI28
      bit_offset: 28
      bit_width: 1
      description: Enable Error Interrupt 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI29
      bit_offset: 29
      bit_width: 1
      description: Enable Error Interrupt 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI30
      bit_offset: 30
      bit_width: 1
      description: Enable Error Interrupt 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI31
      bit_offset: 31
      bit_width: 1
      description: Enable Error Interrupt 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CEEI
    addr: 0x40008018
    size_bits: 8
    description: Clear Enable Error Interrupt Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CEEI
      bit_offset: 0
      bit_width: 5
      description: Clear Enable Error Interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAEE
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Error Interrupts
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SEEI
    addr: 0x40008019
    size_bits: 8
    description: Set Enable Error Interrupt Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SEEI
      bit_offset: 0
      bit_width: 5
      description: Set Enable Error Interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAEE
      bit_offset: 6
      bit_width: 1
      description: Sets All Enable Error Interrupts
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CERQ
    addr: 0x4000801a
    size_bits: 8
    description: Clear Enable Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CERQ
      bit_offset: 0
      bit_width: 5
      description: Clear Enable Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAER
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SERQ
    addr: 0x4000801b
    size_bits: 8
    description: Set Enable Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SERQ
      bit_offset: 0
      bit_width: 5
      description: Set Enable Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAER
      bit_offset: 6
      bit_width: 1
      description: Set All Enable Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CDNE
    addr: 0x4000801c
    size_bits: 8
    description: Clear DONE Status Bit Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CDNE
      bit_offset: 0
      bit_width: 5
      description: Clear DONE Bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: CADN
      bit_offset: 6
      bit_width: 1
      description: Clears All DONE Bits
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SSRT
    addr: 0x4000801d
    size_bits: 8
    description: Set START Bit Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SSRT
      bit_offset: 0
      bit_width: 5
      description: Set START Bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAST
      bit_offset: 6
      bit_width: 1
      description: Set All START Bits (activates all channels)
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CERR
    addr: 0x4000801e
    size_bits: 8
    description: Clear Error Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CERR
      bit_offset: 0
      bit_width: 5
      description: Clear Error Indicator
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAEI
      bit_offset: 6
      bit_width: 1
      description: Clear All Error Indicators
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CINT
    addr: 0x4000801f
    size_bits: 8
    description: Clear Interrupt Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CINT
      bit_offset: 0
      bit_width: 5
      description: Clear Interrupt Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAIR
      bit_offset: 6
      bit_width: 1
      description: Clear All Interrupt Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INT
    addr: 0x40008024
    size_bits: 32
    description: Interrupt Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT0
      bit_offset: 0
      bit_width: 1
      description: Interrupt Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT1
      bit_offset: 1
      bit_width: 1
      description: Interrupt Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT2
      bit_offset: 2
      bit_width: 1
      description: Interrupt Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT3
      bit_offset: 3
      bit_width: 1
      description: Interrupt Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT4
      bit_offset: 4
      bit_width: 1
      description: Interrupt Request 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT5
      bit_offset: 5
      bit_width: 1
      description: Interrupt Request 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT6
      bit_offset: 6
      bit_width: 1
      description: Interrupt Request 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT7
      bit_offset: 7
      bit_width: 1
      description: Interrupt Request 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT8
      bit_offset: 8
      bit_width: 1
      description: Interrupt Request 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT9
      bit_offset: 9
      bit_width: 1
      description: Interrupt Request 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT10
      bit_offset: 10
      bit_width: 1
      description: Interrupt Request 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT11
      bit_offset: 11
      bit_width: 1
      description: Interrupt Request 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT12
      bit_offset: 12
      bit_width: 1
      description: Interrupt Request 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT13
      bit_offset: 13
      bit_width: 1
      description: Interrupt Request 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT14
      bit_offset: 14
      bit_width: 1
      description: Interrupt Request 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT15
      bit_offset: 15
      bit_width: 1
      description: Interrupt Request 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT16
      bit_offset: 16
      bit_width: 1
      description: Interrupt Request 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT17
      bit_offset: 17
      bit_width: 1
      description: Interrupt Request 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT18
      bit_offset: 18
      bit_width: 1
      description: Interrupt Request 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT19
      bit_offset: 19
      bit_width: 1
      description: Interrupt Request 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT20
      bit_offset: 20
      bit_width: 1
      description: Interrupt Request 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT21
      bit_offset: 21
      bit_width: 1
      description: Interrupt Request 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT22
      bit_offset: 22
      bit_width: 1
      description: Interrupt Request 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT23
      bit_offset: 23
      bit_width: 1
      description: Interrupt Request 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT24
      bit_offset: 24
      bit_width: 1
      description: Interrupt Request 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT25
      bit_offset: 25
      bit_width: 1
      description: Interrupt Request 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT26
      bit_offset: 26
      bit_width: 1
      description: Interrupt Request 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT27
      bit_offset: 27
      bit_width: 1
      description: Interrupt Request 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT28
      bit_offset: 28
      bit_width: 1
      description: Interrupt Request 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT29
      bit_offset: 29
      bit_width: 1
      description: Interrupt Request 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT30
      bit_offset: 30
      bit_width: 1
      description: Interrupt Request 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT31
      bit_offset: 31
      bit_width: 1
      description: Interrupt Request 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ERR
    addr: 0x4000802c
    size_bits: 32
    description: Error Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR0
      bit_offset: 0
      bit_width: 1
      description: Error In Channel 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR1
      bit_offset: 1
      bit_width: 1
      description: Error In Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR2
      bit_offset: 2
      bit_width: 1
      description: Error In Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR3
      bit_offset: 3
      bit_width: 1
      description: Error In Channel 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR4
      bit_offset: 4
      bit_width: 1
      description: Error In Channel 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR5
      bit_offset: 5
      bit_width: 1
      description: Error In Channel 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR6
      bit_offset: 6
      bit_width: 1
      description: Error In Channel 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR7
      bit_offset: 7
      bit_width: 1
      description: Error In Channel 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR8
      bit_offset: 8
      bit_width: 1
      description: Error In Channel 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR9
      bit_offset: 9
      bit_width: 1
      description: Error In Channel 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR10
      bit_offset: 10
      bit_width: 1
      description: Error In Channel 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR11
      bit_offset: 11
      bit_width: 1
      description: Error In Channel 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR12
      bit_offset: 12
      bit_width: 1
      description: Error In Channel 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR13
      bit_offset: 13
      bit_width: 1
      description: Error In Channel 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR14
      bit_offset: 14
      bit_width: 1
      description: Error In Channel 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR15
      bit_offset: 15
      bit_width: 1
      description: Error In Channel 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR16
      bit_offset: 16
      bit_width: 1
      description: Error In Channel 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR17
      bit_offset: 17
      bit_width: 1
      description: Error In Channel 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR18
      bit_offset: 18
      bit_width: 1
      description: Error In Channel 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR19
      bit_offset: 19
      bit_width: 1
      description: Error In Channel 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR20
      bit_offset: 20
      bit_width: 1
      description: Error In Channel 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR21
      bit_offset: 21
      bit_width: 1
      description: Error In Channel 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR22
      bit_offset: 22
      bit_width: 1
      description: Error In Channel 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR23
      bit_offset: 23
      bit_width: 1
      description: Error In Channel 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR24
      bit_offset: 24
      bit_width: 1
      description: Error In Channel 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR25
      bit_offset: 25
      bit_width: 1
      description: Error In Channel 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR26
      bit_offset: 26
      bit_width: 1
      description: Error In Channel 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR27
      bit_offset: 27
      bit_width: 1
      description: Error In Channel 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR28
      bit_offset: 28
      bit_width: 1
      description: Error In Channel 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR29
      bit_offset: 29
      bit_width: 1
      description: Error In Channel 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR30
      bit_offset: 30
      bit_width: 1
      description: Error In Channel 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR31
      bit_offset: 31
      bit_width: 1
      description: Error In Channel 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: HRS
    addr: 0x40008034
    size_bits: 32
    description: Hardware Request Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HRS0
      bit_offset: 0
      bit_width: 1
      description: Hardware Request Status Channel 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS1
      bit_offset: 1
      bit_width: 1
      description: Hardware Request Status Channel 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS2
      bit_offset: 2
      bit_width: 1
      description: Hardware Request Status Channel 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS3
      bit_offset: 3
      bit_width: 1
      description: Hardware Request Status Channel 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS4
      bit_offset: 4
      bit_width: 1
      description: Hardware Request Status Channel 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS5
      bit_offset: 5
      bit_width: 1
      description: Hardware Request Status Channel 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS6
      bit_offset: 6
      bit_width: 1
      description: Hardware Request Status Channel 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS7
      bit_offset: 7
      bit_width: 1
      description: Hardware Request Status Channel 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS8
      bit_offset: 8
      bit_width: 1
      description: Hardware Request Status Channel 8
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS9
      bit_offset: 9
      bit_width: 1
      description: Hardware Request Status Channel 9
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS10
      bit_offset: 10
      bit_width: 1
      description: Hardware Request Status Channel 10
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS11
      bit_offset: 11
      bit_width: 1
      description: Hardware Request Status Channel 11
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS12
      bit_offset: 12
      bit_width: 1
      description: Hardware Request Status Channel 12
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS13
      bit_offset: 13
      bit_width: 1
      description: Hardware Request Status Channel 13
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS14
      bit_offset: 14
      bit_width: 1
      description: Hardware Request Status Channel 14
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS15
      bit_offset: 15
      bit_width: 1
      description: Hardware Request Status Channel 15
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS16
      bit_offset: 16
      bit_width: 1
      description: Hardware Request Status Channel 16
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS17
      bit_offset: 17
      bit_width: 1
      description: Hardware Request Status Channel 17
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS18
      bit_offset: 18
      bit_width: 1
      description: Hardware Request Status Channel 18
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS19
      bit_offset: 19
      bit_width: 1
      description: Hardware Request Status Channel 19
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS20
      bit_offset: 20
      bit_width: 1
      description: Hardware Request Status Channel 20
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS21
      bit_offset: 21
      bit_width: 1
      description: Hardware Request Status Channel 21
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS22
      bit_offset: 22
      bit_width: 1
      description: Hardware Request Status Channel 22
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS23
      bit_offset: 23
      bit_width: 1
      description: Hardware Request Status Channel 23
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS24
      bit_offset: 24
      bit_width: 1
      description: Hardware Request Status Channel 24
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS25
      bit_offset: 25
      bit_width: 1
      description: Hardware Request Status Channel 25
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS26
      bit_offset: 26
      bit_width: 1
      description: Hardware Request Status Channel 26
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS27
      bit_offset: 27
      bit_width: 1
      description: Hardware Request Status Channel 27
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS28
      bit_offset: 28
      bit_width: 1
      description: Hardware Request Status Channel 28
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS29
      bit_offset: 29
      bit_width: 1
      description: Hardware Request Status Channel 29
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS30
      bit_offset: 30
      bit_width: 1
      description: Hardware Request Status Channel 30
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS31
      bit_offset: 31
      bit_width: 1
      description: Hardware Request Status Channel 31
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EARS
    addr: 0x40008044
    size_bits: 32
    description: Enable Asynchronous Request in Stop Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDREQ_0
      bit_offset: 0
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_1
      bit_offset: 1
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_2
      bit_offset: 2
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 2.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_3
      bit_offset: 3
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 3.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_4
      bit_offset: 4
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_5
      bit_offset: 5
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_6
      bit_offset: 6
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_7
      bit_offset: 7
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_8
      bit_offset: 8
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_9
      bit_offset: 9
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_10
      bit_offset: 10
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_11
      bit_offset: 11
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_12
      bit_offset: 12
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_13
      bit_offset: 13
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_14
      bit_offset: 14
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_15
      bit_offset: 15
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_16
      bit_offset: 16
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_17
      bit_offset: 17
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_18
      bit_offset: 18
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_19
      bit_offset: 19
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_20
      bit_offset: 20
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_21
      bit_offset: 21
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_22
      bit_offset: 22
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_23
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_24
      bit_offset: 24
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_25
      bit_offset: 25
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_26
      bit_offset: 26
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_27
      bit_offset: 27
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_28
      bit_offset: 28
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_29
      bit_offset: 29
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_30
      bit_offset: 30
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_31
      bit_offset: 31
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI3
    addr: 0x40008100
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI2
    addr: 0x40008101
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI1
    addr: 0x40008102
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI0
    addr: 0x40008103
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI7
    addr: 0x40008104
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI6
    addr: 0x40008105
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI5
    addr: 0x40008106
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI4
    addr: 0x40008107
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI11
    addr: 0x40008108
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI10
    addr: 0x40008109
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI9
    addr: 0x4000810a
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI8
    addr: 0x4000810b
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI15
    addr: 0x4000810c
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI14
    addr: 0x4000810d
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI13
    addr: 0x4000810e
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI12
    addr: 0x4000810f
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI19
    addr: 0x40008110
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI18
    addr: 0x40008111
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI17
    addr: 0x40008112
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI16
    addr: 0x40008113
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI23
    addr: 0x40008114
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI22
    addr: 0x40008115
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI21
    addr: 0x40008116
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI20
    addr: 0x40008117
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI27
    addr: 0x40008118
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI26
    addr: 0x40008119
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI25
    addr: 0x4000811a
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI24
    addr: 0x4000811b
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI31
    addr: 0x4000811c
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI30
    addr: 0x4000811d
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI29
    addr: 0x4000811e
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI28
    addr: 0x4000811f
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_SADDR
    addr: 0x40009000
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SADDR
    addr: 0x40009020
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SADDR
    addr: 0x40009040
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SADDR
    addr: 0x40009060
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_SADDR
    addr: 0x40009080
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_SADDR
    addr: 0x400090a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_SADDR
    addr: 0x400090c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_SADDR
    addr: 0x400090e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_SADDR
    addr: 0x40009100
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_SADDR
    addr: 0x40009120
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_SADDR
    addr: 0x40009140
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_SADDR
    addr: 0x40009160
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_SADDR
    addr: 0x40009180
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_SADDR
    addr: 0x400091a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_SADDR
    addr: 0x400091c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_SADDR
    addr: 0x400091e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_SADDR
    addr: 0x40009200
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_SADDR
    addr: 0x40009220
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_SADDR
    addr: 0x40009240
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_SADDR
    addr: 0x40009260
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_SADDR
    addr: 0x40009280
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_SADDR
    addr: 0x400092a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_SADDR
    addr: 0x400092c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_SADDR
    addr: 0x400092e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_SADDR
    addr: 0x40009300
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_SADDR
    addr: 0x40009320
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_SADDR
    addr: 0x40009340
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_SADDR
    addr: 0x40009360
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_SADDR
    addr: 0x40009380
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_SADDR
    addr: 0x400093a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_SADDR
    addr: 0x400093c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_SADDR
    addr: 0x400093e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_SOFF
    addr: 0x40009004
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SOFF
    addr: 0x40009024
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SOFF
    addr: 0x40009044
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SOFF
    addr: 0x40009064
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_SOFF
    addr: 0x40009084
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_SOFF
    addr: 0x400090a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_SOFF
    addr: 0x400090c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_SOFF
    addr: 0x400090e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_SOFF
    addr: 0x40009104
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_SOFF
    addr: 0x40009124
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_SOFF
    addr: 0x40009144
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_SOFF
    addr: 0x40009164
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_SOFF
    addr: 0x40009184
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_SOFF
    addr: 0x400091a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_SOFF
    addr: 0x400091c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_SOFF
    addr: 0x400091e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_SOFF
    addr: 0x40009204
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_SOFF
    addr: 0x40009224
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_SOFF
    addr: 0x40009244
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_SOFF
    addr: 0x40009264
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_SOFF
    addr: 0x40009284
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_SOFF
    addr: 0x400092a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_SOFF
    addr: 0x400092c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_SOFF
    addr: 0x400092e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_SOFF
    addr: 0x40009304
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_SOFF
    addr: 0x40009324
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_SOFF
    addr: 0x40009344
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_SOFF
    addr: 0x40009364
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_SOFF
    addr: 0x40009384
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_SOFF
    addr: 0x400093a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_SOFF
    addr: 0x400093c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_SOFF
    addr: 0x400093e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_ATTR
    addr: 0x40009006
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD1_ATTR
    addr: 0x40009026
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD2_ATTR
    addr: 0x40009046
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD3_ATTR
    addr: 0x40009066
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD4_ATTR
    addr: 0x40009086
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD5_ATTR
    addr: 0x400090a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD6_ATTR
    addr: 0x400090c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD7_ATTR
    addr: 0x400090e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD8_ATTR
    addr: 0x40009106
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD9_ATTR
    addr: 0x40009126
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD10_ATTR
    addr: 0x40009146
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD11_ATTR
    addr: 0x40009166
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD12_ATTR
    addr: 0x40009186
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD13_ATTR
    addr: 0x400091a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD14_ATTR
    addr: 0x400091c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD15_ATTR
    addr: 0x400091e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD16_ATTR
    addr: 0x40009206
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD17_ATTR
    addr: 0x40009226
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD18_ATTR
    addr: 0x40009246
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD19_ATTR
    addr: 0x40009266
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD20_ATTR
    addr: 0x40009286
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD21_ATTR
    addr: 0x400092a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD22_ATTR
    addr: 0x400092c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD23_ATTR
    addr: 0x400092e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD24_ATTR
    addr: 0x40009306
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD25_ATTR
    addr: 0x40009326
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD26_ATTR
    addr: 0x40009346
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD27_ATTR
    addr: 0x40009366
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD28_ATTR
    addr: 0x40009386
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD29_ATTR
    addr: 0x400093a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD30_ATTR
    addr: 0x400093c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD31_ATTR
    addr: 0x400093e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD0_NBYTES_MLNO
    addr: 0x40009008
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_NBYTES_MLNO
    addr: 0x40009028
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_NBYTES_MLNO
    addr: 0x40009048
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_NBYTES_MLNO
    addr: 0x40009068
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_NBYTES_MLNO
    addr: 0x40009088
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_NBYTES_MLNO
    addr: 0x400090a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_NBYTES_MLNO
    addr: 0x400090c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_NBYTES_MLNO
    addr: 0x400090e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_NBYTES_MLNO
    addr: 0x40009108
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_NBYTES_MLNO
    addr: 0x40009128
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_NBYTES_MLNO
    addr: 0x40009148
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_NBYTES_MLNO
    addr: 0x40009168
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_NBYTES_MLNO
    addr: 0x40009188
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_NBYTES_MLNO
    addr: 0x400091a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_NBYTES_MLNO
    addr: 0x400091c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_NBYTES_MLNO
    addr: 0x400091e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_NBYTES_MLNO
    addr: 0x40009208
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_NBYTES_MLNO
    addr: 0x40009228
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_NBYTES_MLNO
    addr: 0x40009248
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_NBYTES_MLNO
    addr: 0x40009268
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_NBYTES_MLNO
    addr: 0x40009288
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_NBYTES_MLNO
    addr: 0x400092a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_NBYTES_MLNO
    addr: 0x400092c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_NBYTES_MLNO
    addr: 0x400092e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_NBYTES_MLNO
    addr: 0x40009308
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_NBYTES_MLNO
    addr: 0x40009328
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_NBYTES_MLNO
    addr: 0x40009348
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_NBYTES_MLNO
    addr: 0x40009368
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_NBYTES_MLNO
    addr: 0x40009388
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_NBYTES_MLNO
    addr: 0x400093a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_NBYTES_MLNO
    addr: 0x400093c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_NBYTES_MLNO
    addr: 0x400093e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_SLAST
    addr: 0x4000900c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SLAST
    addr: 0x4000902c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SLAST
    addr: 0x4000904c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SLAST
    addr: 0x4000906c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_SLAST
    addr: 0x4000908c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_SLAST
    addr: 0x400090ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_SLAST
    addr: 0x400090cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_SLAST
    addr: 0x400090ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_SLAST
    addr: 0x4000910c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_SLAST
    addr: 0x4000912c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_SLAST
    addr: 0x4000914c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_SLAST
    addr: 0x4000916c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_SLAST
    addr: 0x4000918c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_SLAST
    addr: 0x400091ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_SLAST
    addr: 0x400091cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_SLAST
    addr: 0x400091ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_SLAST
    addr: 0x4000920c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_SLAST
    addr: 0x4000922c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_SLAST
    addr: 0x4000924c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_SLAST
    addr: 0x4000926c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_SLAST
    addr: 0x4000928c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_SLAST
    addr: 0x400092ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_SLAST
    addr: 0x400092cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_SLAST
    addr: 0x400092ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_SLAST
    addr: 0x4000930c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_SLAST
    addr: 0x4000932c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_SLAST
    addr: 0x4000934c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_SLAST
    addr: 0x4000936c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_SLAST
    addr: 0x4000938c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_SLAST
    addr: 0x400093ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_SLAST
    addr: 0x400093cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_SLAST
    addr: 0x400093ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DADDR
    addr: 0x40009010
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DADDR
    addr: 0x40009030
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DADDR
    addr: 0x40009050
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DADDR
    addr: 0x40009070
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DADDR
    addr: 0x40009090
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DADDR
    addr: 0x400090b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DADDR
    addr: 0x400090d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DADDR
    addr: 0x400090f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DADDR
    addr: 0x40009110
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DADDR
    addr: 0x40009130
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DADDR
    addr: 0x40009150
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DADDR
    addr: 0x40009170
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DADDR
    addr: 0x40009190
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DADDR
    addr: 0x400091b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DADDR
    addr: 0x400091d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DADDR
    addr: 0x400091f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_DADDR
    addr: 0x40009210
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_DADDR
    addr: 0x40009230
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_DADDR
    addr: 0x40009250
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_DADDR
    addr: 0x40009270
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_DADDR
    addr: 0x40009290
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_DADDR
    addr: 0x400092b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_DADDR
    addr: 0x400092d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_DADDR
    addr: 0x400092f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_DADDR
    addr: 0x40009310
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_DADDR
    addr: 0x40009330
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_DADDR
    addr: 0x40009350
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_DADDR
    addr: 0x40009370
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_DADDR
    addr: 0x40009390
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_DADDR
    addr: 0x400093b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_DADDR
    addr: 0x400093d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_DADDR
    addr: 0x400093f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DOFF
    addr: 0x40009014
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DOFF
    addr: 0x40009034
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DOFF
    addr: 0x40009054
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DOFF
    addr: 0x40009074
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DOFF
    addr: 0x40009094
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DOFF
    addr: 0x400090b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DOFF
    addr: 0x400090d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DOFF
    addr: 0x400090f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DOFF
    addr: 0x40009114
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DOFF
    addr: 0x40009134
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DOFF
    addr: 0x40009154
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DOFF
    addr: 0x40009174
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DOFF
    addr: 0x40009194
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DOFF
    addr: 0x400091b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DOFF
    addr: 0x400091d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DOFF
    addr: 0x400091f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_DOFF
    addr: 0x40009214
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_DOFF
    addr: 0x40009234
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_DOFF
    addr: 0x40009254
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_DOFF
    addr: 0x40009274
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_DOFF
    addr: 0x40009294
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_DOFF
    addr: 0x400092b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_DOFF
    addr: 0x400092d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_DOFF
    addr: 0x400092f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_DOFF
    addr: 0x40009314
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_DOFF
    addr: 0x40009334
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_DOFF
    addr: 0x40009354
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_DOFF
    addr: 0x40009374
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_DOFF
    addr: 0x40009394
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_DOFF
    addr: 0x400093b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_DOFF
    addr: 0x400093d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_DOFF
    addr: 0x400093f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CITER_ELINKNO
    addr: 0x40009016
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_CITER_ELINKNO
    addr: 0x40009036
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_CITER_ELINKNO
    addr: 0x40009056
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_CITER_ELINKNO
    addr: 0x40009076
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_CITER_ELINKNO
    addr: 0x40009096
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_CITER_ELINKNO
    addr: 0x400090b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_CITER_ELINKNO
    addr: 0x400090d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_CITER_ELINKNO
    addr: 0x400090f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_CITER_ELINKNO
    addr: 0x40009116
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_CITER_ELINKNO
    addr: 0x40009136
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_CITER_ELINKNO
    addr: 0x40009156
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_CITER_ELINKNO
    addr: 0x40009176
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_CITER_ELINKNO
    addr: 0x40009196
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_CITER_ELINKNO
    addr: 0x400091b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_CITER_ELINKNO
    addr: 0x400091d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_CITER_ELINKNO
    addr: 0x400091f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_CITER_ELINKNO
    addr: 0x40009216
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_CITER_ELINKNO
    addr: 0x40009236
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_CITER_ELINKNO
    addr: 0x40009256
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_CITER_ELINKNO
    addr: 0x40009276
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_CITER_ELINKNO
    addr: 0x40009296
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_CITER_ELINKNO
    addr: 0x400092b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_CITER_ELINKNO
    addr: 0x400092d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_CITER_ELINKNO
    addr: 0x400092f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_CITER_ELINKNO
    addr: 0x40009316
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_CITER_ELINKNO
    addr: 0x40009336
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_CITER_ELINKNO
    addr: 0x40009356
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_CITER_ELINKNO
    addr: 0x40009376
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_CITER_ELINKNO
    addr: 0x40009396
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_CITER_ELINKNO
    addr: 0x400093b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_CITER_ELINKNO
    addr: 0x400093d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_CITER_ELINKNO
    addr: 0x400093f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_DLASTSGA
    addr: 0x40009018
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DLASTSGA
    addr: 0x40009038
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DLASTSGA
    addr: 0x40009058
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DLASTSGA
    addr: 0x40009078
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DLASTSGA
    addr: 0x40009098
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DLASTSGA
    addr: 0x400090b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DLASTSGA
    addr: 0x400090d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DLASTSGA
    addr: 0x400090f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DLASTSGA
    addr: 0x40009118
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DLASTSGA
    addr: 0x40009138
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DLASTSGA
    addr: 0x40009158
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DLASTSGA
    addr: 0x40009178
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DLASTSGA
    addr: 0x40009198
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DLASTSGA
    addr: 0x400091b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DLASTSGA
    addr: 0x400091d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DLASTSGA
    addr: 0x400091f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_DLASTSGA
    addr: 0x40009218
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_DLASTSGA
    addr: 0x40009238
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_DLASTSGA
    addr: 0x40009258
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_DLASTSGA
    addr: 0x40009278
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_DLASTSGA
    addr: 0x40009298
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_DLASTSGA
    addr: 0x400092b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_DLASTSGA
    addr: 0x400092d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_DLASTSGA
    addr: 0x400092f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_DLASTSGA
    addr: 0x40009318
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_DLASTSGA
    addr: 0x40009338
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_DLASTSGA
    addr: 0x40009358
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_DLASTSGA
    addr: 0x40009378
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_DLASTSGA
    addr: 0x40009398
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_DLASTSGA
    addr: 0x400093b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_DLASTSGA
    addr: 0x400093d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_DLASTSGA
    addr: 0x400093f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CSR
    addr: 0x4000901c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD1_CSR
    addr: 0x4000903c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD2_CSR
    addr: 0x4000905c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD3_CSR
    addr: 0x4000907c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD4_CSR
    addr: 0x4000909c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD5_CSR
    addr: 0x400090bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD6_CSR
    addr: 0x400090dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD7_CSR
    addr: 0x400090fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD8_CSR
    addr: 0x4000911c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD9_CSR
    addr: 0x4000913c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD10_CSR
    addr: 0x4000915c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD11_CSR
    addr: 0x4000917c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD12_CSR
    addr: 0x4000919c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD13_CSR
    addr: 0x400091bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD14_CSR
    addr: 0x400091dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD15_CSR
    addr: 0x400091fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD16_CSR
    addr: 0x4000921c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD17_CSR
    addr: 0x4000923c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD18_CSR
    addr: 0x4000925c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD19_CSR
    addr: 0x4000927c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD20_CSR
    addr: 0x4000929c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD21_CSR
    addr: 0x400092bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD22_CSR
    addr: 0x400092dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD23_CSR
    addr: 0x400092fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD24_CSR
    addr: 0x4000931c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD25_CSR
    addr: 0x4000933c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD26_CSR
    addr: 0x4000935c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD27_CSR
    addr: 0x4000937c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD28_CSR
    addr: 0x4000939c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD29_CSR
    addr: 0x400093bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD30_CSR
    addr: 0x400093dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD31_CSR
    addr: 0x400093fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD0_BITER_ELINKNO
    addr: 0x4000901e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_BITER_ELINKNO
    addr: 0x4000903e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_BITER_ELINKNO
    addr: 0x4000905e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_BITER_ELINKNO
    addr: 0x4000907e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_BITER_ELINKNO
    addr: 0x4000909e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_BITER_ELINKNO
    addr: 0x400090be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_BITER_ELINKNO
    addr: 0x400090de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_BITER_ELINKNO
    addr: 0x400090fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_BITER_ELINKNO
    addr: 0x4000911e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_BITER_ELINKNO
    addr: 0x4000913e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_BITER_ELINKNO
    addr: 0x4000915e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_BITER_ELINKNO
    addr: 0x4000917e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_BITER_ELINKNO
    addr: 0x4000919e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_BITER_ELINKNO
    addr: 0x400091be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_BITER_ELINKNO
    addr: 0x400091de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_BITER_ELINKNO
    addr: 0x400091fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_BITER_ELINKNO
    addr: 0x4000921e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_BITER_ELINKNO
    addr: 0x4000923e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_BITER_ELINKNO
    addr: 0x4000925e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_BITER_ELINKNO
    addr: 0x4000927e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_BITER_ELINKNO
    addr: 0x4000929e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_BITER_ELINKNO
    addr: 0x400092be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_BITER_ELINKNO
    addr: 0x400092de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_BITER_ELINKNO
    addr: 0x400092fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_BITER_ELINKNO
    addr: 0x4000931e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_BITER_ELINKNO
    addr: 0x4000933e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_BITER_ELINKNO
    addr: 0x4000935e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_BITER_ELINKNO
    addr: 0x4000937e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_BITER_ELINKNO
    addr: 0x4000939e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_BITER_ELINKNO
    addr: 0x400093be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_BITER_ELINKNO
    addr: 0x400093de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_BITER_ELINKNO
    addr: 0x400093fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FB
  description: FlexBus external bus interface
  base_addr: 0x4000c000
  size: 0x64
  registers:
  - !Register
    name: CSPMCR
    addr: 0x4000c060
    size_bits: 32
    description: Chip Select port Multiplexing Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GROUP5
      bit_offset: 12
      bit_width: 4
      description: FlexBus Signal Group 5 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP4
      bit_offset: 16
      bit_width: 4
      description: FlexBus Signal Group 4 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP3
      bit_offset: 20
      bit_width: 4
      description: FlexBus Signal Group 3 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP2
      bit_offset: 24
      bit_width: 4
      description: FlexBus Signal Group 2 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP1
      bit_offset: 28
      bit_width: 4
      description: FlexBus Signal Group 1 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
  - !Register
    name: CSAR0
    addr: 0x4000c000
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR1
    addr: 0x4000c00c
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR2
    addr: 0x4000c018
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR3
    addr: 0x4000c024
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR4
    addr: 0x4000c030
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR5
    addr: 0x4000c03c
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSMR0
    addr: 0x4000c004
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR1
    addr: 0x4000c010
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR2
    addr: 0x4000c01c
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR3
    addr: 0x4000c028
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR4
    addr: 0x4000c034
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR5
    addr: 0x4000c040
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSCR0
    addr: 0x4000c008
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR1
    addr: 0x4000c014
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR2
    addr: 0x4000c020
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR3
    addr: 0x4000c02c
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR4
    addr: 0x4000c038
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR5
    addr: 0x4000c044
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
- !Module
  name: MPU
  description: Memory protection unit
  base_addr: 0x4000d000
  size: 0x830
  registers:
  - !Register
    name: CESR
    addr: 0x4000d000
    size_bits: 32
    description: Control/Error Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x815101
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NRGD
      bit_offset: 8
      bit_width: 4
      description: Number Of Region Descriptors
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: NSP
      bit_offset: 12
      bit_width: 4
      description: Number Of Slave Ports
      read_allowed: true
      write_allowed: false
    - !Field
      name: HRL
      bit_offset: 16
      bit_width: 4
      description: Hardware Revision Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPERR
      bit_offset: 27
      bit_width: 5
      description: Slave Port n Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EAR0
    addr: 0x4000d010
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR1
    addr: 0x4000d018
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR2
    addr: 0x4000d020
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR3
    addr: 0x4000d028
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR4
    addr: 0x4000d030
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR0
    addr: 0x4000d014
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR1
    addr: 0x4000d01c
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR2
    addr: 0x4000d024
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR3
    addr: 0x4000d02c
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR4
    addr: 0x4000d034
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: RGD0_WORD0
    addr: 0x4000d400
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD0
    addr: 0x4000d410
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD0
    addr: 0x4000d420
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD0
    addr: 0x4000d430
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD0
    addr: 0x4000d440
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD0
    addr: 0x4000d450
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD0
    addr: 0x4000d460
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD0
    addr: 0x4000d470
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD8_WORD0
    addr: 0x4000d480
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD9_WORD0
    addr: 0x4000d490
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD10_WORD0
    addr: 0x4000d4a0
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD11_WORD0
    addr: 0x4000d4b0
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD0_WORD1
    addr: 0x4000d404
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD1
    addr: 0x4000d414
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD1
    addr: 0x4000d424
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD1
    addr: 0x4000d434
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD1
    addr: 0x4000d444
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD1
    addr: 0x4000d454
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD1
    addr: 0x4000d464
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD1
    addr: 0x4000d474
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD8_WORD1
    addr: 0x4000d484
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD9_WORD1
    addr: 0x4000d494
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD10_WORD1
    addr: 0x4000d4a4
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD11_WORD1
    addr: 0x4000d4b4
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD0_WORD2
    addr: 0x4000d408
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD1_WORD2
    addr: 0x4000d418
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD2_WORD2
    addr: 0x4000d428
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD3_WORD2
    addr: 0x4000d438
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD4_WORD2
    addr: 0x4000d448
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD5_WORD2
    addr: 0x4000d458
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD6_WORD2
    addr: 0x4000d468
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD7_WORD2
    addr: 0x4000d478
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD8_WORD2
    addr: 0x4000d488
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD9_WORD2
    addr: 0x4000d498
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD10_WORD2
    addr: 0x4000d4a8
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD11_WORD2
    addr: 0x4000d4b8
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD0_WORD3
    addr: 0x4000d40c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD3
    addr: 0x4000d41c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD3
    addr: 0x4000d42c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD3
    addr: 0x4000d43c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD3
    addr: 0x4000d44c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD3
    addr: 0x4000d45c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD3
    addr: 0x4000d46c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD3
    addr: 0x4000d47c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD8_WORD3
    addr: 0x4000d48c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD9_WORD3
    addr: 0x4000d49c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD10_WORD3
    addr: 0x4000d4ac
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD11_WORD3
    addr: 0x4000d4bc
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGDAAC0
    addr: 0x4000d800
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC1
    addr: 0x4000d804
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC2
    addr: 0x4000d808
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC3
    addr: 0x4000d80c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC4
    addr: 0x4000d810
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC5
    addr: 0x4000d814
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC6
    addr: 0x4000d818
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC7
    addr: 0x4000d81c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC8
    addr: 0x4000d820
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC9
    addr: 0x4000d824
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC10
    addr: 0x4000d828
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC11
    addr: 0x4000d82c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FMC
  description: Flash Memory Controller
  base_addr: 0x4001f000
  size: 0x8
  registers:
  - !Register
    name: PFAPR
    addr: 0x4001f000
    size_bits: 32
    description: Flash Access Protection Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf8003f
    fields:
    - !Field
      name: M0AP
      bit_offset: 0
      bit_width: 2
      description: Master 0 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M1AP
      bit_offset: 2
      bit_width: 2
      description: Master 1 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M2AP
      bit_offset: 4
      bit_width: 2
      description: Master 2 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3AP
      bit_offset: 6
      bit_width: 2
      description: Master 3 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M0PFD
      bit_offset: 16
      bit_width: 1
      description: Master 0 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M1PFD
      bit_offset: 17
      bit_width: 1
      description: Master 1 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M2PFD
      bit_offset: 18
      bit_width: 1
      description: Master 2 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3PFD
      bit_offset: 19
      bit_width: 1
      description: Master 3 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFB0CR
    addr: 0x4001f004
    size_bits: 32
    description: Flash Bank 0 Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30060006
    fields:
    - !Field
      name: B0IPE
      bit_offset: 1
      bit_width: 1
      description: Bank 0 Instruction Prefetch Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0DPE
      bit_offset: 2
      bit_width: 1
      description: Bank 0 Data Prefetch Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0MW
      bit_offset: 17
      bit_width: 2
      description: Bank 0 Memory Width
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: S_INV
      bit_offset: 19
      bit_width: 1
      description: Invalidate Prefetch Speculation Buffer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0RWSC
      bit_offset: 28
      bit_width: 4
      description: Bank 0 Read Wait State Control
      read_allowed: true
      write_allowed: false
- !Module
  name: FTFE
  description: Flash Memory Interface
  base_addr: 0x40020000
  size: 0x14
  registers:
  - !Register
    name: FSTAT
    addr: 0x40020000
    size_bits: 8
    description: Flash Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MGSTAT0
      bit_offset: 0
      bit_width: 1
      description: Memory Controller Command Completion Status Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FPVIOL
      bit_offset: 4
      bit_width: 1
      description: Flash Protection Violation Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACCERR
      bit_offset: 5
      bit_width: 1
      description: Flash Access Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLERR
      bit_offset: 6
      bit_width: 1
      description: FTFE Read Collision Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIF
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCNFG
    addr: 0x40020001
    size_bits: 8
    description: Flash Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EEERDY
      bit_offset: 0
      bit_width: 1
      description: This bit is reserved and always has the value 0.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
    - !Field
      name: RAMRDY
      bit_offset: 1
      bit_width: 1
      description: RAM Ready
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFLSH
      bit_offset: 2
      bit_width: 1
      description: FTFE configuration
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '1'
    - !Field
      name: ERSSUSP
      bit_offset: 4
      bit_width: 1
      description: Erase Suspend
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERSAREQ
      bit_offset: 5
      bit_width: 1
      description: Erase All Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLLIE
      bit_offset: 6
      bit_width: 1
      description: Read Collision Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIE
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FSEC
    addr: 0x40020002
    size_bits: 8
    description: Flash Security Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: Mass Erase Enable Bits
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x40020003
    size_bits: 8
    description: Flash Option Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OPT
      bit_offset: 0
      bit_width: 8
      description: Nonvolatile Option
      read_allowed: true
      write_allowed: false
  - !Register
    name: FCCOB3
    addr: 0x40020004
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB2
    addr: 0x40020005
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB1
    addr: 0x40020006
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB0
    addr: 0x40020007
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB7
    addr: 0x40020008
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB6
    addr: 0x40020009
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB5
    addr: 0x4002000a
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB4
    addr: 0x4002000b
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBB
    addr: 0x4002000c
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBA
    addr: 0x4002000d
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB9
    addr: 0x4002000e
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB8
    addr: 0x4002000f
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FPROT3
    addr: 0x40020010
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT2
    addr: 0x40020011
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT1
    addr: 0x40020012
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT0
    addr: 0x40020013
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DMAMUX
  description: DMA channel multiplexor
  base_addr: 0x40021000
  size: 0x20
  registers:
  - !Register
    name: CHCFG0
    addr: 0x40021000
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG1
    addr: 0x40021001
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG2
    addr: 0x40021002
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG3
    addr: 0x40021003
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG4
    addr: 0x40021004
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG5
    addr: 0x40021005
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG6
    addr: 0x40021006
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG7
    addr: 0x40021007
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG8
    addr: 0x40021008
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG9
    addr: 0x40021009
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG10
    addr: 0x4002100a
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG11
    addr: 0x4002100b
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG12
    addr: 0x4002100c
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG13
    addr: 0x4002100d
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG14
    addr: 0x4002100e
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG15
    addr: 0x4002100f
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG16
    addr: 0x40021010
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG17
    addr: 0x40021011
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG18
    addr: 0x40021012
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG19
    addr: 0x40021013
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG20
    addr: 0x40021014
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG21
    addr: 0x40021015
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG22
    addr: 0x40021016
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG23
    addr: 0x40021017
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG24
    addr: 0x40021018
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG25
    addr: 0x40021019
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG26
    addr: 0x4002101a
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG27
    addr: 0x4002101b
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG28
    addr: 0x4002101c
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG29
    addr: 0x4002101d
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG30
    addr: 0x4002101e
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG31
    addr: 0x4002101f
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CAN0
  description: Flex Controller Area Network module
  base_addr: 0x40024000
  size: 0x8c0
  registers:
  - !Register
    name: MCR
    addr: 0x40024000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xd890000f
    fields:
    - !Field
      name: MAXMB
      bit_offset: 0
      bit_width: 7
      description: Number Of The Last Message Buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDAM
      bit_offset: 8
      bit_width: 2
      description: ID Acceptance Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AEN
      bit_offset: 12
      bit_width: 1
      description: Abort Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPRIOEN
      bit_offset: 13
      bit_width: 1
      description: Local Priority Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 15
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRMQ
      bit_offset: 16
      bit_width: 1
      description: Individual Rx Masking And Queue Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRXDIS
      bit_offset: 17
      bit_width: 1
      description: Self Reception Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 18
      bit_width: 1
      description: Doze Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKSRC
      bit_offset: 19
      bit_width: 1
      description: Wake Up Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPMACK
      bit_offset: 20
      bit_width: 1
      description: Low-Power Mode Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WRNEN
      bit_offset: 21
      bit_width: 1
      description: Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLFWAK
      bit_offset: 22
      bit_width: 1
      description: Self Wake Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SUPV
      bit_offset: 23
      bit_width: 1
      description: Supervisor Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZACK
      bit_offset: 24
      bit_width: 1
      description: Freeze Mode Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOFTRST
      bit_offset: 25
      bit_width: 1
      description: Soft Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKMSK
      bit_offset: 26
      bit_width: 1
      description: Wake Up Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOTRDY
      bit_offset: 27
      bit_width: 1
      description: FlexCAN Not Ready
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALT
      bit_offset: 28
      bit_width: 1
      description: Halt FlexCAN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFEN
      bit_offset: 29
      bit_width: 1
      description: Rx FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 30
      bit_width: 1
      description: Freeze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 31
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL1
    addr: 0x40024004
    size_bits: 32
    description: Control 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROPSEG
      bit_offset: 0
      bit_width: 3
      description: Propagation Segment
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOM
      bit_offset: 3
      bit_width: 1
      description: Listen-Only Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBUF
      bit_offset: 4
      bit_width: 1
      description: Lowest Buffer Transmitted First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSYN
      bit_offset: 5
      bit_width: 1
      description: Timer Sync
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFREC
      bit_offset: 6
      bit_width: 1
      description: Bus Off Recovery
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMP
      bit_offset: 7
      bit_width: 1
      description: CAN Bit Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWRNMSK
      bit_offset: 10
      bit_width: 1
      description: Rx Warning Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TWRNMSK
      bit_offset: 11
      bit_width: 1
      description: Tx Warning Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPB
      bit_offset: 12
      bit_width: 1
      description: Loop Back Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKSRC
      bit_offset: 13
      bit_width: 1
      description: CAN Engine Clock Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRMSK
      bit_offset: 14
      bit_width: 1
      description: Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFMSK
      bit_offset: 15
      bit_width: 1
      description: Bus Off Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSEG2
      bit_offset: 16
      bit_width: 3
      description: Phase Segment 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSEG1
      bit_offset: 19
      bit_width: 3
      description: Phase Segment 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RJW
      bit_offset: 22
      bit_width: 2
      description: Resync Jump Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESDIV
      bit_offset: 24
      bit_width: 8
      description: Prescaler Division Factor
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER
    addr: 0x40024008
    size_bits: 32
    description: Free Running Timer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMER
      bit_offset: 0
      bit_width: 16
      description: Timer Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXMGMASK
    addr: 0x40024010
    size_bits: 32
    description: Rx Mailboxes Global Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MG
      bit_offset: 0
      bit_width: 32
      description: Rx Mailboxes Global Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX14MASK
    addr: 0x40024014
    size_bits: 32
    description: Rx 14 Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX14M
      bit_offset: 0
      bit_width: 32
      description: Rx Buffer 14 Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX15MASK
    addr: 0x40024018
    size_bits: 32
    description: Rx 15 Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX15M
      bit_offset: 0
      bit_width: 32
      description: Rx Buffer 15 Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ECR
    addr: 0x4002401c
    size_bits: 32
    description: Error Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXERRCNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Error Counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXERRCNT
      bit_offset: 8
      bit_width: 8
      description: Receive Error Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESR1
    addr: 0x40024020
    size_bits: 32
    description: Error and Status 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WAKINT
      bit_offset: 0
      bit_width: 1
      description: Wake-Up Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRINT
      bit_offset: 1
      bit_width: 1
      description: Error Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFINT
      bit_offset: 2
      bit_width: 1
      description: Bus Off Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX
      bit_offset: 3
      bit_width: 1
      description: FlexCAN In Reception
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLTCONF
      bit_offset: 4
      bit_width: 2
      description: Fault Confinement State
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: 1x
    - !Field
      name: TX
      bit_offset: 6
      bit_width: 1
      description: FlexCAN In Transmission
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 7
      bit_width: 1
      description: This bit indicates when CAN bus is in IDLE state
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXWRN
      bit_offset: 8
      bit_width: 1
      description: Rx Error Warning
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXWRN
      bit_offset: 9
      bit_width: 1
      description: TX Error Warning
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STFERR
      bit_offset: 10
      bit_width: 1
      description: Stuffing Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRMERR
      bit_offset: 11
      bit_width: 1
      description: Form Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCERR
      bit_offset: 12
      bit_width: 1
      description: Cyclic Redundancy Check Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKERR
      bit_offset: 13
      bit_width: 1
      description: Acknowledge Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIT0ERR
      bit_offset: 14
      bit_width: 1
      description: Bit0 Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIT1ERR
      bit_offset: 15
      bit_width: 1
      description: Bit1 Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWRNINT
      bit_offset: 16
      bit_width: 1
      description: Rx Warning Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TWRNINT
      bit_offset: 17
      bit_width: 1
      description: Tx Warning Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCH
      bit_offset: 18
      bit_width: 1
      description: CAN Synchronization Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFDONEINT
      bit_offset: 19
      bit_width: 1
      description: Bus Off Done Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROVR
      bit_offset: 21
      bit_width: 1
      description: Error Overrun bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IMASK1
    addr: 0x40024028
    size_bits: 32
    description: Interrupt Masks 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUF31TO0M
      bit_offset: 0
      bit_width: 32
      description: Buffer MB i Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IFLAG1
    addr: 0x40024030
    size_bits: 32
    description: Interrupt Flags 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUF0I
      bit_offset: 0
      bit_width: 1
      description: Buffer MB0 Interrupt Or Clear FIFO bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF4TO1I
      bit_offset: 1
      bit_width: 4
      description: Buffer MB i Interrupt Or "reserved"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF5I
      bit_offset: 5
      bit_width: 1
      description: Buffer MB5 Interrupt Or "Frames available in Rx FIFO"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF6I
      bit_offset: 6
      bit_width: 1
      description: Buffer MB6 Interrupt Or "Rx FIFO Warning"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF7I
      bit_offset: 7
      bit_width: 1
      description: Buffer MB7 Interrupt Or "Rx FIFO Overflow"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF31TO8I
      bit_offset: 8
      bit_width: 24
      description: Buffer MBi Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL2
    addr: 0x40024034
    size_bits: 32
    description: Control 2 register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb00000
    fields:
    - !Field
      name: EACEN
      bit_offset: 16
      bit_width: 1
      description: Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RRS
      bit_offset: 17
      bit_width: 1
      description: Remote Request Storing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MRP
      bit_offset: 18
      bit_width: 1
      description: Mailboxes Reception Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TASD
      bit_offset: 19
      bit_width: 5
      description: Tx Arbitration Start Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFFN
      bit_offset: 24
      bit_width: 4
      description: Number Of Rx FIFO Filters
      read_allowed: true
      write_allowed: true
    - !Field
      name: BOFFDONEMSK
      bit_offset: 30
      bit_width: 1
      description: Bus Off Done Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ESR2
    addr: 0x40024038
    size_bits: 32
    description: Error and Status 2 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IMB
      bit_offset: 13
      bit_width: 1
      description: Inactive Mailbox
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VPS
      bit_offset: 14
      bit_width: 1
      description: Valid Priority Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPTM
      bit_offset: 16
      bit_width: 7
      description: Lowest Priority Tx Mailbox
      read_allowed: true
      write_allowed: false
  - !Register
    name: CRCR
    addr: 0x40024044
    size_bits: 32
    description: CRC Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 15
      description: Transmitted CRC value
      read_allowed: true
      write_allowed: false
    - !Field
      name: MBCRC
      bit_offset: 16
      bit_width: 7
      description: CRC Mailbox
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFGMASK
    addr: 0x40024048
    size_bits: 32
    description: Rx FIFO Global Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FGM
      bit_offset: 0
      bit_width: 32
      description: Rx FIFO Global Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXFIR
    addr: 0x4002404c
    size_bits: 32
    description: Rx FIFO Information Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDHIT
      bit_offset: 0
      bit_width: 9
      description: Identifier Acceptance Filter Hit Indicator
      read_allowed: true
      write_allowed: false
  - !Register
    name: CBT
    addr: 0x40024050
    size_bits: 32
    description: CAN Bit Timing Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPSEG2
      bit_offset: 0
      bit_width: 5
      description: Extended Phase Segment 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSEG1
      bit_offset: 5
      bit_width: 5
      description: Extended Phase Segment 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPROPSEG
      bit_offset: 10
      bit_width: 6
      description: Extended Propagation Segment
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERJW
      bit_offset: 16
      bit_width: 4
      description: Extended Resync Jump Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRESDIV
      bit_offset: 21
      bit_width: 10
      description: Extended Prescaler Division Factor
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTF
      bit_offset: 31
      bit_width: 1
      description: Bit Timing Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CS0
    addr: 0x40024080
    size_bits: 32
    description: Message Buffer 0 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID0
    addr: 0x40024084
    size_bits: 32
    description: Message Buffer 0 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD00
    addr: 0x40024088
    size_bits: 32
    description: Message Buffer 0 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD10
    addr: 0x4002408c
    size_bits: 32
    description: Message Buffer 0 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS1
    addr: 0x40024090
    size_bits: 32
    description: Message Buffer 1 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID1
    addr: 0x40024094
    size_bits: 32
    description: Message Buffer 1 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD01
    addr: 0x40024098
    size_bits: 32
    description: Message Buffer 1 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD11
    addr: 0x4002409c
    size_bits: 32
    description: Message Buffer 1 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS2
    addr: 0x400240a0
    size_bits: 32
    description: Message Buffer 2 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID2
    addr: 0x400240a4
    size_bits: 32
    description: Message Buffer 2 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD02
    addr: 0x400240a8
    size_bits: 32
    description: Message Buffer 2 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD12
    addr: 0x400240ac
    size_bits: 32
    description: Message Buffer 2 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS3
    addr: 0x400240b0
    size_bits: 32
    description: Message Buffer 3 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID3
    addr: 0x400240b4
    size_bits: 32
    description: Message Buffer 3 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD03
    addr: 0x400240b8
    size_bits: 32
    description: Message Buffer 3 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD13
    addr: 0x400240bc
    size_bits: 32
    description: Message Buffer 3 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS4
    addr: 0x400240c0
    size_bits: 32
    description: Message Buffer 4 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID4
    addr: 0x400240c4
    size_bits: 32
    description: Message Buffer 4 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD04
    addr: 0x400240c8
    size_bits: 32
    description: Message Buffer 4 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD14
    addr: 0x400240cc
    size_bits: 32
    description: Message Buffer 4 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS5
    addr: 0x400240d0
    size_bits: 32
    description: Message Buffer 5 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID5
    addr: 0x400240d4
    size_bits: 32
    description: Message Buffer 5 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD05
    addr: 0x400240d8
    size_bits: 32
    description: Message Buffer 5 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD15
    addr: 0x400240dc
    size_bits: 32
    description: Message Buffer 5 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS6
    addr: 0x400240e0
    size_bits: 32
    description: Message Buffer 6 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID6
    addr: 0x400240e4
    size_bits: 32
    description: Message Buffer 6 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD06
    addr: 0x400240e8
    size_bits: 32
    description: Message Buffer 6 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD16
    addr: 0x400240ec
    size_bits: 32
    description: Message Buffer 6 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS7
    addr: 0x400240f0
    size_bits: 32
    description: Message Buffer 7 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID7
    addr: 0x400240f4
    size_bits: 32
    description: Message Buffer 7 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD07
    addr: 0x400240f8
    size_bits: 32
    description: Message Buffer 7 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD17
    addr: 0x400240fc
    size_bits: 32
    description: Message Buffer 7 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS8
    addr: 0x40024100
    size_bits: 32
    description: Message Buffer 8 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID8
    addr: 0x40024104
    size_bits: 32
    description: Message Buffer 8 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD08
    addr: 0x40024108
    size_bits: 32
    description: Message Buffer 8 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD18
    addr: 0x4002410c
    size_bits: 32
    description: Message Buffer 8 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS9
    addr: 0x40024110
    size_bits: 32
    description: Message Buffer 9 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID9
    addr: 0x40024114
    size_bits: 32
    description: Message Buffer 9 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD09
    addr: 0x40024118
    size_bits: 32
    description: Message Buffer 9 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD19
    addr: 0x4002411c
    size_bits: 32
    description: Message Buffer 9 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS10
    addr: 0x40024120
    size_bits: 32
    description: Message Buffer 10 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID10
    addr: 0x40024124
    size_bits: 32
    description: Message Buffer 10 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD010
    addr: 0x40024128
    size_bits: 32
    description: Message Buffer 10 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD110
    addr: 0x4002412c
    size_bits: 32
    description: Message Buffer 10 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS11
    addr: 0x40024130
    size_bits: 32
    description: Message Buffer 11 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID11
    addr: 0x40024134
    size_bits: 32
    description: Message Buffer 11 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD011
    addr: 0x40024138
    size_bits: 32
    description: Message Buffer 11 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD111
    addr: 0x4002413c
    size_bits: 32
    description: Message Buffer 11 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS12
    addr: 0x40024140
    size_bits: 32
    description: Message Buffer 12 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID12
    addr: 0x40024144
    size_bits: 32
    description: Message Buffer 12 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD012
    addr: 0x40024148
    size_bits: 32
    description: Message Buffer 12 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD112
    addr: 0x4002414c
    size_bits: 32
    description: Message Buffer 12 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS13
    addr: 0x40024150
    size_bits: 32
    description: Message Buffer 13 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID13
    addr: 0x40024154
    size_bits: 32
    description: Message Buffer 13 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD013
    addr: 0x40024158
    size_bits: 32
    description: Message Buffer 13 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD113
    addr: 0x4002415c
    size_bits: 32
    description: Message Buffer 13 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS14
    addr: 0x40024160
    size_bits: 32
    description: Message Buffer 14 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID14
    addr: 0x40024164
    size_bits: 32
    description: Message Buffer 14 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD014
    addr: 0x40024168
    size_bits: 32
    description: Message Buffer 14 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD114
    addr: 0x4002416c
    size_bits: 32
    description: Message Buffer 14 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS15
    addr: 0x40024170
    size_bits: 32
    description: Message Buffer 15 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID15
    addr: 0x40024174
    size_bits: 32
    description: Message Buffer 15 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD015
    addr: 0x40024178
    size_bits: 32
    description: Message Buffer 15 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD115
    addr: 0x4002417c
    size_bits: 32
    description: Message Buffer 15 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXIMR0
    addr: 0x40024880
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR1
    addr: 0x40024884
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR2
    addr: 0x40024888
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR3
    addr: 0x4002488c
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR4
    addr: 0x40024890
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR5
    addr: 0x40024894
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR6
    addr: 0x40024898
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR7
    addr: 0x4002489c
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR8
    addr: 0x400248a0
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR9
    addr: 0x400248a4
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR10
    addr: 0x400248a8
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR11
    addr: 0x400248ac
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR12
    addr: 0x400248b0
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR13
    addr: 0x400248b4
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR14
    addr: 0x400248b8
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR15
    addr: 0x400248bc
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CAN1
  description: Flex Controller Area Network module
  base_addr: 0x40025000
  size: 0x8c0
  registers:
  - !Register
    name: MCR
    addr: 0x40025000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xd890000f
    fields:
    - !Field
      name: MAXMB
      bit_offset: 0
      bit_width: 7
      description: Number Of The Last Message Buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDAM
      bit_offset: 8
      bit_width: 2
      description: ID Acceptance Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AEN
      bit_offset: 12
      bit_width: 1
      description: Abort Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPRIOEN
      bit_offset: 13
      bit_width: 1
      description: Local Priority Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 15
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRMQ
      bit_offset: 16
      bit_width: 1
      description: Individual Rx Masking And Queue Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRXDIS
      bit_offset: 17
      bit_width: 1
      description: Self Reception Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 18
      bit_width: 1
      description: Doze Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKSRC
      bit_offset: 19
      bit_width: 1
      description: Wake Up Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPMACK
      bit_offset: 20
      bit_width: 1
      description: Low-Power Mode Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WRNEN
      bit_offset: 21
      bit_width: 1
      description: Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLFWAK
      bit_offset: 22
      bit_width: 1
      description: Self Wake Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SUPV
      bit_offset: 23
      bit_width: 1
      description: Supervisor Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZACK
      bit_offset: 24
      bit_width: 1
      description: Freeze Mode Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOFTRST
      bit_offset: 25
      bit_width: 1
      description: Soft Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKMSK
      bit_offset: 26
      bit_width: 1
      description: Wake Up Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOTRDY
      bit_offset: 27
      bit_width: 1
      description: FlexCAN Not Ready
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALT
      bit_offset: 28
      bit_width: 1
      description: Halt FlexCAN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFEN
      bit_offset: 29
      bit_width: 1
      description: Rx FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 30
      bit_width: 1
      description: Freeze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 31
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL1
    addr: 0x40025004
    size_bits: 32
    description: Control 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROPSEG
      bit_offset: 0
      bit_width: 3
      description: Propagation Segment
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOM
      bit_offset: 3
      bit_width: 1
      description: Listen-Only Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBUF
      bit_offset: 4
      bit_width: 1
      description: Lowest Buffer Transmitted First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSYN
      bit_offset: 5
      bit_width: 1
      description: Timer Sync
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFREC
      bit_offset: 6
      bit_width: 1
      description: Bus Off Recovery
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMP
      bit_offset: 7
      bit_width: 1
      description: CAN Bit Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWRNMSK
      bit_offset: 10
      bit_width: 1
      description: Rx Warning Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TWRNMSK
      bit_offset: 11
      bit_width: 1
      description: Tx Warning Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPB
      bit_offset: 12
      bit_width: 1
      description: Loop Back Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKSRC
      bit_offset: 13
      bit_width: 1
      description: CAN Engine Clock Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRMSK
      bit_offset: 14
      bit_width: 1
      description: Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFMSK
      bit_offset: 15
      bit_width: 1
      description: Bus Off Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSEG2
      bit_offset: 16
      bit_width: 3
      description: Phase Segment 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSEG1
      bit_offset: 19
      bit_width: 3
      description: Phase Segment 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RJW
      bit_offset: 22
      bit_width: 2
      description: Resync Jump Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESDIV
      bit_offset: 24
      bit_width: 8
      description: Prescaler Division Factor
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER
    addr: 0x40025008
    size_bits: 32
    description: Free Running Timer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMER
      bit_offset: 0
      bit_width: 16
      description: Timer Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXMGMASK
    addr: 0x40025010
    size_bits: 32
    description: Rx Mailboxes Global Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MG
      bit_offset: 0
      bit_width: 32
      description: Rx Mailboxes Global Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX14MASK
    addr: 0x40025014
    size_bits: 32
    description: Rx 14 Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX14M
      bit_offset: 0
      bit_width: 32
      description: Rx Buffer 14 Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX15MASK
    addr: 0x40025018
    size_bits: 32
    description: Rx 15 Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX15M
      bit_offset: 0
      bit_width: 32
      description: Rx Buffer 15 Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ECR
    addr: 0x4002501c
    size_bits: 32
    description: Error Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXERRCNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Error Counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXERRCNT
      bit_offset: 8
      bit_width: 8
      description: Receive Error Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESR1
    addr: 0x40025020
    size_bits: 32
    description: Error and Status 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WAKINT
      bit_offset: 0
      bit_width: 1
      description: Wake-Up Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRINT
      bit_offset: 1
      bit_width: 1
      description: Error Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFINT
      bit_offset: 2
      bit_width: 1
      description: Bus Off Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX
      bit_offset: 3
      bit_width: 1
      description: FlexCAN In Reception
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLTCONF
      bit_offset: 4
      bit_width: 2
      description: Fault Confinement State
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: 1x
    - !Field
      name: TX
      bit_offset: 6
      bit_width: 1
      description: FlexCAN In Transmission
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 7
      bit_width: 1
      description: This bit indicates when CAN bus is in IDLE state
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXWRN
      bit_offset: 8
      bit_width: 1
      description: Rx Error Warning
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXWRN
      bit_offset: 9
      bit_width: 1
      description: TX Error Warning
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STFERR
      bit_offset: 10
      bit_width: 1
      description: Stuffing Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRMERR
      bit_offset: 11
      bit_width: 1
      description: Form Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCERR
      bit_offset: 12
      bit_width: 1
      description: Cyclic Redundancy Check Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKERR
      bit_offset: 13
      bit_width: 1
      description: Acknowledge Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIT0ERR
      bit_offset: 14
      bit_width: 1
      description: Bit0 Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIT1ERR
      bit_offset: 15
      bit_width: 1
      description: Bit1 Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWRNINT
      bit_offset: 16
      bit_width: 1
      description: Rx Warning Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TWRNINT
      bit_offset: 17
      bit_width: 1
      description: Tx Warning Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCH
      bit_offset: 18
      bit_width: 1
      description: CAN Synchronization Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFDONEINT
      bit_offset: 19
      bit_width: 1
      description: Bus Off Done Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROVR
      bit_offset: 21
      bit_width: 1
      description: Error Overrun bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IMASK1
    addr: 0x40025028
    size_bits: 32
    description: Interrupt Masks 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUF31TO0M
      bit_offset: 0
      bit_width: 32
      description: Buffer MB i Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IFLAG1
    addr: 0x40025030
    size_bits: 32
    description: Interrupt Flags 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUF0I
      bit_offset: 0
      bit_width: 1
      description: Buffer MB0 Interrupt Or Clear FIFO bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF4TO1I
      bit_offset: 1
      bit_width: 4
      description: Buffer MB i Interrupt Or "reserved"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF5I
      bit_offset: 5
      bit_width: 1
      description: Buffer MB5 Interrupt Or "Frames available in Rx FIFO"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF6I
      bit_offset: 6
      bit_width: 1
      description: Buffer MB6 Interrupt Or "Rx FIFO Warning"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF7I
      bit_offset: 7
      bit_width: 1
      description: Buffer MB7 Interrupt Or "Rx FIFO Overflow"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF31TO8I
      bit_offset: 8
      bit_width: 24
      description: Buffer MBi Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL2
    addr: 0x40025034
    size_bits: 32
    description: Control 2 register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb00000
    fields:
    - !Field
      name: EACEN
      bit_offset: 16
      bit_width: 1
      description: Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RRS
      bit_offset: 17
      bit_width: 1
      description: Remote Request Storing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MRP
      bit_offset: 18
      bit_width: 1
      description: Mailboxes Reception Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TASD
      bit_offset: 19
      bit_width: 5
      description: Tx Arbitration Start Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFFN
      bit_offset: 24
      bit_width: 4
      description: Number Of Rx FIFO Filters
      read_allowed: true
      write_allowed: true
    - !Field
      name: BOFFDONEMSK
      bit_offset: 30
      bit_width: 1
      description: Bus Off Done Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ESR2
    addr: 0x40025038
    size_bits: 32
    description: Error and Status 2 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IMB
      bit_offset: 13
      bit_width: 1
      description: Inactive Mailbox
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VPS
      bit_offset: 14
      bit_width: 1
      description: Valid Priority Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPTM
      bit_offset: 16
      bit_width: 7
      description: Lowest Priority Tx Mailbox
      read_allowed: true
      write_allowed: false
  - !Register
    name: CRCR
    addr: 0x40025044
    size_bits: 32
    description: CRC Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 15
      description: Transmitted CRC value
      read_allowed: true
      write_allowed: false
    - !Field
      name: MBCRC
      bit_offset: 16
      bit_width: 7
      description: CRC Mailbox
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFGMASK
    addr: 0x40025048
    size_bits: 32
    description: Rx FIFO Global Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FGM
      bit_offset: 0
      bit_width: 32
      description: Rx FIFO Global Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXFIR
    addr: 0x4002504c
    size_bits: 32
    description: Rx FIFO Information Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDHIT
      bit_offset: 0
      bit_width: 9
      description: Identifier Acceptance Filter Hit Indicator
      read_allowed: true
      write_allowed: false
  - !Register
    name: CBT
    addr: 0x40025050
    size_bits: 32
    description: CAN Bit Timing Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPSEG2
      bit_offset: 0
      bit_width: 5
      description: Extended Phase Segment 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSEG1
      bit_offset: 5
      bit_width: 5
      description: Extended Phase Segment 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPROPSEG
      bit_offset: 10
      bit_width: 6
      description: Extended Propagation Segment
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERJW
      bit_offset: 16
      bit_width: 4
      description: Extended Resync Jump Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRESDIV
      bit_offset: 21
      bit_width: 10
      description: Extended Prescaler Division Factor
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTF
      bit_offset: 31
      bit_width: 1
      description: Bit Timing Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CS0
    addr: 0x40025080
    size_bits: 32
    description: Message Buffer 0 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID0
    addr: 0x40025084
    size_bits: 32
    description: Message Buffer 0 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD00
    addr: 0x40025088
    size_bits: 32
    description: Message Buffer 0 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD10
    addr: 0x4002508c
    size_bits: 32
    description: Message Buffer 0 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS1
    addr: 0x40025090
    size_bits: 32
    description: Message Buffer 1 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID1
    addr: 0x40025094
    size_bits: 32
    description: Message Buffer 1 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD01
    addr: 0x40025098
    size_bits: 32
    description: Message Buffer 1 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD11
    addr: 0x4002509c
    size_bits: 32
    description: Message Buffer 1 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS2
    addr: 0x400250a0
    size_bits: 32
    description: Message Buffer 2 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID2
    addr: 0x400250a4
    size_bits: 32
    description: Message Buffer 2 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD02
    addr: 0x400250a8
    size_bits: 32
    description: Message Buffer 2 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD12
    addr: 0x400250ac
    size_bits: 32
    description: Message Buffer 2 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS3
    addr: 0x400250b0
    size_bits: 32
    description: Message Buffer 3 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID3
    addr: 0x400250b4
    size_bits: 32
    description: Message Buffer 3 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD03
    addr: 0x400250b8
    size_bits: 32
    description: Message Buffer 3 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD13
    addr: 0x400250bc
    size_bits: 32
    description: Message Buffer 3 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS4
    addr: 0x400250c0
    size_bits: 32
    description: Message Buffer 4 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID4
    addr: 0x400250c4
    size_bits: 32
    description: Message Buffer 4 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD04
    addr: 0x400250c8
    size_bits: 32
    description: Message Buffer 4 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD14
    addr: 0x400250cc
    size_bits: 32
    description: Message Buffer 4 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS5
    addr: 0x400250d0
    size_bits: 32
    description: Message Buffer 5 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID5
    addr: 0x400250d4
    size_bits: 32
    description: Message Buffer 5 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD05
    addr: 0x400250d8
    size_bits: 32
    description: Message Buffer 5 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD15
    addr: 0x400250dc
    size_bits: 32
    description: Message Buffer 5 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS6
    addr: 0x400250e0
    size_bits: 32
    description: Message Buffer 6 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID6
    addr: 0x400250e4
    size_bits: 32
    description: Message Buffer 6 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD06
    addr: 0x400250e8
    size_bits: 32
    description: Message Buffer 6 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD16
    addr: 0x400250ec
    size_bits: 32
    description: Message Buffer 6 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS7
    addr: 0x400250f0
    size_bits: 32
    description: Message Buffer 7 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID7
    addr: 0x400250f4
    size_bits: 32
    description: Message Buffer 7 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD07
    addr: 0x400250f8
    size_bits: 32
    description: Message Buffer 7 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD17
    addr: 0x400250fc
    size_bits: 32
    description: Message Buffer 7 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS8
    addr: 0x40025100
    size_bits: 32
    description: Message Buffer 8 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID8
    addr: 0x40025104
    size_bits: 32
    description: Message Buffer 8 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD08
    addr: 0x40025108
    size_bits: 32
    description: Message Buffer 8 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD18
    addr: 0x4002510c
    size_bits: 32
    description: Message Buffer 8 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS9
    addr: 0x40025110
    size_bits: 32
    description: Message Buffer 9 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID9
    addr: 0x40025114
    size_bits: 32
    description: Message Buffer 9 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD09
    addr: 0x40025118
    size_bits: 32
    description: Message Buffer 9 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD19
    addr: 0x4002511c
    size_bits: 32
    description: Message Buffer 9 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS10
    addr: 0x40025120
    size_bits: 32
    description: Message Buffer 10 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID10
    addr: 0x40025124
    size_bits: 32
    description: Message Buffer 10 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD010
    addr: 0x40025128
    size_bits: 32
    description: Message Buffer 10 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD110
    addr: 0x4002512c
    size_bits: 32
    description: Message Buffer 10 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS11
    addr: 0x40025130
    size_bits: 32
    description: Message Buffer 11 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID11
    addr: 0x40025134
    size_bits: 32
    description: Message Buffer 11 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD011
    addr: 0x40025138
    size_bits: 32
    description: Message Buffer 11 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD111
    addr: 0x4002513c
    size_bits: 32
    description: Message Buffer 11 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS12
    addr: 0x40025140
    size_bits: 32
    description: Message Buffer 12 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID12
    addr: 0x40025144
    size_bits: 32
    description: Message Buffer 12 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD012
    addr: 0x40025148
    size_bits: 32
    description: Message Buffer 12 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD112
    addr: 0x4002514c
    size_bits: 32
    description: Message Buffer 12 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS13
    addr: 0x40025150
    size_bits: 32
    description: Message Buffer 13 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID13
    addr: 0x40025154
    size_bits: 32
    description: Message Buffer 13 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD013
    addr: 0x40025158
    size_bits: 32
    description: Message Buffer 13 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD113
    addr: 0x4002515c
    size_bits: 32
    description: Message Buffer 13 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS14
    addr: 0x40025160
    size_bits: 32
    description: Message Buffer 14 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID14
    addr: 0x40025164
    size_bits: 32
    description: Message Buffer 14 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD014
    addr: 0x40025168
    size_bits: 32
    description: Message Buffer 14 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD114
    addr: 0x4002516c
    size_bits: 32
    description: Message Buffer 14 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS15
    addr: 0x40025170
    size_bits: 32
    description: Message Buffer 15 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID15
    addr: 0x40025174
    size_bits: 32
    description: Message Buffer 15 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD015
    addr: 0x40025178
    size_bits: 32
    description: Message Buffer 15 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD115
    addr: 0x4002517c
    size_bits: 32
    description: Message Buffer 15 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXIMR0
    addr: 0x40025880
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR1
    addr: 0x40025884
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR2
    addr: 0x40025888
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR3
    addr: 0x4002588c
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR4
    addr: 0x40025890
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR5
    addr: 0x40025894
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR6
    addr: 0x40025898
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR7
    addr: 0x4002589c
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR8
    addr: 0x400258a0
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR9
    addr: 0x400258a4
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR10
    addr: 0x400258a8
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR11
    addr: 0x400258ac
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR12
    addr: 0x400258b0
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR13
    addr: 0x400258b4
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR14
    addr: 0x400258b8
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR15
    addr: 0x400258bc
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CAN2
  description: Flex Controller Area Network module
  base_addr: 0x400a4000
  size: 0x8c0
  registers:
  - !Register
    name: MCR
    addr: 0x400a4000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xd890000f
    fields:
    - !Field
      name: MAXMB
      bit_offset: 0
      bit_width: 7
      description: Number Of The Last Message Buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDAM
      bit_offset: 8
      bit_width: 2
      description: ID Acceptance Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AEN
      bit_offset: 12
      bit_width: 1
      description: Abort Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPRIOEN
      bit_offset: 13
      bit_width: 1
      description: Local Priority Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 15
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRMQ
      bit_offset: 16
      bit_width: 1
      description: Individual Rx Masking And Queue Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRXDIS
      bit_offset: 17
      bit_width: 1
      description: Self Reception Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 18
      bit_width: 1
      description: Doze Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKSRC
      bit_offset: 19
      bit_width: 1
      description: Wake Up Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPMACK
      bit_offset: 20
      bit_width: 1
      description: Low-Power Mode Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WRNEN
      bit_offset: 21
      bit_width: 1
      description: Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLFWAK
      bit_offset: 22
      bit_width: 1
      description: Self Wake Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SUPV
      bit_offset: 23
      bit_width: 1
      description: Supervisor Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZACK
      bit_offset: 24
      bit_width: 1
      description: Freeze Mode Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOFTRST
      bit_offset: 25
      bit_width: 1
      description: Soft Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKMSK
      bit_offset: 26
      bit_width: 1
      description: Wake Up Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOTRDY
      bit_offset: 27
      bit_width: 1
      description: FlexCAN Not Ready
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALT
      bit_offset: 28
      bit_width: 1
      description: Halt FlexCAN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFEN
      bit_offset: 29
      bit_width: 1
      description: Rx FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 30
      bit_width: 1
      description: Freeze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 31
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL1
    addr: 0x400a4004
    size_bits: 32
    description: Control 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROPSEG
      bit_offset: 0
      bit_width: 3
      description: Propagation Segment
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOM
      bit_offset: 3
      bit_width: 1
      description: Listen-Only Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBUF
      bit_offset: 4
      bit_width: 1
      description: Lowest Buffer Transmitted First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSYN
      bit_offset: 5
      bit_width: 1
      description: Timer Sync
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFREC
      bit_offset: 6
      bit_width: 1
      description: Bus Off Recovery
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMP
      bit_offset: 7
      bit_width: 1
      description: CAN Bit Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWRNMSK
      bit_offset: 10
      bit_width: 1
      description: Rx Warning Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TWRNMSK
      bit_offset: 11
      bit_width: 1
      description: Tx Warning Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPB
      bit_offset: 12
      bit_width: 1
      description: Loop Back Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKSRC
      bit_offset: 13
      bit_width: 1
      description: CAN Engine Clock Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRMSK
      bit_offset: 14
      bit_width: 1
      description: Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFMSK
      bit_offset: 15
      bit_width: 1
      description: Bus Off Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSEG2
      bit_offset: 16
      bit_width: 3
      description: Phase Segment 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSEG1
      bit_offset: 19
      bit_width: 3
      description: Phase Segment 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RJW
      bit_offset: 22
      bit_width: 2
      description: Resync Jump Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESDIV
      bit_offset: 24
      bit_width: 8
      description: Prescaler Division Factor
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER
    addr: 0x400a4008
    size_bits: 32
    description: Free Running Timer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMER
      bit_offset: 0
      bit_width: 16
      description: Timer Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXMGMASK
    addr: 0x400a4010
    size_bits: 32
    description: Rx Mailboxes Global Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MG
      bit_offset: 0
      bit_width: 32
      description: Rx Mailboxes Global Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX14MASK
    addr: 0x400a4014
    size_bits: 32
    description: Rx 14 Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX14M
      bit_offset: 0
      bit_width: 32
      description: Rx Buffer 14 Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX15MASK
    addr: 0x400a4018
    size_bits: 32
    description: Rx 15 Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX15M
      bit_offset: 0
      bit_width: 32
      description: Rx Buffer 15 Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ECR
    addr: 0x400a401c
    size_bits: 32
    description: Error Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXERRCNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Error Counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXERRCNT
      bit_offset: 8
      bit_width: 8
      description: Receive Error Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESR1
    addr: 0x400a4020
    size_bits: 32
    description: Error and Status 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WAKINT
      bit_offset: 0
      bit_width: 1
      description: Wake-Up Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRINT
      bit_offset: 1
      bit_width: 1
      description: Error Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFINT
      bit_offset: 2
      bit_width: 1
      description: Bus Off Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX
      bit_offset: 3
      bit_width: 1
      description: FlexCAN In Reception
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLTCONF
      bit_offset: 4
      bit_width: 2
      description: Fault Confinement State
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: 1x
    - !Field
      name: TX
      bit_offset: 6
      bit_width: 1
      description: FlexCAN In Transmission
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 7
      bit_width: 1
      description: This bit indicates when CAN bus is in IDLE state
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXWRN
      bit_offset: 8
      bit_width: 1
      description: Rx Error Warning
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXWRN
      bit_offset: 9
      bit_width: 1
      description: TX Error Warning
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STFERR
      bit_offset: 10
      bit_width: 1
      description: Stuffing Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRMERR
      bit_offset: 11
      bit_width: 1
      description: Form Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCERR
      bit_offset: 12
      bit_width: 1
      description: Cyclic Redundancy Check Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKERR
      bit_offset: 13
      bit_width: 1
      description: Acknowledge Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIT0ERR
      bit_offset: 14
      bit_width: 1
      description: Bit0 Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIT1ERR
      bit_offset: 15
      bit_width: 1
      description: Bit1 Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWRNINT
      bit_offset: 16
      bit_width: 1
      description: Rx Warning Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TWRNINT
      bit_offset: 17
      bit_width: 1
      description: Tx Warning Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCH
      bit_offset: 18
      bit_width: 1
      description: CAN Synchronization Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOFFDONEINT
      bit_offset: 19
      bit_width: 1
      description: Bus Off Done Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROVR
      bit_offset: 21
      bit_width: 1
      description: Error Overrun bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IMASK1
    addr: 0x400a4028
    size_bits: 32
    description: Interrupt Masks 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUF31TO0M
      bit_offset: 0
      bit_width: 32
      description: Buffer MB i Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IFLAG1
    addr: 0x400a4030
    size_bits: 32
    description: Interrupt Flags 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUF0I
      bit_offset: 0
      bit_width: 1
      description: Buffer MB0 Interrupt Or Clear FIFO bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF4TO1I
      bit_offset: 1
      bit_width: 4
      description: Buffer MB i Interrupt Or "reserved"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF5I
      bit_offset: 5
      bit_width: 1
      description: Buffer MB5 Interrupt Or "Frames available in Rx FIFO"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF6I
      bit_offset: 6
      bit_width: 1
      description: Buffer MB6 Interrupt Or "Rx FIFO Warning"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF7I
      bit_offset: 7
      bit_width: 1
      description: Buffer MB7 Interrupt Or "Rx FIFO Overflow"
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUF31TO8I
      bit_offset: 8
      bit_width: 24
      description: Buffer MBi Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL2
    addr: 0x400a4034
    size_bits: 32
    description: Control 2 register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb00000
    fields:
    - !Field
      name: EACEN
      bit_offset: 16
      bit_width: 1
      description: Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RRS
      bit_offset: 17
      bit_width: 1
      description: Remote Request Storing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MRP
      bit_offset: 18
      bit_width: 1
      description: Mailboxes Reception Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TASD
      bit_offset: 19
      bit_width: 5
      description: Tx Arbitration Start Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFFN
      bit_offset: 24
      bit_width: 4
      description: Number Of Rx FIFO Filters
      read_allowed: true
      write_allowed: true
    - !Field
      name: BOFFDONEMSK
      bit_offset: 30
      bit_width: 1
      description: Bus Off Done Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ESR2
    addr: 0x400a4038
    size_bits: 32
    description: Error and Status 2 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IMB
      bit_offset: 13
      bit_width: 1
      description: Inactive Mailbox
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VPS
      bit_offset: 14
      bit_width: 1
      description: Valid Priority Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPTM
      bit_offset: 16
      bit_width: 7
      description: Lowest Priority Tx Mailbox
      read_allowed: true
      write_allowed: false
  - !Register
    name: CRCR
    addr: 0x400a4044
    size_bits: 32
    description: CRC Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 15
      description: Transmitted CRC value
      read_allowed: true
      write_allowed: false
    - !Field
      name: MBCRC
      bit_offset: 16
      bit_width: 7
      description: CRC Mailbox
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFGMASK
    addr: 0x400a4048
    size_bits: 32
    description: Rx FIFO Global Mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FGM
      bit_offset: 0
      bit_width: 32
      description: Rx FIFO Global Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXFIR
    addr: 0x400a404c
    size_bits: 32
    description: Rx FIFO Information Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDHIT
      bit_offset: 0
      bit_width: 9
      description: Identifier Acceptance Filter Hit Indicator
      read_allowed: true
      write_allowed: false
  - !Register
    name: CBT
    addr: 0x400a4050
    size_bits: 32
    description: CAN Bit Timing Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPSEG2
      bit_offset: 0
      bit_width: 5
      description: Extended Phase Segment 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSEG1
      bit_offset: 5
      bit_width: 5
      description: Extended Phase Segment 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPROPSEG
      bit_offset: 10
      bit_width: 6
      description: Extended Propagation Segment
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERJW
      bit_offset: 16
      bit_width: 4
      description: Extended Resync Jump Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRESDIV
      bit_offset: 21
      bit_width: 10
      description: Extended Prescaler Division Factor
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTF
      bit_offset: 31
      bit_width: 1
      description: Bit Timing Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CS0
    addr: 0x400a4080
    size_bits: 32
    description: Message Buffer 0 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID0
    addr: 0x400a4084
    size_bits: 32
    description: Message Buffer 0 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD00
    addr: 0x400a4088
    size_bits: 32
    description: Message Buffer 0 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD10
    addr: 0x400a408c
    size_bits: 32
    description: Message Buffer 0 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS1
    addr: 0x400a4090
    size_bits: 32
    description: Message Buffer 1 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID1
    addr: 0x400a4094
    size_bits: 32
    description: Message Buffer 1 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD01
    addr: 0x400a4098
    size_bits: 32
    description: Message Buffer 1 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD11
    addr: 0x400a409c
    size_bits: 32
    description: Message Buffer 1 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS2
    addr: 0x400a40a0
    size_bits: 32
    description: Message Buffer 2 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID2
    addr: 0x400a40a4
    size_bits: 32
    description: Message Buffer 2 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD02
    addr: 0x400a40a8
    size_bits: 32
    description: Message Buffer 2 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD12
    addr: 0x400a40ac
    size_bits: 32
    description: Message Buffer 2 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS3
    addr: 0x400a40b0
    size_bits: 32
    description: Message Buffer 3 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID3
    addr: 0x400a40b4
    size_bits: 32
    description: Message Buffer 3 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD03
    addr: 0x400a40b8
    size_bits: 32
    description: Message Buffer 3 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD13
    addr: 0x400a40bc
    size_bits: 32
    description: Message Buffer 3 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS4
    addr: 0x400a40c0
    size_bits: 32
    description: Message Buffer 4 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID4
    addr: 0x400a40c4
    size_bits: 32
    description: Message Buffer 4 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD04
    addr: 0x400a40c8
    size_bits: 32
    description: Message Buffer 4 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD14
    addr: 0x400a40cc
    size_bits: 32
    description: Message Buffer 4 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS5
    addr: 0x400a40d0
    size_bits: 32
    description: Message Buffer 5 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID5
    addr: 0x400a40d4
    size_bits: 32
    description: Message Buffer 5 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD05
    addr: 0x400a40d8
    size_bits: 32
    description: Message Buffer 5 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD15
    addr: 0x400a40dc
    size_bits: 32
    description: Message Buffer 5 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS6
    addr: 0x400a40e0
    size_bits: 32
    description: Message Buffer 6 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID6
    addr: 0x400a40e4
    size_bits: 32
    description: Message Buffer 6 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD06
    addr: 0x400a40e8
    size_bits: 32
    description: Message Buffer 6 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD16
    addr: 0x400a40ec
    size_bits: 32
    description: Message Buffer 6 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS7
    addr: 0x400a40f0
    size_bits: 32
    description: Message Buffer 7 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID7
    addr: 0x400a40f4
    size_bits: 32
    description: Message Buffer 7 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD07
    addr: 0x400a40f8
    size_bits: 32
    description: Message Buffer 7 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD17
    addr: 0x400a40fc
    size_bits: 32
    description: Message Buffer 7 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS8
    addr: 0x400a4100
    size_bits: 32
    description: Message Buffer 8 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID8
    addr: 0x400a4104
    size_bits: 32
    description: Message Buffer 8 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD08
    addr: 0x400a4108
    size_bits: 32
    description: Message Buffer 8 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD18
    addr: 0x400a410c
    size_bits: 32
    description: Message Buffer 8 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS9
    addr: 0x400a4110
    size_bits: 32
    description: Message Buffer 9 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID9
    addr: 0x400a4114
    size_bits: 32
    description: Message Buffer 9 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD09
    addr: 0x400a4118
    size_bits: 32
    description: Message Buffer 9 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD19
    addr: 0x400a411c
    size_bits: 32
    description: Message Buffer 9 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS10
    addr: 0x400a4120
    size_bits: 32
    description: Message Buffer 10 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID10
    addr: 0x400a4124
    size_bits: 32
    description: Message Buffer 10 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD010
    addr: 0x400a4128
    size_bits: 32
    description: Message Buffer 10 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD110
    addr: 0x400a412c
    size_bits: 32
    description: Message Buffer 10 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS11
    addr: 0x400a4130
    size_bits: 32
    description: Message Buffer 11 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID11
    addr: 0x400a4134
    size_bits: 32
    description: Message Buffer 11 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD011
    addr: 0x400a4138
    size_bits: 32
    description: Message Buffer 11 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD111
    addr: 0x400a413c
    size_bits: 32
    description: Message Buffer 11 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS12
    addr: 0x400a4140
    size_bits: 32
    description: Message Buffer 12 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID12
    addr: 0x400a4144
    size_bits: 32
    description: Message Buffer 12 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD012
    addr: 0x400a4148
    size_bits: 32
    description: Message Buffer 12 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD112
    addr: 0x400a414c
    size_bits: 32
    description: Message Buffer 12 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS13
    addr: 0x400a4150
    size_bits: 32
    description: Message Buffer 13 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID13
    addr: 0x400a4154
    size_bits: 32
    description: Message Buffer 13 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD013
    addr: 0x400a4158
    size_bits: 32
    description: Message Buffer 13 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD113
    addr: 0x400a415c
    size_bits: 32
    description: Message Buffer 13 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS14
    addr: 0x400a4160
    size_bits: 32
    description: Message Buffer 14 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID14
    addr: 0x400a4164
    size_bits: 32
    description: Message Buffer 14 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD014
    addr: 0x400a4168
    size_bits: 32
    description: Message Buffer 14 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD114
    addr: 0x400a416c
    size_bits: 32
    description: Message Buffer 14 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CS15
    addr: 0x400a4170
    size_bits: 32
    description: Message Buffer 15 CS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIME_STAMP
      bit_offset: 0
      bit_width: 16
      description: Free-Running Counter Time stamp. This 16-bit field is a copy of
        the Free-Running Timer, captured for Tx and Rx frames at the time when the
        beginning of the Identifier field appears on the CAN bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLC
      bit_offset: 16
      bit_width: 4
      description: Length of the data to be stored/transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTR
      bit_offset: 20
      bit_width: 1
      description: Remote Transmission Request. One/zero for remote/data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDE
      bit_offset: 21
      bit_width: 1
      description: ID Extended. One/zero for extended/standard format frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRR
      bit_offset: 22
      bit_width: 1
      description: Substitute Remote Request. Contains a fixed recessive bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CODE
      bit_offset: 24
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESI
      bit_offset: 29
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRS
      bit_offset: 30
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDL
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID15
    addr: 0x400a4174
    size_bits: 32
    description: Message Buffer 15 ID Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXT
      bit_offset: 0
      bit_width: 18
      description: Contains extended (LOW word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STD
      bit_offset: 18
      bit_width: 11
      description: Contains standard/extended (HIGH word) identifier of message buffer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIO
      bit_offset: 29
      bit_width: 3
      description: Local priority. This 3-bit fieldis only used when LPRIO_EN bit
        is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted.
        They are appended to the regular ID to define the transmission priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD015
    addr: 0x400a4178
    size_bits: 32
    description: Message Buffer 15 WORD0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: Data byte 3 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_2
      bit_offset: 8
      bit_width: 8
      description: Data byte 2 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_1
      bit_offset: 16
      bit_width: 8
      description: Data byte 1 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_0
      bit_offset: 24
      bit_width: 8
      description: Data byte 0 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WORD115
    addr: 0x400a417c
    size_bits: 32
    description: Message Buffer 15 WORD1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: Data byte 7 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_6
      bit_offset: 8
      bit_width: 8
      description: Data byte 6 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_5
      bit_offset: 16
      bit_width: 8
      description: Data byte 5 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_BYTE_4
      bit_offset: 24
      bit_width: 8
      description: Data byte 4 of Rx/Tx frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXIMR0
    addr: 0x400a4880
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR1
    addr: 0x400a4884
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR2
    addr: 0x400a4888
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR3
    addr: 0x400a488c
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR4
    addr: 0x400a4890
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR5
    addr: 0x400a4894
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR6
    addr: 0x400a4898
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR7
    addr: 0x400a489c
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR8
    addr: 0x400a48a0
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR9
    addr: 0x400a48a4
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR10
    addr: 0x400a48a8
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR11
    addr: 0x400a48ac
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR12
    addr: 0x400a48b0
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR13
    addr: 0x400a48b4
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR14
    addr: 0x400a48b8
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RXIMR15
    addr: 0x400a48bc
    size_bits: 32
    description: Rx Individual Mask Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MI
      bit_offset: 0
      bit_width: 32
      description: Individual Mask Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FTM0
  description: FlexTimer Module
  base_addr: 0x40038000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x40038000
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x40038004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x40038008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4003804c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40038050
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x40038054
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x40038058
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x4003805c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x40038060
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x40038064
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x40038068
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x4003806c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x40038070
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x40038074
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x40038078
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x4003807c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x40038080
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x40038084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x40038088
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x4003808c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x40038090
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x40038094
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x40038098
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0x4003800c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x40038014
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2SC
    addr: 0x4003801c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3SC
    addr: 0x40038024
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C4SC
    addr: 0x4003802c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5SC
    addr: 0x40038034
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C6SC
    addr: 0x4003803c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C7SC
    addr: 0x40038044
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x40038010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x40038018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2V
    addr: 0x40038020
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C3V
    addr: 0x40038028
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4V
    addr: 0x40038030
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C5V
    addr: 0x40038038
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C6V
    addr: 0x40038040
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7V
    addr: 0x40038048
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: FTM1
  description: FlexTimer Module
  base_addr: 0x40039000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x40039000
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x40039004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x40039008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4003904c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40039050
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x40039054
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x40039058
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x4003905c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x40039060
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x40039064
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x40039068
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x4003906c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x40039070
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x40039074
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x40039078
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x4003907c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x40039080
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x40039084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x40039088
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x4003908c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x40039090
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x40039094
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x40039098
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0x4003900c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x40039014
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x40039010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x40039018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: FTM2
  description: FlexTimer Module
  base_addr: 0x4003a000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x4003a000
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4003a004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x4003a008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4003a04c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x4003a050
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x4003a054
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x4003a058
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x4003a05c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x4003a060
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x4003a064
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x4003a068
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x4003a06c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x4003a070
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x4003a074
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x4003a078
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x4003a07c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x4003a080
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x4003a084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x4003a088
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x4003a08c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x4003a090
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x4003a094
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x4003a098
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0x4003a00c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x4003a014
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x4003a010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x4003a018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: FTM3
  description: FlexTimer Module
  base_addr: 0x40026000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x40026000
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x40026004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x40026008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4002604c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40026050
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x40026054
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x40026058
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x4002605c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x40026060
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x40026064
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x40026068
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x4002606c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x40026070
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x40026074
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x40026078
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x4002607c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x40026080
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x40026084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x40026088
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x4002608c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x40026090
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x40026094
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x40026098
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0x4002600c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x40026014
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2SC
    addr: 0x4002601c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3SC
    addr: 0x40026024
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C4SC
    addr: 0x4002602c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5SC
    addr: 0x40026034
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C6SC
    addr: 0x4002603c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C7SC
    addr: 0x40026044
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x40026010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x40026018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2V
    addr: 0x40026020
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C3V
    addr: 0x40026028
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4V
    addr: 0x40026030
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C5V
    addr: 0x40026038
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C6V
    addr: 0x40026040
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7V
    addr: 0x40026048
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI0
  description: Serial Peripheral Interface
  base_addr: 0x4002c000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x4002c000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 6
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSSE
      bit_offset: 25
      bit_width: 1
      description: Peripheral Chip Select Strobe Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x4002c008
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0x4002c00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x4002c02c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x4002c030
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x4002c034
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 6
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POPR
    addr: 0x4002c038
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR1
    addr: 0x4002c010
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x4002c03c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x4002c040
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x4002c044
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x4002c048
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x4002c07c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x4002c080
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x4002c084
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x4002c088
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI1
  description: Serial Peripheral Interface
  base_addr: 0x4002d000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x4002d000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 6
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSSE
      bit_offset: 25
      bit_width: 1
      description: Peripheral Chip Select Strobe Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x4002d008
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0x4002d00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x4002d02c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x4002d030
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x4002d034
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 6
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POPR
    addr: 0x4002d038
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR1
    addr: 0x4002d010
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x4002d03c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x4002d040
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x4002d044
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x4002d048
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x4002d07c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x4002d080
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x4002d084
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x4002d088
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI2
  description: Serial Peripheral Interface
  base_addr: 0x400ac000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x400ac000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 6
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSSE
      bit_offset: 25
      bit_width: 1
      description: Peripheral Chip Select Strobe Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x400ac008
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0x400ac00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x400ac02c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x400ac030
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x400ac034
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 6
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POPR
    addr: 0x400ac038
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR1
    addr: 0x400ac010
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x400ac03c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x400ac040
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x400ac044
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x400ac048
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x400ac07c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x400ac080
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x400ac084
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x400ac088
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: PDB0
  description: Programmable Delay Block
  base_addr: 0x40036000
  size: 0x19c
  registers:
  - !Register
    name: SC
    addr: 0x40036000
    size_bits: 32
    description: Status and Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LDOK
      bit_offset: 0
      bit_width: 1
      description: Load OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONT
      bit_offset: 1
      bit_width: 1
      description: Continuous Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MULT
      bit_offset: 2
      bit_width: 2
      description: Multiplication Factor Select for Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDBIE
      bit_offset: 5
      bit_width: 1
      description: PDB Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDBIF
      bit_offset: 6
      bit_width: 1
      description: PDB Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDBEN
      bit_offset: 7
      bit_width: 1
      description: PDB Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 8
      bit_width: 4
      description: Trigger Input Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: PRESCALER
      bit_offset: 12
      bit_width: 3
      description: Prescaler Divider Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWTRIG
      bit_offset: 16
      bit_width: 1
      description: Software Trigger
      read_allowed: false
      write_allowed: true
    - !Field
      name: PDBEIE
      bit_offset: 17
      bit_width: 1
      description: PDB Sequence Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 18
      bit_width: 2
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MOD
    addr: 0x40036004
    size_bits: 32
    description: Modulus register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: PDB Modulus
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNT
    addr: 0x40036008
    size_bits: 32
    description: Counter register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: PDB Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: IDLY
    addr: 0x4003600c
    size_bits: 32
    description: Interrupt Delay register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: IDLY
      bit_offset: 0
      bit_width: 16
      description: PDB Interrupt Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: DACINTC
    addr: 0x40036150
    size_bits: 32
    description: DAC Interval Trigger n Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TOE
      bit_offset: 0
      bit_width: 1
      description: DAC Interval Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXT
      bit_offset: 1
      bit_width: 1
      description: DAC External Trigger Input Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACINT
    addr: 0x40036154
    size_bits: 32
    description: DAC Interval n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT
      bit_offset: 0
      bit_width: 16
      description: DAC Interval
      read_allowed: true
      write_allowed: true
  - !Register
    name: POEN
    addr: 0x40036190
    size_bits: 32
    description: Pulse-Out n Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POEN
      bit_offset: 0
      bit_width: 8
      description: PDB Pulse-Out Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CH0C1
    addr: 0x40036010
    size_bits: 32
    description: Channel n Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Pre-Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOS
      bit_offset: 8
      bit_width: 8
      description: PDB Channel Pre-Trigger Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Pre-Trigger Back-to-Back Operation Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CH1C1
    addr: 0x40036038
    size_bits: 32
    description: Channel n Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Pre-Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOS
      bit_offset: 8
      bit_width: 8
      description: PDB Channel Pre-Trigger Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Pre-Trigger Back-to-Back Operation Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CH0S
    addr: 0x40036014
    size_bits: 32
    description: Channel n Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Sequence Error Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CF
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1S
    addr: 0x4003603c
    size_bits: 32
    description: Channel n Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Sequence Error Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CF
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0DLY0
    addr: 0x40036018
    size_bits: 32
    description: Channel n Delay 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1DLY0
    addr: 0x40036040
    size_bits: 32
    description: Channel n Delay 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0DLY1
    addr: 0x4003601c
    size_bits: 32
    description: Channel n Delay 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1DLY1
    addr: 0x40036044
    size_bits: 32
    description: Channel n Delay 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: PO0DLY
    addr: 0x40036194
    size_bits: 32
    description: Pulse-Out n Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY2
      bit_offset: 0
      bit_width: 16
      description: PDB Pulse-Out Delay 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLY1
      bit_offset: 16
      bit_width: 16
      description: PDB Pulse-Out Delay 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PO1DLY
    addr: 0x40036198
    size_bits: 32
    description: Pulse-Out n Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY2
      bit_offset: 0
      bit_width: 16
      description: PDB Pulse-Out Delay 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLY1
      bit_offset: 16
      bit_width: 16
      description: PDB Pulse-Out Delay 1
      read_allowed: true
      write_allowed: true
- !Module
  name: PDB1
  description: Programmable Delay Block
  base_addr: 0x40031000
  size: 0x19c
  registers:
  - !Register
    name: SC
    addr: 0x40031000
    size_bits: 32
    description: Status and Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LDOK
      bit_offset: 0
      bit_width: 1
      description: Load OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONT
      bit_offset: 1
      bit_width: 1
      description: Continuous Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MULT
      bit_offset: 2
      bit_width: 2
      description: Multiplication Factor Select for Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDBIE
      bit_offset: 5
      bit_width: 1
      description: PDB Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDBIF
      bit_offset: 6
      bit_width: 1
      description: PDB Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDBEN
      bit_offset: 7
      bit_width: 1
      description: PDB Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 8
      bit_width: 4
      description: Trigger Input Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: PRESCALER
      bit_offset: 12
      bit_width: 3
      description: Prescaler Divider Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWTRIG
      bit_offset: 16
      bit_width: 1
      description: Software Trigger
      read_allowed: false
      write_allowed: true
    - !Field
      name: PDBEIE
      bit_offset: 17
      bit_width: 1
      description: PDB Sequence Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 18
      bit_width: 2
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MOD
    addr: 0x40031004
    size_bits: 32
    description: Modulus register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: PDB Modulus
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNT
    addr: 0x40031008
    size_bits: 32
    description: Counter register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: PDB Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: IDLY
    addr: 0x4003100c
    size_bits: 32
    description: Interrupt Delay register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: IDLY
      bit_offset: 0
      bit_width: 16
      description: PDB Interrupt Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: DACINTC
    addr: 0x40031150
    size_bits: 32
    description: DAC Interval Trigger n Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TOE
      bit_offset: 0
      bit_width: 1
      description: DAC Interval Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXT
      bit_offset: 1
      bit_width: 1
      description: DAC External Trigger Input Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACINT
    addr: 0x40031154
    size_bits: 32
    description: DAC Interval n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT
      bit_offset: 0
      bit_width: 16
      description: DAC Interval
      read_allowed: true
      write_allowed: true
  - !Register
    name: POEN
    addr: 0x40031190
    size_bits: 32
    description: Pulse-Out n Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POEN
      bit_offset: 0
      bit_width: 8
      description: PDB Pulse-Out Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CH0C1
    addr: 0x40031010
    size_bits: 32
    description: Channel n Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Pre-Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOS
      bit_offset: 8
      bit_width: 8
      description: PDB Channel Pre-Trigger Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Pre-Trigger Back-to-Back Operation Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CH1C1
    addr: 0x40031038
    size_bits: 32
    description: Channel n Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Pre-Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOS
      bit_offset: 8
      bit_width: 8
      description: PDB Channel Pre-Trigger Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Pre-Trigger Back-to-Back Operation Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CH0S
    addr: 0x40031014
    size_bits: 32
    description: Channel n Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Sequence Error Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CF
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1S
    addr: 0x4003103c
    size_bits: 32
    description: Channel n Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Sequence Error Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CF
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0DLY0
    addr: 0x40031018
    size_bits: 32
    description: Channel n Delay 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1DLY0
    addr: 0x40031040
    size_bits: 32
    description: Channel n Delay 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0DLY1
    addr: 0x4003101c
    size_bits: 32
    description: Channel n Delay 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1DLY1
    addr: 0x40031044
    size_bits: 32
    description: Channel n Delay 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: PO0DLY
    addr: 0x40031194
    size_bits: 32
    description: Pulse-Out n Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY2
      bit_offset: 0
      bit_width: 16
      description: PDB Pulse-Out Delay 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLY1
      bit_offset: 16
      bit_width: 16
      description: PDB Pulse-Out Delay 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PO1DLY
    addr: 0x40031198
    size_bits: 32
    description: Pulse-Out n Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY2
      bit_offset: 0
      bit_width: 16
      description: PDB Pulse-Out Delay 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLY1
      bit_offset: 16
      bit_width: 16
      description: PDB Pulse-Out Delay 1
      read_allowed: true
      write_allowed: true
- !Module
  name: CRC
  description: Cyclic Redundancy Check
  base_addr: 0x40032000
  size: 0xc
  registers:
  - !Register
    name: DATA
    addr: 0x40032000
    size_bits: 32
    description: CRC Data register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: CRC Low Lower Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LU
      bit_offset: 8
      bit_width: 8
      description: CRC Low Upper Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: CRC High Lower Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HU
      bit_offset: 24
      bit_width: 8
      description: CRC High Upper Byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLY
    addr: 0x40032004
    size_bits: 32
    description: CRC Polynomial register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1021
    fields:
    - !Field
      name: LOW
      bit_offset: 0
      bit_width: 16
      description: Low Polynominal Half-word
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH
      bit_offset: 16
      bit_width: 16
      description: High Polynominal Half-word
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x40032008
    size_bits: 32
    description: CRC Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCRC
      bit_offset: 24
      bit_width: 1
      description: Width of CRC protocol.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAS
      bit_offset: 25
      bit_width: 1
      description: Write CRC Data Register As Seed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FXOR
      bit_offset: 26
      bit_width: 1
      description: Complement Read Of CRC Data Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOTR
      bit_offset: 28
      bit_width: 2
      description: Type Of Transpose For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TOT
      bit_offset: 30
      bit_width: 2
      description: Type Of Transpose For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
- !Module
  name: PWM0
  description: Pulse Width Modulator with nano edge placement
  base_addr: 0x40033000
  size: 0x196
  registers:
  - !Register
    name: OUTEN
    addr: 0x40033180
    size_bits: 16
    description: Output Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMX_EN
      bit_offset: 0
      bit_width: 4
      description: PWM_X Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMB_EN
      bit_offset: 4
      bit_width: 4
      description: PWM_B Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMA_EN
      bit_offset: 8
      bit_width: 4
      description: PWM_A Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MASK
    addr: 0x40033182
    size_bits: 16
    description: Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASKX
      bit_offset: 0
      bit_width: 4
      description: PWM_X Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MASKB
      bit_offset: 4
      bit_width: 4
      description: PWM_B Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MASKA
      bit_offset: 8
      bit_width: 4
      description: PWM_A Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UPDATE_MASK
      bit_offset: 12
      bit_width: 4
      description: Update Mask Bits Immediately
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWCOUT
    addr: 0x40033184
    size_bits: 16
    description: Software Controlled Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SM0OUT45
      bit_offset: 0
      bit_width: 1
      description: Submodule 0 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM0OUT23
      bit_offset: 1
      bit_width: 1
      description: Submodule 0 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM1OUT45
      bit_offset: 2
      bit_width: 1
      description: Submodule 1 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM1OUT23
      bit_offset: 3
      bit_width: 1
      description: Submodule 1 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM2OUT45
      bit_offset: 4
      bit_width: 1
      description: Submodule 2 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM2OUT23
      bit_offset: 5
      bit_width: 1
      description: Submodule 2 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM3OUT45
      bit_offset: 6
      bit_width: 1
      description: Submodule 3 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM3OUT23
      bit_offset: 7
      bit_width: 1
      description: Submodule 3 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DTSRCSEL
    addr: 0x40033186
    size_bits: 16
    description: PWM Source Select Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SM0SEL45
      bit_offset: 0
      bit_width: 2
      description: Submodule 0 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM0SEL23
      bit_offset: 2
      bit_width: 2
      description: Submodule 0 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM1SEL45
      bit_offset: 4
      bit_width: 2
      description: Submodule 1 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM1SEL23
      bit_offset: 6
      bit_width: 2
      description: Submodule 1 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM2SEL45
      bit_offset: 8
      bit_width: 2
      description: Submodule 2 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM2SEL23
      bit_offset: 10
      bit_width: 2
      description: Submodule 2 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM3SEL45
      bit_offset: 12
      bit_width: 2
      description: Submodule 3 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM3SEL23
      bit_offset: 14
      bit_width: 2
      description: Submodule 3 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MCTRL0
    addr: 0x40033188
    size_bits: 16
    description: Master Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LDOK
      bit_offset: 0
      bit_width: 4
      description: Load Okay
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLDOK
      bit_offset: 4
      bit_width: 4
      description: Clear Load Okay
      read_allowed: false
      write_allowed: true
    - !Field
      name: RUN
      bit_offset: 8
      bit_width: 4
      description: Run
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPOL
      bit_offset: 12
      bit_width: 4
      description: Current Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MCTRL1
    addr: 0x4003318a
    size_bits: 16
    description: Master Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MONPLL
      bit_offset: 0
      bit_width: 2
      description: Monitor PLL State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FCTRL
    addr: 0x4003318c
    size_bits: 16
    description: Fault Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIE
      bit_offset: 0
      bit_width: 4
      description: Fault Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSAFE
      bit_offset: 4
      bit_width: 4
      description: Fault Safety Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAUTO
      bit_offset: 8
      bit_width: 4
      description: Automatic Fault Clearing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLVL
      bit_offset: 12
      bit_width: 4
      description: Fault Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FSTS
    addr: 0x4003318e
    size_bits: 16
    description: Fault Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FFLAG
      bit_offset: 0
      bit_width: 4
      description: Fault Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFULL
      bit_offset: 4
      bit_width: 4
      description: Full Cycle
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFPIN
      bit_offset: 8
      bit_width: 4
      description: Filtered Fault Pins
      read_allowed: true
      write_allowed: false
    - !Field
      name: FHALF
      bit_offset: 12
      bit_width: 4
      description: Half Cycle Fault Recovery
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FFILT
    addr: 0x40033190
    size_bits: 16
    description: Fault Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Fault Filter Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Fault Filter Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: GSTR
      bit_offset: 15
      bit_width: 1
      description: Fault Glitch Stretch Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FTST
    addr: 0x40033192
    size_bits: 16
    description: Fault Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTEST
      bit_offset: 0
      bit_width: 1
      description: Fault Test
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCTRL2
    addr: 0x40033194
    size_bits: 16
    description: Fault Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NOCOMB
      bit_offset: 0
      bit_width: 4
      description: No Combinational Path From Fault Input To PWM Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0CNT
    addr: 0x40033000
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CNT
    addr: 0x40033060
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CNT
    addr: 0x400330c0
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CNT
    addr: 0x40033120
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0INIT
    addr: 0x40033002
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1INIT
    addr: 0x40033062
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2INIT
    addr: 0x400330c2
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3INIT
    addr: 0x40033122
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CTRL2
    addr: 0x40033004
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1CTRL2
    addr: 0x40033064
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2CTRL2
    addr: 0x400330c4
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3CTRL2
    addr: 0x40033124
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CTRL
    addr: 0x40033006
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM1CTRL
    addr: 0x40033066
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM2CTRL
    addr: 0x400330c6
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM3CTRL
    addr: 0x40033126
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM0VAL0
    addr: 0x4003300a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL0
    addr: 0x4003306a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL0
    addr: 0x400330ca
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL0
    addr: 0x4003312a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL1
    addr: 0x4003300c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL1
    addr: 0x4003306c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL1
    addr: 0x400330cc
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL1
    addr: 0x4003312c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL1
    addr: 0x4003300e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL1
    addr: 0x4003306e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL1
    addr: 0x400330ce
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL1
    addr: 0x4003312e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL2
    addr: 0x40033010
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL2
    addr: 0x40033070
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL2
    addr: 0x400330d0
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL2
    addr: 0x40033130
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL2
    addr: 0x40033012
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL2
    addr: 0x40033072
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL2
    addr: 0x400330d2
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL2
    addr: 0x40033132
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL3
    addr: 0x40033014
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL3
    addr: 0x40033074
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL3
    addr: 0x400330d4
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL3
    addr: 0x40033134
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL3
    addr: 0x40033016
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL3
    addr: 0x40033076
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL3
    addr: 0x400330d6
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL3
    addr: 0x40033136
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL4
    addr: 0x40033018
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL4
    addr: 0x40033078
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL4
    addr: 0x400330d8
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL4
    addr: 0x40033138
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL4
    addr: 0x4003301a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL4
    addr: 0x4003307a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL4
    addr: 0x400330da
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL4
    addr: 0x4003313a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL5
    addr: 0x4003301c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL5
    addr: 0x4003307c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL5
    addr: 0x400330dc
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL5
    addr: 0x4003313c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL5
    addr: 0x4003301e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL5
    addr: 0x4003307e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL5
    addr: 0x400330de
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL5
    addr: 0x4003313e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRCTRL
    addr: 0x40033020
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1FRCTRL
    addr: 0x40033080
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2FRCTRL
    addr: 0x400330e0
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3FRCTRL
    addr: 0x40033140
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0OCTRL
    addr: 0x40033022
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1OCTRL
    addr: 0x40033082
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2OCTRL
    addr: 0x400330e2
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3OCTRL
    addr: 0x40033142
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0STS
    addr: 0x40033024
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1STS
    addr: 0x40033084
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2STS
    addr: 0x400330e4
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3STS
    addr: 0x40033144
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0INTEN
    addr: 0x40033026
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1INTEN
    addr: 0x40033086
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2INTEN
    addr: 0x400330e6
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3INTEN
    addr: 0x40033146
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0DMAEN
    addr: 0x40033028
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1DMAEN
    addr: 0x40033088
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2DMAEN
    addr: 0x400330e8
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3DMAEN
    addr: 0x40033148
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0TCTRL
    addr: 0x4003302a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1TCTRL
    addr: 0x4003308a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2TCTRL
    addr: 0x400330ea
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3TCTRL
    addr: 0x4003314a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0DISMAP0
    addr: 0x4003302c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DISMAP0
    addr: 0x4003308c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DISMAP0
    addr: 0x400330ec
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DISMAP0
    addr: 0x4003314c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0DTCNT0
    addr: 0x40033030
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DTCNT0
    addr: 0x40033090
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DTCNT0
    addr: 0x400330f0
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DTCNT0
    addr: 0x40033150
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0DTCNT1
    addr: 0x40033032
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DTCNT1
    addr: 0x40033092
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DTCNT1
    addr: 0x400330f2
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DTCNT1
    addr: 0x40033152
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CAPTCTRLA
    addr: 0x40033034
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLA
    addr: 0x40033094
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLA
    addr: 0x400330f4
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLA
    addr: 0x40033154
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPA
    addr: 0x40033036
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPA
    addr: 0x40033096
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPA
    addr: 0x400330f6
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPA
    addr: 0x40033156
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCTRLB
    addr: 0x40033038
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLB
    addr: 0x40033098
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLB
    addr: 0x400330f8
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLB
    addr: 0x40033158
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPB
    addr: 0x4003303a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPB
    addr: 0x4003309a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPB
    addr: 0x400330fa
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPB
    addr: 0x4003315a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCTRLX
    addr: 0x4003303c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLX
    addr: 0x4003309c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLX
    addr: 0x400330fc
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLX
    addr: 0x4003315c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPX
    addr: 0x4003303e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPX
    addr: 0x4003309e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPX
    addr: 0x400330fe
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPX
    addr: 0x4003315e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL0
    addr: 0x40033040
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL0
    addr: 0x400330a0
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL0
    addr: 0x40033100
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL0
    addr: 0x40033160
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL0CYC
    addr: 0x40033042
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL0CYC
    addr: 0x400330a2
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL0CYC
    addr: 0x40033102
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL0CYC
    addr: 0x40033162
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL1
    addr: 0x40033044
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL1
    addr: 0x400330a4
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL1
    addr: 0x40033104
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL1
    addr: 0x40033164
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL1CYC
    addr: 0x40033046
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL1CYC
    addr: 0x400330a6
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL1CYC
    addr: 0x40033106
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL1CYC
    addr: 0x40033166
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL2
    addr: 0x40033048
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL2
    addr: 0x400330a8
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL2
    addr: 0x40033108
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL2
    addr: 0x40033168
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL2CYC
    addr: 0x4003304a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL2CYC
    addr: 0x400330aa
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL2CYC
    addr: 0x4003310a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL2CYC
    addr: 0x4003316a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL3
    addr: 0x4003304c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL3
    addr: 0x400330ac
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL3
    addr: 0x4003310c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL3
    addr: 0x4003316c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL3CYC
    addr: 0x4003304e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL3CYC
    addr: 0x400330ae
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL3CYC
    addr: 0x4003310e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL3CYC
    addr: 0x4003316e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL4
    addr: 0x40033050
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL4
    addr: 0x400330b0
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL4
    addr: 0x40033110
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL4
    addr: 0x40033170
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL4CYC
    addr: 0x40033052
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL4CYC
    addr: 0x400330b2
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL4CYC
    addr: 0x40033112
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL4CYC
    addr: 0x40033172
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL5
    addr: 0x40033054
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL5
    addr: 0x400330b4
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL5
    addr: 0x40033114
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL5
    addr: 0x40033174
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL5CYC
    addr: 0x40033056
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL5CYC
    addr: 0x400330b6
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL5CYC
    addr: 0x40033116
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL5CYC
    addr: 0x40033176
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
- !Module
  name: PWM1
  description: Pulse Width Modulator with nano edge placement
  base_addr: 0x400b3000
  size: 0x196
  registers:
  - !Register
    name: OUTEN
    addr: 0x400b3180
    size_bits: 16
    description: Output Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMX_EN
      bit_offset: 0
      bit_width: 4
      description: PWM_X Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMB_EN
      bit_offset: 4
      bit_width: 4
      description: PWM_B Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMA_EN
      bit_offset: 8
      bit_width: 4
      description: PWM_A Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MASK
    addr: 0x400b3182
    size_bits: 16
    description: Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASKX
      bit_offset: 0
      bit_width: 4
      description: PWM_X Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MASKB
      bit_offset: 4
      bit_width: 4
      description: PWM_B Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MASKA
      bit_offset: 8
      bit_width: 4
      description: PWM_A Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UPDATE_MASK
      bit_offset: 12
      bit_width: 4
      description: Update Mask Bits Immediately
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWCOUT
    addr: 0x400b3184
    size_bits: 16
    description: Software Controlled Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SM0OUT45
      bit_offset: 0
      bit_width: 1
      description: Submodule 0 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM0OUT23
      bit_offset: 1
      bit_width: 1
      description: Submodule 0 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM1OUT45
      bit_offset: 2
      bit_width: 1
      description: Submodule 1 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM1OUT23
      bit_offset: 3
      bit_width: 1
      description: Submodule 1 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM2OUT45
      bit_offset: 4
      bit_width: 1
      description: Submodule 2 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM2OUT23
      bit_offset: 5
      bit_width: 1
      description: Submodule 2 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM3OUT45
      bit_offset: 6
      bit_width: 1
      description: Submodule 3 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SM3OUT23
      bit_offset: 7
      bit_width: 1
      description: Submodule 3 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DTSRCSEL
    addr: 0x400b3186
    size_bits: 16
    description: PWM Source Select Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SM0SEL45
      bit_offset: 0
      bit_width: 2
      description: Submodule 0 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM0SEL23
      bit_offset: 2
      bit_width: 2
      description: Submodule 0 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM1SEL45
      bit_offset: 4
      bit_width: 2
      description: Submodule 1 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM1SEL23
      bit_offset: 6
      bit_width: 2
      description: Submodule 1 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM2SEL45
      bit_offset: 8
      bit_width: 2
      description: Submodule 2 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM2SEL23
      bit_offset: 10
      bit_width: 2
      description: Submodule 2 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM3SEL45
      bit_offset: 12
      bit_width: 2
      description: Submodule 3 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SM3SEL23
      bit_offset: 14
      bit_width: 2
      description: Submodule 3 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MCTRL0
    addr: 0x400b3188
    size_bits: 16
    description: Master Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LDOK
      bit_offset: 0
      bit_width: 4
      description: Load Okay
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLDOK
      bit_offset: 4
      bit_width: 4
      description: Clear Load Okay
      read_allowed: false
      write_allowed: true
    - !Field
      name: RUN
      bit_offset: 8
      bit_width: 4
      description: Run
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPOL
      bit_offset: 12
      bit_width: 4
      description: Current Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MCTRL1
    addr: 0x400b318a
    size_bits: 16
    description: Master Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MONPLL
      bit_offset: 0
      bit_width: 2
      description: Monitor PLL State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FCTRL
    addr: 0x400b318c
    size_bits: 16
    description: Fault Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIE
      bit_offset: 0
      bit_width: 4
      description: Fault Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSAFE
      bit_offset: 4
      bit_width: 4
      description: Fault Safety Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAUTO
      bit_offset: 8
      bit_width: 4
      description: Automatic Fault Clearing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLVL
      bit_offset: 12
      bit_width: 4
      description: Fault Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FSTS
    addr: 0x400b318e
    size_bits: 16
    description: Fault Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FFLAG
      bit_offset: 0
      bit_width: 4
      description: Fault Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFULL
      bit_offset: 4
      bit_width: 4
      description: Full Cycle
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFPIN
      bit_offset: 8
      bit_width: 4
      description: Filtered Fault Pins
      read_allowed: true
      write_allowed: false
    - !Field
      name: FHALF
      bit_offset: 12
      bit_width: 4
      description: Half Cycle Fault Recovery
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FFILT
    addr: 0x400b3190
    size_bits: 16
    description: Fault Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Fault Filter Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Fault Filter Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: GSTR
      bit_offset: 15
      bit_width: 1
      description: Fault Glitch Stretch Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FTST
    addr: 0x400b3192
    size_bits: 16
    description: Fault Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTEST
      bit_offset: 0
      bit_width: 1
      description: Fault Test
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCTRL2
    addr: 0x400b3194
    size_bits: 16
    description: Fault Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NOCOMB
      bit_offset: 0
      bit_width: 4
      description: No Combinational Path From Fault Input To PWM Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0CNT
    addr: 0x400b3000
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CNT
    addr: 0x400b3060
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CNT
    addr: 0x400b30c0
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CNT
    addr: 0x400b3120
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0INIT
    addr: 0x400b3002
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1INIT
    addr: 0x400b3062
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2INIT
    addr: 0x400b30c2
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3INIT
    addr: 0x400b3122
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CTRL2
    addr: 0x400b3004
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1CTRL2
    addr: 0x400b3064
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2CTRL2
    addr: 0x400b30c4
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3CTRL2
    addr: 0x400b3124
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: This bit allows the CTRL2[FORCE] signal to initialize the counter
        without regard to the signal selected by CTRL2[INIT_SEL]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CTRL
    addr: 0x400b3006
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM1CTRL
    addr: 0x400b3066
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM2CTRL
    addr: 0x400b30c6
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM3CTRL
    addr: 0x400b3126
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SM0VAL0
    addr: 0x400b300a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL0
    addr: 0x400b306a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL0
    addr: 0x400b30ca
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL0
    addr: 0x400b312a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL1
    addr: 0x400b300c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL1
    addr: 0x400b306c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL1
    addr: 0x400b30cc
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL1
    addr: 0x400b312c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL1
    addr: 0x400b300e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL1
    addr: 0x400b306e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL1
    addr: 0x400b30ce
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL1
    addr: 0x400b312e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL2
    addr: 0x400b3010
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL2
    addr: 0x400b3070
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL2
    addr: 0x400b30d0
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL2
    addr: 0x400b3130
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL2
    addr: 0x400b3012
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL2
    addr: 0x400b3072
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL2
    addr: 0x400b30d2
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL2
    addr: 0x400b3132
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL3
    addr: 0x400b3014
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL3
    addr: 0x400b3074
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL3
    addr: 0x400b30d4
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL3
    addr: 0x400b3134
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL3
    addr: 0x400b3016
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL3
    addr: 0x400b3076
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL3
    addr: 0x400b30d6
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL3
    addr: 0x400b3136
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL4
    addr: 0x400b3018
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL4
    addr: 0x400b3078
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL4
    addr: 0x400b30d8
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL4
    addr: 0x400b3138
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL4
    addr: 0x400b301a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL4
    addr: 0x400b307a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL4
    addr: 0x400b30da
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL4
    addr: 0x400b313a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL5
    addr: 0x400b301c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL5
    addr: 0x400b307c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL5
    addr: 0x400b30dc
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL5
    addr: 0x400b313c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL5
    addr: 0x400b301e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL5
    addr: 0x400b307e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL5
    addr: 0x400b30de
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL5
    addr: 0x400b313e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRCTRL
    addr: 0x400b3020
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1FRCTRL
    addr: 0x400b3080
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2FRCTRL
    addr: 0x400b30e0
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3FRCTRL
    addr: 0x400b3140
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0OCTRL
    addr: 0x400b3022
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1OCTRL
    addr: 0x400b3082
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2OCTRL
    addr: 0x400b30e2
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3OCTRL
    addr: 0x400b3142
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0STS
    addr: 0x400b3024
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1STS
    addr: 0x400b3084
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2STS
    addr: 0x400b30e4
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3STS
    addr: 0x400b3144
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0INTEN
    addr: 0x400b3026
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1INTEN
    addr: 0x400b3086
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2INTEN
    addr: 0x400b30e6
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3INTEN
    addr: 0x400b3146
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0DMAEN
    addr: 0x400b3028
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1DMAEN
    addr: 0x400b3088
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2DMAEN
    addr: 0x400b30e8
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3DMAEN
    addr: 0x400b3148
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0TCTRL
    addr: 0x400b302a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM1TCTRL
    addr: 0x400b308a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM2TCTRL
    addr: 0x400b30ea
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM3TCTRL
    addr: 0x400b314a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SM0DISMAP0
    addr: 0x400b302c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DISMAP0
    addr: 0x400b308c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DISMAP0
    addr: 0x400b30ec
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DISMAP0
    addr: 0x400b314c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0DTCNT0
    addr: 0x400b3030
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DTCNT0
    addr: 0x400b3090
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DTCNT0
    addr: 0x400b30f0
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DTCNT0
    addr: 0x400b3150
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: The DTCNT0 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0DTCNT1
    addr: 0x400b3032
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DTCNT1
    addr: 0x400b3092
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DTCNT1
    addr: 0x400b30f2
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DTCNT1
    addr: 0x400b3152
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: The DTCNT1 field is interpreted differently depending on whether
        or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CAPTCTRLA
    addr: 0x400b3034
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLA
    addr: 0x400b3094
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLA
    addr: 0x400b30f4
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLA
    addr: 0x400b3154
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPA
    addr: 0x400b3036
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPA
    addr: 0x400b3096
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPA
    addr: 0x400b30f6
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPA
    addr: 0x400b3156
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCTRLB
    addr: 0x400b3038
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLB
    addr: 0x400b3098
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLB
    addr: 0x400b30f8
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLB
    addr: 0x400b3158
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPB
    addr: 0x400b303a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPB
    addr: 0x400b309a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPB
    addr: 0x400b30fa
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPB
    addr: 0x400b315a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCTRLX
    addr: 0x400b303c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLX
    addr: 0x400b309c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLX
    addr: 0x400b30fc
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLX
    addr: 0x400b315c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPX
    addr: 0x400b303e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPX
    addr: 0x400b309e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPX
    addr: 0x400b30fe
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPX
    addr: 0x400b315e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL0
    addr: 0x400b3040
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL0
    addr: 0x400b30a0
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL0
    addr: 0x400b3100
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL0
    addr: 0x400b3160
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL0CYC
    addr: 0x400b3042
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL0CYC
    addr: 0x400b30a2
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL0CYC
    addr: 0x400b3102
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL0CYC
    addr: 0x400b3162
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL1
    addr: 0x400b3044
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL1
    addr: 0x400b30a4
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL1
    addr: 0x400b3104
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL1
    addr: 0x400b3164
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL1CYC
    addr: 0x400b3046
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL1CYC
    addr: 0x400b30a6
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL1CYC
    addr: 0x400b3106
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL1CYC
    addr: 0x400b3166
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL2
    addr: 0x400b3048
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL2
    addr: 0x400b30a8
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL2
    addr: 0x400b3108
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL2
    addr: 0x400b3168
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL2CYC
    addr: 0x400b304a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL2CYC
    addr: 0x400b30aa
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL2CYC
    addr: 0x400b310a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL2CYC
    addr: 0x400b316a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL3
    addr: 0x400b304c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL3
    addr: 0x400b30ac
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL3
    addr: 0x400b310c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL3
    addr: 0x400b316c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL3CYC
    addr: 0x400b304e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL3CYC
    addr: 0x400b30ae
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL3CYC
    addr: 0x400b310e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL3CYC
    addr: 0x400b316e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL4
    addr: 0x400b3050
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL4
    addr: 0x400b30b0
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL4
    addr: 0x400b3110
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL4
    addr: 0x400b3170
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL4CYC
    addr: 0x400b3052
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL4CYC
    addr: 0x400b30b2
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL4CYC
    addr: 0x400b3112
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL4CYC
    addr: 0x400b3172
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL5
    addr: 0x400b3054
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL5
    addr: 0x400b30b4
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL5
    addr: 0x400b3114
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL5
    addr: 0x400b3174
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: This read-only register stores the value captured from the submodule
        counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL5CYC
    addr: 0x400b3056
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL5CYC
    addr: 0x400b30b6
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL5CYC
    addr: 0x400b3116
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL5CYC
    addr: 0x400b3176
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: This read-only register stores the cycle number corresponding to
        the value captured in CVAL5
      read_allowed: true
      write_allowed: false
- !Module
  name: PIT
  description: Periodic Interrupt Timer
  base_addr: 0x40037000
  size: 0x140
  registers:
  - !Register
    name: MCR
    addr: 0x40037000
    size_bits: 32
    description: PIT Module Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: FRZ
      bit_offset: 0
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable - (PIT section)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTMR64H
    addr: 0x400370e0
    size_bits: 32
    description: PIT Upper Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTH
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTMR64L
    addr: 0x400370e4
    size_bits: 32
    description: PIT Lower Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTL
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: LDVAL0
    addr: 0x40037100
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL1
    addr: 0x40037110
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL2
    addr: 0x40037120
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL3
    addr: 0x40037130
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVAL0
    addr: 0x40037104
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL1
    addr: 0x40037114
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL2
    addr: 0x40037124
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL3
    addr: 0x40037134
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCTRL0
    addr: 0x40037108
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL1
    addr: 0x40037118
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL2
    addr: 0x40037128
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL3
    addr: 0x40037138
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG0
    addr: 0x4003710c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG1
    addr: 0x4003711c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG2
    addr: 0x4003712c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG3
    addr: 0x4003713c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: ADC0
  description: Analog-to-Digital Converter
  base_addr: 0x4003b000
  size: 0x70
  registers:
  - !Register
    name: CFG1
    addr: 0x4003b008
    size_bits: 32
    description: ADC Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADICLK
      bit_offset: 0
      bit_width: 2
      description: Input Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Conversion mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLSMP
      bit_offset: 4
      bit_width: 1
      description: Sample Time Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADIV
      bit_offset: 5
      bit_width: 2
      description: Clock Divide Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLPC
      bit_offset: 7
      bit_width: 1
      description: Low-Power Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFG2
    addr: 0x4003b00c
    size_bits: 32
    description: ADC Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADLSTS
      bit_offset: 0
      bit_width: 2
      description: Long Sample Time Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADHSC
      bit_offset: 2
      bit_width: 1
      description: High-Speed Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACKEN
      bit_offset: 3
      bit_width: 1
      description: Asynchronous Clock Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUXSEL
      bit_offset: 4
      bit_width: 1
      description: ADC Mux Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC2
    addr: 0x4003b020
    size_bits: 32
    description: Status and Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REFSEL
      bit_offset: 0
      bit_width: 2
      description: Voltage Reference Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: DMAEN
      bit_offset: 2
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACREN
      bit_offset: 3
      bit_width: 1
      description: Compare Function Range Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFGT
      bit_offset: 4
      bit_width: 1
      description: Compare Function Greater Than Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFE
      bit_offset: 5
      bit_width: 1
      description: Compare Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTRG
      bit_offset: 6
      bit_width: 1
      description: Conversion Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACT
      bit_offset: 7
      bit_width: 1
      description: Conversion Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC3
    addr: 0x4003b024
    size_bits: 32
    description: Status and Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVGS
      bit_offset: 0
      bit_width: 2
      description: Hardware Average Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AVGE
      bit_offset: 2
      bit_width: 1
      description: Hardware Average Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADCO
      bit_offset: 3
      bit_width: 1
      description: Continuous Conversion Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CALF
      bit_offset: 6
      bit_width: 1
      description: Calibration Failed Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL
      bit_offset: 7
      bit_width: 1
      description: Calibration
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFS
    addr: 0x4003b028
    size_bits: 32
    description: ADC Offset Correction Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: OFS
      bit_offset: 0
      bit_width: 16
      description: Offset Error Correction Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PG
    addr: 0x4003b02c
    size_bits: 32
    description: ADC Plus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: PG
      bit_offset: 0
      bit_width: 16
      description: Plus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: MG
    addr: 0x4003b030
    size_bits: 32
    description: ADC Minus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: MG
      bit_offset: 0
      bit_width: 16
      description: Minus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPD
    addr: 0x4003b034
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLPD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPS
    addr: 0x4003b038
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLPS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP4
    addr: 0x4003b03c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLP4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP3
    addr: 0x4003b040
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLP3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP2
    addr: 0x4003b044
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLP2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP1
    addr: 0x4003b048
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLP1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP0
    addr: 0x4003b04c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLP0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMD
    addr: 0x4003b054
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLMD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMS
    addr: 0x4003b058
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLMS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM4
    addr: 0x4003b05c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLM4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM3
    addr: 0x4003b060
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLM3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM2
    addr: 0x4003b064
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLM2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM1
    addr: 0x4003b068
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLM1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM0
    addr: 0x4003b06c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLM0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SC1A
    addr: 0x4003b000
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC1B
    addr: 0x4003b004
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x4003b010
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: RB
    addr: 0x4003b014
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: CV1
    addr: 0x4003b018
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CV2
    addr: 0x4003b01c
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
- !Module
  name: RFVBAT
  description: VBAT register file
  base_addr: 0x4003e000
  size: 0x20
  registers:
  - !Register
    name: REG0
    addr: 0x4003e000
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG1
    addr: 0x4003e004
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x4003e008
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0x4003e00c
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG4
    addr: 0x4003e010
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG5
    addr: 0x4003e014
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG6
    addr: 0x4003e018
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG7
    addr: 0x4003e01c
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
- !Module
  name: DAC0
  description: 12-Bit Digital-to-Analog Converter
  base_addr: 0x4003f000
  size: 0x24
  registers:
  - !Register
    name: SR
    addr: 0x4003f020
    size_bits: 8
    description: DAC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DACBFRPBF
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFRPTF
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFWMF
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Watermark Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0
    addr: 0x4003f021
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBBIEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBTIEN
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBWIEN
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Watermark Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPEN
      bit_offset: 3
      bit_width: 1
      description: DAC Low Power Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACSWTRG
      bit_offset: 4
      bit_width: 1
      description: DAC Software Trigger
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACTRGSEL
      bit_offset: 5
      bit_width: 1
      description: DAC Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACRFS
      bit_offset: 6
      bit_width: 1
      description: DAC Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1
    addr: 0x4003f022
    size_bits: 8
    description: DAC Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBFEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFMD
      bit_offset: 1
      bit_width: 2
      description: DAC Buffer Work Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DACBFWM
      bit_offset: 3
      bit_width: 2
      description: DAC Buffer Watermark Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DMAEN
      bit_offset: 7
      bit_width: 1
      description: DMA Enable Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x4003f023
    size_bits: 8
    description: DAC Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: DACBFUP
      bit_offset: 0
      bit_width: 4
      description: DAC Buffer Upper Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DACBFRP
      bit_offset: 4
      bit_width: 4
      description: DAC Buffer Read Pointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0L
    addr: 0x4003f000
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1L
    addr: 0x4003f002
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT2L
    addr: 0x4003f004
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT3L
    addr: 0x4003f006
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT4L
    addr: 0x4003f008
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT5L
    addr: 0x4003f00a
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT6L
    addr: 0x4003f00c
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT7L
    addr: 0x4003f00e
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT8L
    addr: 0x4003f010
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT9L
    addr: 0x4003f012
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT10L
    addr: 0x4003f014
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT11L
    addr: 0x4003f016
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT12L
    addr: 0x4003f018
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT13L
    addr: 0x4003f01a
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT14L
    addr: 0x4003f01c
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT15L
    addr: 0x4003f01e
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0H
    addr: 0x4003f001
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1H
    addr: 0x4003f003
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT2H
    addr: 0x4003f005
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT3H
    addr: 0x4003f007
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT4H
    addr: 0x4003f009
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT5H
    addr: 0x4003f00b
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT6H
    addr: 0x4003f00d
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT7H
    addr: 0x4003f00f
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT8H
    addr: 0x4003f011
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT9H
    addr: 0x4003f013
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT10H
    addr: 0x4003f015
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT11H
    addr: 0x4003f017
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT12H
    addr: 0x4003f019
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT13H
    addr: 0x4003f01b
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT14H
    addr: 0x4003f01d
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT15H
    addr: 0x4003f01f
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
- !Module
  name: LPTMR0
  description: Low Power Timer
  base_addr: 0x40040000
  size: 0x10
  registers:
  - !Register
    name: CSR
    addr: 0x40040000
    size_bits: 32
    description: Low Power Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMS
      bit_offset: 1
      bit_width: 1
      description: Timer Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFC
      bit_offset: 2
      bit_width: 1
      description: Timer Free-Running Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPP
      bit_offset: 3
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPS
      bit_offset: 4
      bit_width: 2
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSR
    addr: 0x40040004
    size_bits: 32
    description: Low Power Timer Prescale Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS
      bit_offset: 0
      bit_width: 2
      description: Prescaler Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PBYP
      bit_offset: 2
      bit_width: 1
      description: Prescaler Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRESCALE
      bit_offset: 3
      bit_width: 4
      description: Prescale Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CMR
    addr: 0x40040008
    size_bits: 32
    description: Low Power Timer Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 16
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNR
    addr: 0x4004000c
    size_bits: 32
    description: Low Power Timer Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
- !Module
  name: RFSYS
  description: System register file
  base_addr: 0x40041000
  size: 0x20
  registers:
  - !Register
    name: REG0
    addr: 0x40041000
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG1
    addr: 0x40041004
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x40041008
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0x4004100c
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG4
    addr: 0x40041010
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG5
    addr: 0x40041014
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG6
    addr: 0x40041018
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG7
    addr: 0x4004101c
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
- !Module
  name: SIM
  description: System Integration Module
  base_addr: 0x40047000
  size: 0x110c
  registers:
  - !Register
    name: SOPT1
    addr: 0x40047000
    size_bits: 32
    description: System Options Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAMSIZE
      bit_offset: 12
      bit_width: 4
      description: RAM size
      read_allowed: true
      write_allowed: false
      enum_values:
        9: '1001'
        11: '1011'
    - !Field
      name: OSC32KSEL
      bit_offset: 18
      bit_width: 2
      description: 32K oscillator clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
  - !Register
    name: SOPT2
    addr: 0x40048004
    size_bits: 32
    description: System Options Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: CLKOUTSEL
      bit_offset: 5
      bit_width: 3
      description: CLKOUT select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: FBSL
      bit_offset: 8
      bit_width: 2
      description: FlexBus security level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRACECLKSEL
      bit_offset: 12
      bit_width: 1
      description: Debug trace clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLFLLSEL
      bit_offset: 16
      bit_width: 2
      description: PLL/FLL clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: RMIISRC
      bit_offset: 19
      bit_width: 1
      description: RMII clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMESRC
      bit_offset: 20
      bit_width: 2
      description: IEEE 1588 timestamp clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SOPT4
    addr: 0x4004800c
    size_bits: 32
    description: System Options Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTM0FLT0
      bit_offset: 0
      bit_width: 1
      description: FTM0 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0FLT1
      bit_offset: 1
      bit_width: 1
      description: FTM0 Fault 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0FLT2
      bit_offset: 2
      bit_width: 1
      description: FTM0 Fault 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0FLT3
      bit_offset: 3
      bit_width: 1
      description: Selects the source of FTM0 fault 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1FLT0
      bit_offset: 4
      bit_width: 1
      description: FTM1 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2FLT0
      bit_offset: 8
      bit_width: 1
      description: FTM2 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3FLT0
      bit_offset: 12
      bit_width: 1
      description: FTM3 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0TRG0SRC
      bit_offset: 16
      bit_width: 1
      description: FlexTimer 0 Hardware Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0TRG1SRC
      bit_offset: 17
      bit_width: 1
      description: FlexTimer 0 Hardware Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0TRG2SRC
      bit_offset: 18
      bit_width: 1
      description: FlexTimer 0 Hardware Trigger 2 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1TRG0SRC
      bit_offset: 20
      bit_width: 1
      description: FlexTimer 1 Hardware Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1TRG2SRC
      bit_offset: 22
      bit_width: 1
      description: FlexTimer 1 Hardware Trigger 2 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2TRG0SRC
      bit_offset: 24
      bit_width: 1
      description: FlexTimer 2 Hardware Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2TRG2SRC
      bit_offset: 26
      bit_width: 1
      description: FlexTimer 2 Hardware Trigger 2 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3TRG0SRC
      bit_offset: 28
      bit_width: 1
      description: FlexTimer 3 Hardware Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3TRG1SRC
      bit_offset: 29
      bit_width: 1
      description: FlexTimer 3 Hardware Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3TRG2SRC
      bit_offset: 30
      bit_width: 1
      description: FlexTimer 3 Hardware Trigger 2 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT5
    addr: 0x40048010
    size_bits: 32
    description: System Options Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UART0TXSRC
      bit_offset: 0
      bit_width: 2
      description: UART 0 transmit data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: UART0RXSRC
      bit_offset: 2
      bit_width: 2
      description: UART 0 receive data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: UART1TXSRC
      bit_offset: 4
      bit_width: 2
      description: UART 1 transmit data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: UART1RXSRC
      bit_offset: 6
      bit_width: 2
      description: UART 1 receive data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: SOPT7
    addr: 0x40048018
    size_bits: 32
    description: System Options Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HSADC0ATRGSEL
      bit_offset: 0
      bit_width: 4
      description: HSADC0A trigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        14: '1110'
    - !Field
      name: HSADC0AALTTRGEN
      bit_offset: 6
      bit_width: 2
      description: HSADC0A alternate trigger enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HSADC0BTRGSEL
      bit_offset: 8
      bit_width: 4
      description: HSADC0B trigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        14: '1110'
    - !Field
      name: HSADC0BALTTRGEN
      bit_offset: 14
      bit_width: 2
      description: HSADC0B alternate trigger enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HSADC1ATRGSEL
      bit_offset: 16
      bit_width: 4
      description: HSADC1A trigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        14: '1110'
    - !Field
      name: HSADC1AALTTRGEN
      bit_offset: 22
      bit_width: 2
      description: HSADC1A alternate trigger enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HSADC1BTRGSEL
      bit_offset: 24
      bit_width: 4
      description: HSADC1B trigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        14: '1110'
    - !Field
      name: HSADC1BALTTRGEN
      bit_offset: 30
      bit_width: 2
      description: HSADC1B alternate trigger enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
  - !Register
    name: SOPT8
    addr: 0x4004801c
    size_bits: 32
    description: System Options Register 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTM0SYNCBIT
      bit_offset: 0
      bit_width: 1
      description: FTM0 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1SYNCBIT
      bit_offset: 1
      bit_width: 1
      description: FTM1 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2SYNCBIT
      bit_offset: 2
      bit_width: 1
      description: FTM2 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3SYNCBIT
      bit_offset: 3
      bit_width: 1
      description: FTM3 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0CFSEL
      bit_offset: 8
      bit_width: 1
      description: Carrier frequency selection for FTM0 output channel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3CFSEL
      bit_offset: 9
      bit_width: 1
      description: Carrier frequency selection for FTM3 output channel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH0SRC
      bit_offset: 16
      bit_width: 1
      description: FTM0 channel 0 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH1SRC
      bit_offset: 17
      bit_width: 1
      description: FTM0 channel 1 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH2SRC
      bit_offset: 18
      bit_width: 1
      description: FTM0 channel 2 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH3SRC
      bit_offset: 19
      bit_width: 1
      description: FTM0 channel 3 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH4SRC
      bit_offset: 20
      bit_width: 1
      description: FTM0 channel 4 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH5SRC
      bit_offset: 21
      bit_width: 1
      description: FTM0 channel 5 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH6SRC
      bit_offset: 22
      bit_width: 1
      description: FTM0 channel 6 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH7SRC
      bit_offset: 23
      bit_width: 1
      description: FTM0 channel 7 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH0SRC
      bit_offset: 24
      bit_width: 1
      description: FTM3 channel 0 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH1SRC
      bit_offset: 25
      bit_width: 1
      description: FTM3 channel 1 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH2SRC
      bit_offset: 26
      bit_width: 1
      description: FTM3 channel 2 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH3SRC
      bit_offset: 27
      bit_width: 1
      description: FTM3 channel 3 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH4SRC
      bit_offset: 28
      bit_width: 1
      description: FTM3 channel 4 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH5SRC
      bit_offset: 29
      bit_width: 1
      description: FTM3 channel 5 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH6SRC
      bit_offset: 30
      bit_width: 1
      description: FTM3 channel 6 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH7SRC
      bit_offset: 31
      bit_width: 1
      description: FTM3 channel 7 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT9
    addr: 0x40048020
    size_bits: 32
    description: System Options Register 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTM1ICH0SRC
      bit_offset: 4
      bit_width: 2
      description: FTM1 channel 0 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: FTM1ICH1SRC
      bit_offset: 6
      bit_width: 1
      description: FTM1 channel 0 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2ICH0SRC
      bit_offset: 8
      bit_width: 2
      description: FTM2 channel 0 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: FTM2ICH1SRC
      bit_offset: 10
      bit_width: 1
      description: FTM2 channel 1 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0CLKSEL
      bit_offset: 24
      bit_width: 2
      description: FlexTimer 0 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: FTM1CLKSEL
      bit_offset: 26
      bit_width: 2
      description: FlexTimer 1 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: FTM2CLKSEL
      bit_offset: 28
      bit_width: 2
      description: FlexTimer 2 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: FTM3CLKSEL
      bit_offset: 30
      bit_width: 2
      description: FlexTimer 3 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: SDID
    addr: 0x40048024
    size_bits: 32
    description: System Device Identification Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x600180
    fields:
    - !Field
      name: PINID
      bit_offset: 0
      bit_width: 4
      description: Pincount identification
      read_allowed: true
      write_allowed: false
      enum_values:
        8: '1000'
        10: '1010'
    - !Field
      name: DIEID
      bit_offset: 7
      bit_width: 5
      description: Device die number
      read_allowed: true
      write_allowed: false
      enum_values:
        3: '00011'
    - !Field
      name: REVID
      bit_offset: 12
      bit_width: 4
      description: Device revision number
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIESID
      bit_offset: 20
      bit_width: 4
      description: Kinetis Series ID
      read_allowed: true
      write_allowed: false
      enum_values:
        6: '0110'
    - !Field
      name: SUBFAMID
      bit_offset: 24
      bit_width: 4
      description: Kinetis Sub-Family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        6: '0110'
        8: '1000'
    - !Field
      name: FAMILYID
      bit_offset: 28
      bit_width: 4
      description: Kinetis Family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        5: '0101'
  - !Register
    name: SCGC1
    addr: 0x40048028
    size_bits: 32
    description: System Clock Gating Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UART4
      bit_offset: 10
      bit_width: 1
      description: UART4 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART5
      bit_offset: 11
      bit_width: 1
      description: UART5 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM1_SM0
      bit_offset: 24
      bit_width: 1
      description: PWM1 submodule 0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM1_SM1
      bit_offset: 25
      bit_width: 1
      description: PWM1 submodule 1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM1_SM2
      bit_offset: 26
      bit_width: 1
      description: PWM1 submodule 2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM1_SM3
      bit_offset: 27
      bit_width: 1
      description: PWM1 submodule 3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC2
    addr: 0x4004802c
    size_bits: 32
    description: System Clock Gating Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENET
      bit_offset: 0
      bit_width: 1
      description: ENET Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HSADC1
      bit_offset: 28
      bit_width: 1
      description: HSADC1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC3
    addr: 0x40048030
    size_bits: 32
    description: System Clock Gating Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRNG
      bit_offset: 0
      bit_width: 1
      description: TRNG Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLEXCAN2
      bit_offset: 4
      bit_width: 1
      description: FlexCAN2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI2
      bit_offset: 12
      bit_width: 1
      description: SPI2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC4
    addr: 0x40048034
    size_bits: 32
    description: System Clock Gating Control Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0000030
    fields:
    - !Field
      name: EWM
      bit_offset: 1
      bit_width: 1
      description: EWM Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C0
      bit_offset: 6
      bit_width: 1
      description: I2C0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C1
      bit_offset: 7
      bit_width: 1
      description: I2C1 Clock Gate Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART0
      bit_offset: 10
      bit_width: 1
      description: UART0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART1
      bit_offset: 11
      bit_width: 1
      description: UART1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART2
      bit_offset: 12
      bit_width: 1
      description: UART2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART3
      bit_offset: 13
      bit_width: 1
      description: UART3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMP
      bit_offset: 19
      bit_width: 1
      description: Comparators Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM0_SM0
      bit_offset: 24
      bit_width: 1
      description: PWM0 submodule 0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM0_SM1
      bit_offset: 25
      bit_width: 1
      description: PWM0 submodule 1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM0_SM2
      bit_offset: 26
      bit_width: 1
      description: PWM0 submodule 2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWM0_SM3
      bit_offset: 27
      bit_width: 1
      description: PWM0 submodule 3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC5
    addr: 0x40048038
    size_bits: 32
    description: System Clock Gating Control Register 5
    read_allowed: true
    write_allowed: true
    reset_value: 0x40182
    fields:
    - !Field
      name: LPTMR
      bit_offset: 0
      bit_width: 1
      description: Low Power Timer Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTA
      bit_offset: 9
      bit_width: 1
      description: Port A Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTB
      bit_offset: 10
      bit_width: 1
      description: Port B Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTC
      bit_offset: 11
      bit_width: 1
      description: Port C Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTD
      bit_offset: 12
      bit_width: 1
      description: Port D Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTE
      bit_offset: 13
      bit_width: 1
      description: Port E Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENC
      bit_offset: 21
      bit_width: 1
      description: This bit controls the clock gate to the ENC module.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XBARA
      bit_offset: 25
      bit_width: 1
      description: XBARA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XBARB
      bit_offset: 26
      bit_width: 1
      description: XBARB Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AOI
      bit_offset: 27
      bit_width: 1
      description: AOI Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HSADC0
      bit_offset: 28
      bit_width: 1
      description: HSADC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC6
    addr: 0x4004803c
    size_bits: 32
    description: System Clock Gating Control Register 6
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: FTF
      bit_offset: 0
      bit_width: 1
      description: Flash Memory Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAMUX
      bit_offset: 1
      bit_width: 1
      description: DMA Mux Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLEXCAN0
      bit_offset: 4
      bit_width: 1
      description: FlexCAN0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLEXCAN1
      bit_offset: 5
      bit_width: 1
      description: FlexCAN1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3
      bit_offset: 6
      bit_width: 1
      description: FTM3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0
      bit_offset: 12
      bit_width: 1
      description: SPI0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1
      bit_offset: 13
      bit_width: 1
      description: SPI1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDB1
      bit_offset: 17
      bit_width: 1
      description: PDB1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC
      bit_offset: 18
      bit_width: 1
      description: CRC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDB0
      bit_offset: 22
      bit_width: 1
      description: PDB0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIT
      bit_offset: 23
      bit_width: 1
      description: PIT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0
      bit_offset: 24
      bit_width: 1
      description: FTM0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1
      bit_offset: 25
      bit_width: 1
      description: FTM1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2
      bit_offset: 26
      bit_width: 1
      description: FTM2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0
      bit_offset: 27
      bit_width: 1
      description: ADC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAC0
      bit_offset: 31
      bit_width: 1
      description: DAC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC7
    addr: 0x40048040
    size_bits: 32
    description: System Clock Gating Control Register 7
    read_allowed: true
    write_allowed: true
    reset_value: 0x104
    fields:
    - !Field
      name: FLEXBUS
      bit_offset: 0
      bit_width: 1
      description: FlexBus Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPU
      bit_offset: 2
      bit_width: 1
      description: SMPU Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLKDIV1
    addr: 0x40048044
    size_bits: 32
    description: System Clock Divider Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: OUTDIV4
      bit_offset: 16
      bit_width: 4
      description: Clock 4 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OUTDIV3
      bit_offset: 20
      bit_width: 4
      description: Clock 3 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OUTDIV2
      bit_offset: 24
      bit_width: 4
      description: Clock 2 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OUTDIV1
      bit_offset: 28
      bit_width: 4
      description: Clock 1 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: FCFG1
    addr: 0x4004804c
    size_bits: 32
    description: Flash Configuration Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xf00f0f00
    fields:
    - !Field
      name: FLASHDIS
      bit_offset: 0
      bit_width: 1
      description: Flash Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLASHDOZE
      bit_offset: 1
      bit_width: 1
      description: Flash Doze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFSIZE
      bit_offset: 24
      bit_width: 4
      description: Program flash size
      read_allowed: true
      write_allowed: false
      enum_values:
        11: '1011'
        13: '1101'
  - !Register
    name: FCFG2
    addr: 0x40048050
    size_bits: 32
    description: Flash Configuration Register 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x800000
    fields:
    - !Field
      name: MAXADDR0
      bit_offset: 24
      bit_width: 7
      description: Max address block 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDH
    addr: 0x40048054
    size_bits: 32
    description: Unique Identification Register High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDMH
    addr: 0x40048058
    size_bits: 32
    description: Unique Identification Register Mid-High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDML
    addr: 0x4004805c
    size_bits: 32
    description: Unique Identification Register Mid Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDL
    addr: 0x40048060
    size_bits: 32
    description: Unique Identification Register Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLKDIV4
    addr: 0x40048068
    size_bits: 32
    description: System Clock Divider Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: TRACEFRAC
      bit_offset: 0
      bit_width: 1
      description: Trace clock divider fraction
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRACEDIV
      bit_offset: 1
      bit_width: 3
      description: Trace clock divider divisor
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRACEDIVEN
      bit_offset: 28
      bit_width: 1
      description: Debug Trace Divider Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MISCTRL0
    addr: 0x4004806c
    size_bits: 32
    description: Miscellaneous Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPWIN0SRC
      bit_offset: 8
      bit_width: 2
      description: CMP Sample/Window Input 0 Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CMPWIN1SRC
      bit_offset: 10
      bit_width: 2
      description: CMP Sample/Window Input 1 Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CMPWIN2SRC
      bit_offset: 12
      bit_width: 2
      description: CMP Sample/Window Input 2 Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CMPWIN3SRC
      bit_offset: 14
      bit_width: 2
      description: CMP Sample/Window Input 3 Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EWMINSRC
      bit_offset: 16
      bit_width: 1
      description: EWM_IN Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACTRIGSRC
      bit_offset: 18
      bit_width: 2
      description: DAC0 Hardware Trigger Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MISCTRL1
    addr: 0x40048070
    size_bits: 32
    description: Miscellaneous Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNCXBARAPITTRIG0
      bit_offset: 8
      bit_width: 1
      description: Synchronize XBARA's Input PIT Trigger 0 with fast clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCXBARAPITTRIG1
      bit_offset: 9
      bit_width: 1
      description: Synchronize XBARA's Input PIT Trigger 1 with fast clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCXBARAPITTRIG2
      bit_offset: 10
      bit_width: 1
      description: Synchronize XBARA's Input PIT Trigger 2 with fast clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCXBARAPITTRIG3
      bit_offset: 11
      bit_width: 1
      description: Synchronize XBARA's Input PIT Trigger 3 with fast clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCXBARBPITTRIG0
      bit_offset: 12
      bit_width: 1
      description: Synchronize XBARB's Input PIT Trigger 0 with fast clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCXBARBPITTRIG1
      bit_offset: 13
      bit_width: 1
      description: Synchronize XBARB's Input PIT Trigger 1 with fast clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCDACHWTRIG
      bit_offset: 16
      bit_width: 1
      description: Synchronize XBARA's output for DAC Hardware Trigger with flash/slow
        clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEWMIN
      bit_offset: 17
      bit_width: 1
      description: Synchronize XBARA's output for EWM's ewm_in with flash/slow clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCCMP0SAMPLEWIN
      bit_offset: 20
      bit_width: 1
      description: Synchronize XBARA's output for CMP0's Sample/Window Input with
        flash/slow clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCCMP1SAMPLEWIN
      bit_offset: 21
      bit_width: 1
      description: Synchronize XBARA's output for CMP1's Sample/Window Input with
        flash/slow clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCCMP2SAMPLEWIN
      bit_offset: 22
      bit_width: 1
      description: Synchronize XBARA's output for CMP2's Sample/Window Input with
        flash/slow clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCCMP3SAMPLEWIN
      bit_offset: 23
      bit_width: 1
      description: Synchronize XBARA's output for CMP3's Sample/Window Input with
        flash/slow clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WDOGC
    addr: 0x40048100
    size_bits: 32
    description: WDOG Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDOGCLKS
      bit_offset: 1
      bit_width: 1
      description: WDOG Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWRC
    addr: 0x40048104
    size_bits: 32
    description: Power Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x101
    fields:
    - !Field
      name: SRPDN
      bit_offset: 0
      bit_width: 2
      description: Nanoedge Regulator 2.7V and 1.2V Supply Powerdown Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SR27STDBY
      bit_offset: 2
      bit_width: 2
      description: Nanoedge Regulator 2.7 V Supply Standby Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SR12STDBY
      bit_offset: 6
      bit_width: 2
      description: Nanoedge Regulator 1.2 V Supply Standby Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SRPWRDETEN
      bit_offset: 8
      bit_width: 1
      description: Nanoedge PMC POWER Dectect Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRPWRRDY
      bit_offset: 9
      bit_width: 1
      description: Nanoedge PMC POWER Ready
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRPWROK
      bit_offset: 16
      bit_width: 1
      description: Nanoedge PMC Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ADCOPT
    addr: 0x40048108
    size_bits: 32
    description: ADC Additional Option Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: ADC0TRGSEL
      bit_offset: 16
      bit_width: 4
      description: ADC0 trigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        14: '1110'
    - !Field
      name: ADC0PRETRGSEL
      bit_offset: 20
      bit_width: 1
      description: ADC0 pretrigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0ALTTRGEN
      bit_offset: 22
      bit_width: 2
      description: ADC0 alternate trigger enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: HSADCIRCLK
      bit_offset: 25
      bit_width: 1
      description: HSADC Clock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HSADCSTOPEN
      bit_offset: 26
      bit_width: 1
      description: Enable HSADCs in STOP mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTA
  description: Pin Control and Interrupts
  base_addr: 0x40049000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x40049000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x40049004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x703
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x40049008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x703
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004900c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x703
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x40049010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x703
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x40049014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x40049018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004901c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x40049020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x40049024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x40049028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004902c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x40049030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x40049034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x40049038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004903c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40049040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x40049044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x40049048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004904c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x40049050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x40049054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x40049058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004905c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x40049060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x40049064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x40049068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004906c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x40049070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x40049074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x40049078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004907c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x40049080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x40049084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GICLR
    addr: 0x40049088
    size_bits: 32
    description: Global Interrupt Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: GICHR
    addr: 0x4004908c
    size_bits: 32
    description: Global Interrupt Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: ISFR
    addr: 0x400490a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTB
  description: Pin Control and Interrupts
  base_addr: 0x4004a000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x4004a000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004a004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004a008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004a00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004a010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004a014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004a018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004a01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004a020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004a024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004a028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004a02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004a030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004a034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004a038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004a03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004a040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004a044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004a048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004a04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004a050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004a054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004a058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004a05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004a060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004a064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004a068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004a06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004a070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004a074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004a078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004a07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004a080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004a084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GICLR
    addr: 0x4004a088
    size_bits: 32
    description: Global Interrupt Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: GICHR
    addr: 0x4004a08c
    size_bits: 32
    description: Global Interrupt Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: ISFR
    addr: 0x4004a0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTC
  description: Pin Control and Interrupts
  base_addr: 0x4004b000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x4004b000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004b004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004b008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004b00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004b010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004b014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004b018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004b01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004b020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004b024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004b028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004b02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004b030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004b034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004b038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004b03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004b040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004b044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004b048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004b04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004b050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004b054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004b058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004b05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004b060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004b064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004b068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004b06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004b070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004b074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004b078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004b07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004b080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004b084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GICLR
    addr: 0x4004b088
    size_bits: 32
    description: Global Interrupt Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: GICHR
    addr: 0x4004b08c
    size_bits: 32
    description: Global Interrupt Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: ISFR
    addr: 0x4004b0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTD
  description: Pin Control and Interrupts
  base_addr: 0x4004c000
  size: 0xcc
  registers:
  - !Register
    name: PCR0
    addr: 0x4004c000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004c004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004c008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004c00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004c010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004c014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004c018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004c01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004c020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004c024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004c028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004c02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004c030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004c034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004c038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004c03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004c040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004c044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004c048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004c04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004c050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004c054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004c058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004c05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004c060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004c064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004c068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004c06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004c070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004c074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004c078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004c07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004c080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004c084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GICLR
    addr: 0x4004c088
    size_bits: 32
    description: Global Interrupt Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: GICHR
    addr: 0x4004c08c
    size_bits: 32
    description: Global Interrupt Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: ISFR
    addr: 0x4004c0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFER
    addr: 0x4004c0c0
    size_bits: 32
    description: Digital Filter Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFE
      bit_offset: 0
      bit_width: 32
      description: Digital Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFCR
    addr: 0x4004c0c4
    size_bits: 32
    description: Digital Filter Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CS
      bit_offset: 0
      bit_width: 1
      description: Clock Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFWR
    addr: 0x4004c0c8
    size_bits: 32
    description: Digital Filter Width Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT
      bit_offset: 0
      bit_width: 5
      description: Filter Length
      read_allowed: true
      write_allowed: true
- !Module
  name: PORTE
  description: Pin Control and Interrupts
  base_addr: 0x4004d000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x4004d000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004d004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004d008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004d00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004d010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004d014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004d018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004d01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004d020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004d024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004d028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004d02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004d030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004d034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004d038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004d03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004d040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004d044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004d048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004d04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004d050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004d054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004d058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004d05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004d060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004d064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004d068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004d06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004d070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004d074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004d078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004d07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 4
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004d080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004d084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GICLR
    addr: 0x4004d088
    size_bits: 32
    description: Global Interrupt Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: GICHR
    addr: 0x4004d08c
    size_bits: 32
    description: Global Interrupt Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GIWE
      bit_offset: 0
      bit_width: 16
      description: Global Interrupt Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GIWD
      bit_offset: 16
      bit_width: 16
      description: Global Interrupt Write Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: ISFR
    addr: 0x4004d0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: WDOG
  description: Generation 2008 Watchdog Timer
  base_addr: 0x40052000
  size: 0x18
  registers:
  - !Register
    name: STCTRLH
    addr: 0x40052000
    size_bits: 16
    description: Watchdog Status and Control Register High
    read_allowed: true
    write_allowed: true
    reset_value: 0x1d3
    fields:
    - !Field
      name: WDOGEN
      bit_offset: 0
      bit_width: 1
      description: Enables or disables the WDOG's operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKSRC
      bit_offset: 1
      bit_width: 1
      description: Selects clock source for the WDOG timer and other internal timing
        operations.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQRSTEN
      bit_offset: 2
      bit_width: 1
      description: Used to enable the debug breadcrumbs feature
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WINEN
      bit_offset: 3
      bit_width: 1
      description: Enables Windowing mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALLOWUPDATE
      bit_offset: 4
      bit_width: 1
      description: Enables updates to watchdog write-once registers, after the reset-triggered
        initial configuration window (WCT) closes, through unlock sequence
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGEN
      bit_offset: 5
      bit_width: 1
      description: Enables or disables WDOG in Debug mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPEN
      bit_offset: 6
      bit_width: 1
      description: Enables or disables WDOG in Stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 7
      bit_width: 1
      description: Enables or disables WDOG in Wait mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TESTWDOG
      bit_offset: 10
      bit_width: 1
      description: Puts the watchdog in the functional test mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TESTSEL
      bit_offset: 11
      bit_width: 1
      description: Effective only if TESTWDOG is set. Selects the test to be run on
        the watchdog timer.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYTESEL
      bit_offset: 12
      bit_width: 2
      description: This 2-bit field selects the byte to be tested when the watchdog
        is in the byte test mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DISTESTWDOG
      bit_offset: 14
      bit_width: 1
      description: Allows the WDOG's functional test mode to be disabled permanently
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STCTRLL
    addr: 0x40052002
    size_bits: 16
    description: Watchdog Status and Control Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: INTFLG
      bit_offset: 15
      bit_width: 1
      description: Interrupt flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOVALH
    addr: 0x40052004
    size_bits: 16
    description: Watchdog Time-out Value Register High
    read_allowed: true
    write_allowed: true
    reset_value: 0x4c
    fields:
    - !Field
      name: TOVALHIGH
      bit_offset: 0
      bit_width: 16
      description: Defines the upper 16 bits of the 32-bit time-out value for the
        watchdog timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOVALL
    addr: 0x40052006
    size_bits: 16
    description: Watchdog Time-out Value Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x4b4c
    fields:
    - !Field
      name: TOVALLOW
      bit_offset: 0
      bit_width: 16
      description: Defines the lower 16 bits of the 32-bit time-out value for the
        watchdog timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: WINH
    addr: 0x40052008
    size_bits: 16
    description: Watchdog Window Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WINHIGH
      bit_offset: 0
      bit_width: 16
      description: Defines the upper 16 bits of the 32-bit window for the windowed
        mode of operation of the watchdog
      read_allowed: true
      write_allowed: true
  - !Register
    name: WINL
    addr: 0x4005200a
    size_bits: 16
    description: Watchdog Window Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: WINLOW
      bit_offset: 0
      bit_width: 16
      description: Defines the lower 16 bits of the 32-bit window for the windowed
        mode of operation of the watchdog
      read_allowed: true
      write_allowed: true
  - !Register
    name: REFRESH
    addr: 0x4005200c
    size_bits: 16
    description: Watchdog Refresh register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb480
    fields:
    - !Field
      name: WDOGREFRESH
      bit_offset: 0
      bit_width: 16
      description: Watchdog refresh register
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNLOCK
    addr: 0x4005200e
    size_bits: 16
    description: Watchdog Unlock register
    read_allowed: true
    write_allowed: true
    reset_value: 0xd928
    fields:
    - !Field
      name: WDOGUNLOCK
      bit_offset: 0
      bit_width: 16
      description: Writing the unlock sequence values to this register to makes the
        watchdog write-once registers writable again
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMROUTH
    addr: 0x40052010
    size_bits: 16
    description: Watchdog Timer Output Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEROUTHIGH
      bit_offset: 0
      bit_width: 16
      description: Shows the value of the upper 16 bits of the watchdog timer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMROUTL
    addr: 0x40052012
    size_bits: 16
    description: Watchdog Timer Output Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEROUTLOW
      bit_offset: 0
      bit_width: 16
      description: Shows the value of the lower 16 bits of the watchdog timer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSTCNT
    addr: 0x40052014
    size_bits: 16
    description: Watchdog Reset Count register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTCNT
      bit_offset: 0
      bit_width: 16
      description: Counts the number of times the watchdog resets the system
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRESC
    addr: 0x40052016
    size_bits: 16
    description: Watchdog Prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: PRESCVAL
      bit_offset: 8
      bit_width: 3
      description: 3-bit prescaler for the watchdog clock source
      read_allowed: true
      write_allowed: true
- !Module
  name: ENC
  description: Quadrature Decoder
  base_addr: 0x40055000
  size: 0x28
  registers:
  - !Register
    name: CTRL
    addr: 0x40055000
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 1
      description: Compare Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMPIRQ
      bit_offset: 1
      bit_width: 1
      description: Compare Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WDE
      bit_offset: 2
      bit_width: 1
      description: Watchdog Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIE
      bit_offset: 3
      bit_width: 1
      description: Watchdog Timeout Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIRQ
      bit_offset: 4
      bit_width: 1
      description: Watchdog Timeout Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XNE
      bit_offset: 5
      bit_width: 1
      description: Use Negative Edge of INDEX Pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XIP
      bit_offset: 6
      bit_width: 1
      description: INDEX Triggered Initialization of Position Counters UPOS and LPOS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XIE
      bit_offset: 7
      bit_width: 1
      description: INDEX Pulse Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XIRQ
      bit_offset: 8
      bit_width: 1
      description: INDEX Pulse Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PH1
      bit_offset: 9
      bit_width: 1
      description: Enable Signal Phase Count Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REV
      bit_offset: 10
      bit_width: 1
      description: Enable Reverse Direction Counting
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWIP
      bit_offset: 11
      bit_width: 1
      description: Software Triggered Initialization of Position Counters UPOS and
        LPOS
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HNE
      bit_offset: 12
      bit_width: 1
      description: Use Negative Edge of HOME Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HIP
      bit_offset: 13
      bit_width: 1
      description: Enable HOME to Initialize Position Counters UPOS and LPOS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HIE
      bit_offset: 14
      bit_width: 1
      description: HOME Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HIRQ
      bit_offset: 15
      bit_width: 1
      description: HOME Signal Transition Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT
    addr: 0x40055002
    size_bits: 16
    description: Input Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Input Filter Sample Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Input Filter Sample Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: WTR
    addr: 0x40055004
    size_bits: 16
    description: Watchdog Timeout Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDOG
      bit_offset: 0
      bit_width: 16
      description: WDOG[15:0] is a binary representation of the number of clock cycles
        plus one that the watchdog timer counts before timing out and optionally generating
        an interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: POSD
    addr: 0x40055006
    size_bits: 16
    description: Position Difference Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POSD
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the position change in value
        occurring between each read of the position register
      read_allowed: true
      write_allowed: true
  - !Register
    name: POSDH
    addr: 0x40055008
    size_bits: 16
    description: Position Difference Hold Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: POSDH
      bit_offset: 0
      bit_width: 16
      description: This read-only register contains a snapshot of the value of the
        POSD register
      read_allowed: true
      write_allowed: false
  - !Register
    name: REV
    addr: 0x4005500a
    size_bits: 16
    description: Revolution Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REV
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the current value of the revolution
        counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REVH
    addr: 0x4005500c
    size_bits: 16
    description: Revolution Hold Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REVH
      bit_offset: 0
      bit_width: 16
      description: This read-only register contains a snapshot of the value of the
        REV register.
      read_allowed: true
      write_allowed: false
  - !Register
    name: UPOS
    addr: 0x4005500e
    size_bits: 16
    description: Upper Position Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POS
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the upper (most significant)
        half of the position counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPOS
    addr: 0x40055010
    size_bits: 16
    description: Lower Position Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POS
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the lower (least significant)
        half of the position counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: UPOSH
    addr: 0x40055012
    size_bits: 16
    description: Upper Position Hold Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: POSH
      bit_offset: 0
      bit_width: 16
      description: This read-only register contains a snapshot of the UPOS register.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LPOSH
    addr: 0x40055014
    size_bits: 16
    description: Lower Position Hold Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: POSH
      bit_offset: 0
      bit_width: 16
      description: This read-only register contains a snapshot of the LPOS register.
      read_allowed: true
      write_allowed: false
  - !Register
    name: UINIT
    addr: 0x40055016
    size_bits: 16
    description: Upper Initialization Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the value to be used to initialize
        the upper half of the position counter (UPOS)
      read_allowed: true
      write_allowed: true
  - !Register
    name: LINIT
    addr: 0x40055018
    size_bits: 16
    description: Lower Initialization Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the value to be used to initialize
        the lower half of the position counter (LPOS)
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMR
    addr: 0x4005501a
    size_bits: 16
    description: Input Monitor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HOME
      bit_offset: 0
      bit_width: 1
      description: This is the raw HOME input.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INDEX
      bit_offset: 1
      bit_width: 1
      description: This is the raw INDEX input.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PHB
      bit_offset: 2
      bit_width: 1
      description: This is the raw PHASEB input.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PHA
      bit_offset: 3
      bit_width: 1
      description: This is the raw PHASEA input.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FHOM
      bit_offset: 4
      bit_width: 1
      description: This is the filtered version of HOME input.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIND
      bit_offset: 5
      bit_width: 1
      description: This is the filtered version of INDEX input.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FPHB
      bit_offset: 6
      bit_width: 1
      description: This is the filtered version of PHASEB input.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FPHA
      bit_offset: 7
      bit_width: 1
      description: This is the filtered version of PHASEA input.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TST
    addr: 0x4005501c
    size_bits: 16
    description: Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEST_COUNT
      bit_offset: 0
      bit_width: 8
      description: These bits hold the number of quadrature advances to generate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEST_PERIOD
      bit_offset: 8
      bit_width: 5
      description: These bits hold the period of quadrature phase in IPBus clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QDN
      bit_offset: 13
      bit_width: 1
      description: Quadrature Decoder Negative Signal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCE
      bit_offset: 14
      bit_width: 1
      description: Test Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TEN
      bit_offset: 15
      bit_width: 1
      description: Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL2
    addr: 0x4005501e
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDHLD
      bit_offset: 0
      bit_width: 1
      description: Update Hold Registers
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UPDPOS
      bit_offset: 1
      bit_width: 1
      description: Update Position Registers
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MOD
      bit_offset: 2
      bit_width: 1
      description: Enable Modulo Counting
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIR
      bit_offset: 3
      bit_width: 1
      description: Count Direction Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUIE
      bit_offset: 4
      bit_width: 1
      description: Roll-under Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUIRQ
      bit_offset: 5
      bit_width: 1
      description: Roll-under Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROIE
      bit_offset: 6
      bit_width: 1
      description: Roll-over Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROIRQ
      bit_offset: 7
      bit_width: 1
      description: Roll-over Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REVMOD
      bit_offset: 8
      bit_width: 1
      description: Revolution Counter Modulus Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OUTCTL
      bit_offset: 9
      bit_width: 1
      description: Output Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SABIE
      bit_offset: 10
      bit_width: 1
      description: Simultaneous PHASEA and PHASEB Change Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SABIRQ
      bit_offset: 11
      bit_width: 1
      description: Simultaneous PHASEA and PHASEB Change Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: UMOD
    addr: 0x40055020
    size_bits: 16
    description: Upper Modulus Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the upper (most significant)
        half of the modulus register
      read_allowed: true
      write_allowed: true
  - !Register
    name: LMOD
    addr: 0x40055022
    size_bits: 16
    description: Lower Modulus Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the lower (least significant)
        half of the modulus register
      read_allowed: true
      write_allowed: true
  - !Register
    name: UCOMP
    addr: 0x40055024
    size_bits: 16
    description: Upper Position Compare Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the upper (most significant)
        half of the position compare register
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCOMP
    addr: 0x40055026
    size_bits: 16
    description: Lower Position Compare Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 16
      description: This read/write register contains the lower (least significant)
        half of the position compare register
      read_allowed: true
      write_allowed: true
- !Module
  name: XBARA
  description: Crossbar Switch
  base_addr: 0x40059000
  size: 0x40
  registers:
  - !Register
    name: SEL0
    addr: 0x40059000
    size_bits: 16
    description: Crossbar A Select Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL0
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL1
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL1
    addr: 0x40059002
    size_bits: 16
    description: Crossbar A Select Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL2
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL3
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL2
    addr: 0x40059004
    size_bits: 16
    description: Crossbar A Select Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL4
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL5
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL3
    addr: 0x40059006
    size_bits: 16
    description: Crossbar A Select Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL6
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL7
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL4
    addr: 0x40059008
    size_bits: 16
    description: Crossbar A Select Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL8
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL9
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL5
    addr: 0x4005900a
    size_bits: 16
    description: Crossbar A Select Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL10
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL11
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL6
    addr: 0x4005900c
    size_bits: 16
    description: Crossbar A Select Register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL12
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL13
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL7
    addr: 0x4005900e
    size_bits: 16
    description: Crossbar A Select Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL14
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL15
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL8
    addr: 0x40059010
    size_bits: 16
    description: Crossbar A Select Register 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL16
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL17
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL9
    addr: 0x40059012
    size_bits: 16
    description: Crossbar A Select Register 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL18
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL19
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL10
    addr: 0x40059014
    size_bits: 16
    description: Crossbar A Select Register 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL20
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL21
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL11
    addr: 0x40059016
    size_bits: 16
    description: Crossbar A Select Register 11
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL22
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL23
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL12
    addr: 0x40059018
    size_bits: 16
    description: Crossbar A Select Register 12
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL24
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL25
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL13
    addr: 0x4005901a
    size_bits: 16
    description: Crossbar A Select Register 13
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL26
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL27
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL14
    addr: 0x4005901c
    size_bits: 16
    description: Crossbar A Select Register 14
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL28
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL29
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL15
    addr: 0x4005901e
    size_bits: 16
    description: Crossbar A Select Register 15
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL30
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL31
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL16
    addr: 0x40059020
    size_bits: 16
    description: Crossbar A Select Register 16
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL32
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL33
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL17
    addr: 0x40059022
    size_bits: 16
    description: Crossbar A Select Register 17
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL34
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL35
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL18
    addr: 0x40059024
    size_bits: 16
    description: Crossbar A Select Register 18
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL36
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL37
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL19
    addr: 0x40059026
    size_bits: 16
    description: Crossbar A Select Register 19
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL38
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL39
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL20
    addr: 0x40059028
    size_bits: 16
    description: Crossbar A Select Register 20
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL40
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL41
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL21
    addr: 0x4005902a
    size_bits: 16
    description: Crossbar A Select Register 21
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL42
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL43
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL22
    addr: 0x4005902c
    size_bits: 16
    description: Crossbar A Select Register 22
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL44
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL45
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL23
    addr: 0x4005902e
    size_bits: 16
    description: Crossbar A Select Register 23
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL46
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL47
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL24
    addr: 0x40059030
    size_bits: 16
    description: Crossbar A Select Register 24
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL48
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL49
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL25
    addr: 0x40059032
    size_bits: 16
    description: Crossbar A Select Register 25
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL50
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL51
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL26
    addr: 0x40059034
    size_bits: 16
    description: Crossbar A Select Register 26
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL52
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL53
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL27
    addr: 0x40059036
    size_bits: 16
    description: Crossbar A Select Register 27
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL54
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL55
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL28
    addr: 0x40059038
    size_bits: 16
    description: Crossbar A Select Register 28
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL56
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
    - !Field
      name: SEL57
      bit_offset: 8
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: SEL29
    addr: 0x4005903a
    size_bits: 16
    description: Crossbar A Select Register 29
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL58
      bit_offset: 0
      bit_width: 6
      description: Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
  - !Register
    name: CTRL0
    addr: 0x4005903c
    size_bits: 16
    description: Crossbar A Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN0
      bit_offset: 0
      bit_width: 1
      description: DMA Enable for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN0
      bit_offset: 1
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE0
      bit_offset: 2
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS0
      bit_offset: 4
      bit_width: 1
      description: Edge detection status for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEN1
      bit_offset: 8
      bit_width: 1
      description: DMA Enable for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN1
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE1
      bit_offset: 10
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS1
      bit_offset: 12
      bit_width: 1
      description: Edge detection status for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL1
    addr: 0x4005903e
    size_bits: 16
    description: Crossbar A Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN2
      bit_offset: 0
      bit_width: 1
      description: DMA Enable for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN2
      bit_offset: 1
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE2
      bit_offset: 2
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS2
      bit_offset: 4
      bit_width: 1
      description: Edge detection status for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEN3
      bit_offset: 8
      bit_width: 1
      description: DMA Enable for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN3
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE3
      bit_offset: 10
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS3
      bit_offset: 12
      bit_width: 1
      description: Edge detection status for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: XBARB
  description: Crossbar Switch
  base_addr: 0x4005a000
  size: 0x10
  registers:
  - !Register
    name: SEL0
    addr: 0x4005a000
    size_bits: 16
    description: Crossbar B Select Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL0
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT0 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL1
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT1 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
  - !Register
    name: SEL1
    addr: 0x4005a002
    size_bits: 16
    description: Crossbar B Select Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL2
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL3
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
  - !Register
    name: SEL2
    addr: 0x4005a004
    size_bits: 16
    description: Crossbar B Select Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL4
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT4 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL5
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT5 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
  - !Register
    name: SEL3
    addr: 0x4005a006
    size_bits: 16
    description: Crossbar B Select Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL6
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT6 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL7
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT7 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
  - !Register
    name: SEL4
    addr: 0x4005a008
    size_bits: 16
    description: Crossbar B Select Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL8
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT8 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL9
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT9 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
  - !Register
    name: SEL5
    addr: 0x4005a00a
    size_bits: 16
    description: Crossbar B Select Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL10
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT10 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL11
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT11 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
  - !Register
    name: SEL6
    addr: 0x4005a00c
    size_bits: 16
    description: Crossbar B Select Register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL12
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT12 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL13
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT13 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
  - !Register
    name: SEL7
    addr: 0x4005a00e
    size_bits: 16
    description: Crossbar B Select Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL14
      bit_offset: 0
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT14 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
    - !Field
      name: SEL15
      bit_offset: 8
      bit_width: 6
      description: Input (XBARB_INn) to be muxed to XBARB_OUT15 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
- !Module
  name: AOI0
  description: AND/OR/INVERT module
  base_addr: 0x4005b000
  size: 0x10
  registers:
  - !Register
    name: BFCRT010
    addr: 0x4005b000
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: BFCRT011
    addr: 0x4005b004
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: BFCRT012
    addr: 0x4005b008
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: BFCRT013
    addr: 0x4005b00c
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: BFCRT230
    addr: 0x4005b002
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: BFCRT231
    addr: 0x4005b006
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: BFCRT232
    addr: 0x4005b00a
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: BFCRT233
    addr: 0x4005b00e
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
- !Module
  name: HSADC0
  description: SAR Analog to digital converter
  base_addr: 0x4005c000
  size: 0xbc
  registers:
  - !Register
    name: CTRL1
    addr: 0x4005c000
    size_bits: 16
    description: HSADC Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x5005
    fields:
    - !Field
      name: SMODE
      bit_offset: 0
      bit_width: 3
      description: HSADC Scan Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: CHNCFG_L
      bit_offset: 4
      bit_width: 4
      description: CHCNF (Channel Configure Low) bits
      read_allowed: true
      write_allowed: true
      enum_values:
        1: xxx1
        0: x0xx
        2: xx1x
        4: x1xx
        8: 1xxx
    - !Field
      name: HLMTIE
      bit_offset: 8
      bit_width: 1
      description: High Limit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LLMTIE
      bit_offset: 9
      bit_width: 1
      description: Low Limit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZCIE
      bit_offset: 10
      bit_width: 1
      description: Zero Crossing Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSIEA
      bit_offset: 11
      bit_width: 1
      description: End Of Scan Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCA
      bit_offset: 12
      bit_width: 1
      description: SYNCA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STARTA
      bit_offset: 13
      bit_width: 1
      description: STARTA Conversion
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPA
      bit_offset: 14
      bit_width: 1
      description: Stop
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAENA
      bit_offset: 15
      bit_width: 1
      description: DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL2
    addr: 0x4005c002
    size_bits: 16
    description: HSADC Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x5044
    fields:
    - !Field
      name: DIVA
      bit_offset: 0
      bit_width: 6
      description: Clock Divisor Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIMULT
      bit_offset: 6
      bit_width: 1
      description: Simultaneous mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHNCFG_H
      bit_offset: 7
      bit_width: 4
      description: CHNCFG_H (Channel Configure High) bits
      read_allowed: true
      write_allowed: true
      enum_values:
        1: xxx1
        0: x0xx
        2: xx1x
        4: x1xx
        8: 1xxx
    - !Field
      name: EOSIEB
      bit_offset: 11
      bit_width: 1
      description: End Of Scan Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCB
      bit_offset: 12
      bit_width: 1
      description: SYNCB Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STARTB
      bit_offset: 13
      bit_width: 1
      description: STARTB Conversion
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPB
      bit_offset: 14
      bit_width: 1
      description: Stop
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAENB
      bit_offset: 15
      bit_width: 1
      description: DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ZXCTRL1
    addr: 0x4005c004
    size_bits: 16
    description: HSADC Zero Crossing Control 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZCE0
      bit_offset: 0
      bit_width: 2
      description: Zero crossing enable 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE1
      bit_offset: 2
      bit_width: 2
      description: Zero crossing enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE2
      bit_offset: 4
      bit_width: 2
      description: Zero crossing enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE3
      bit_offset: 6
      bit_width: 2
      description: Zero crossing enable 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE4
      bit_offset: 8
      bit_width: 2
      description: Zero crossing enable 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE5
      bit_offset: 10
      bit_width: 2
      description: Zero crossing enable 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE6
      bit_offset: 12
      bit_width: 2
      description: Zero crossing enable 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE7
      bit_offset: 14
      bit_width: 2
      description: Zero crossing enable 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: ZXCTRL2
    addr: 0x4005c006
    size_bits: 16
    description: HSADC Zero Crossing Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZCE8
      bit_offset: 0
      bit_width: 2
      description: Zero crossing enable 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE9
      bit_offset: 2
      bit_width: 2
      description: Zero crossing enable 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE10
      bit_offset: 4
      bit_width: 2
      description: Zero crossing enable 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE11
      bit_offset: 6
      bit_width: 2
      description: Zero crossing enable 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE12
      bit_offset: 8
      bit_width: 2
      description: Zero crossing enable 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE13
      bit_offset: 10
      bit_width: 2
      description: Zero crossing enable 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE14
      bit_offset: 12
      bit_width: 2
      description: Zero crossing enable 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE15
      bit_offset: 14
      bit_width: 2
      description: Zero crossing enable 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: CLIST1
    addr: 0x4005c008
    size_bits: 16
    description: HSADC Channel List Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: SAMPLE0
      bit_offset: 0
      bit_width: 4
      description: Sample Field 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE1
      bit_offset: 4
      bit_width: 4
      description: Sample Field 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE2
      bit_offset: 8
      bit_width: 4
      description: Sample Field 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE3
      bit_offset: 12
      bit_width: 4
      description: Sample Field 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CLIST2
    addr: 0x4005c00a
    size_bits: 16
    description: HSADC Channel List Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x7654
    fields:
    - !Field
      name: SAMPLE4
      bit_offset: 0
      bit_width: 4
      description: Sample Field 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE5
      bit_offset: 4
      bit_width: 4
      description: Sample Field 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE6
      bit_offset: 8
      bit_width: 4
      description: Sample Field 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE7
      bit_offset: 12
      bit_width: 4
      description: Sample Field 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CLIST3
    addr: 0x4005c00c
    size_bits: 16
    description: HSADC Channel List Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xba98
    fields:
    - !Field
      name: SAMPLE8
      bit_offset: 0
      bit_width: 4
      description: Sample Field 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE9
      bit_offset: 4
      bit_width: 4
      description: Sample Field 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE10
      bit_offset: 8
      bit_width: 4
      description: Sample Field 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE11
      bit_offset: 12
      bit_width: 4
      description: Sample Field 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CLIST4
    addr: 0x4005c00e
    size_bits: 16
    description: HSADC Channel List Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0xfedc
    fields:
    - !Field
      name: SAMPLE12
      bit_offset: 0
      bit_width: 4
      description: Sample Field 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE13
      bit_offset: 4
      bit_width: 4
      description: Sample Field 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE14
      bit_offset: 8
      bit_width: 4
      description: Sample Field 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE15
      bit_offset: 12
      bit_width: 4
      description: Sample Field 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SDIS
    addr: 0x4005c010
    size_bits: 16
    description: HSADC Sample Disable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0f0
    fields:
    - !Field
      name: DS
      bit_offset: 0
      bit_width: 16
      description: Disable Sample Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x4005c012
    size_bits: 16
    description: HSADC Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALONA
      bit_offset: 0
      bit_width: 1
      description: HSADCA Calibration execution status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CALONB
      bit_offset: 1
      bit_width: 1
      description: HSADCB Calibration execution status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DUMMYA
      bit_offset: 2
      bit_width: 1
      description: Dummy conversion running on HSADCA
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DUMMYB
      bit_offset: 3
      bit_width: 1
      description: Dummy conversion running on HSADCB
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIA
      bit_offset: 4
      bit_width: 1
      description: End of Calibration on ADCA Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIB
      bit_offset: 5
      bit_width: 1
      description: End of Calibration on ADCB Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HLMTI
      bit_offset: 8
      bit_width: 1
      description: High Limit Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LLMTI
      bit_offset: 9
      bit_width: 1
      description: Low Limit Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZCI
      bit_offset: 10
      bit_width: 1
      description: Zero Crossing Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSIA
      bit_offset: 11
      bit_width: 1
      description: End of Scan Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSIB
      bit_offset: 12
      bit_width: 1
      description: End of Scan Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIPB
      bit_offset: 14
      bit_width: 1
      description: Conversion in Progress
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIPA
      bit_offset: 15
      bit_width: 1
      description: Conversion in Progress
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RDY
    addr: 0x4005c014
    size_bits: 16
    description: HSADC Ready Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDY
      bit_offset: 0
      bit_width: 16
      description: Ready Sample
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LOLIMSTAT
    addr: 0x4005c016
    size_bits: 16
    description: HSADC Low Limit Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLS
      bit_offset: 0
      bit_width: 16
      description: Low Limit Status Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIMSTAT
    addr: 0x4005c018
    size_bits: 16
    description: HSADC High Limit Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HLS
      bit_offset: 0
      bit_width: 16
      description: High Limit Status Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: ZXSTAT
    addr: 0x4005c01a
    size_bits: 16
    description: HSADC Zero Crossing Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZCS
      bit_offset: 0
      bit_width: 16
      description: Zero Crossing Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWR
    addr: 0x4005c09c
    size_bits: 16
    description: HSADC Power Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1d27
    fields:
    - !Field
      name: PDA
      bit_offset: 0
      bit_width: 1
      description: Manual Power Down for Converter A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDB
      bit_offset: 1
      bit_width: 1
      description: Manual Power Down for Converter B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: APD
      bit_offset: 3
      bit_width: 1
      description: Auto Powerdown
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PUDELAY
      bit_offset: 4
      bit_width: 6
      description: Power Up Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSTSA
      bit_offset: 10
      bit_width: 1
      description: ADC Converter A Power Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSTSB
      bit_offset: 11
      bit_width: 1
      description: ADC Converter B Power Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ASB
      bit_offset: 15
      bit_width: 1
      description: Auto Standby
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCTRL
    addr: 0x4005c0a4
    size_bits: 16
    description: HSADC Scan Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SC
      bit_offset: 0
      bit_width: 16
      description: Scan Control Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWR2
    addr: 0x4005c0a6
    size_bits: 16
    description: HSADC Power Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DIVB
      bit_offset: 8
      bit_width: 6
      description: Clock Divisor Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL3
    addr: 0x4005c0a8
    size_bits: 16
    description: HSADC Control Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: DMASRC
      bit_offset: 6
      bit_width: 1
      description: DMA Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADCRES
      bit_offset: 8
      bit_width: 2
      description: ADCA/B Conversion Resolution
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SCINTEN
    addr: 0x4005c0aa
    size_bits: 16
    description: HSADC Scan Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCINTEN
      bit_offset: 0
      bit_width: 16
      description: Scan Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAMPTIM
    addr: 0x4005c0ac
    size_bits: 16
    description: HSADC Sampling Time Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAMPT_A
      bit_offset: 0
      bit_width: 8
      description: Sampling Time for ADCA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPT_B
      bit_offset: 8
      bit_width: 8
      description: Sampling Time for ADCB.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALIB
    addr: 0x4005c0ae
    size_bits: 16
    description: HSADCs Calibration Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REQSINGA
      bit_offset: 0
      bit_width: 1
      description: ADCA Calibration request for single ended mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQDIFA
      bit_offset: 1
      bit_width: 1
      description: ADCA Calibration request for differential mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYPA
      bit_offset: 2
      bit_width: 1
      description: ADCA calibration bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL_REQA
      bit_offset: 3
      bit_width: 1
      description: Calibration Request for ADCA
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQSINGB
      bit_offset: 4
      bit_width: 1
      description: ADCB Calibration request for single ended mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQDIFB
      bit_offset: 5
      bit_width: 1
      description: ADCB Calibration request for differential mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYPB
      bit_offset: 6
      bit_width: 1
      description: ADCB calibration bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL_REQB
      bit_offset: 7
      bit_width: 1
      description: Calibration Request for ADCB
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIEA
      bit_offset: 8
      bit_width: 1
      description: Interrupt Enable for End of Calibration on ADCA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIEB
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for End of Calibration on ADCB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CALVAL_A
    addr: 0x4005c0b0
    size_bits: 16
    description: Calibration Values for ADCA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALVSING
      bit_offset: 0
      bit_width: 7
      description: Single-ended mode calibration value for ADCA
      read_allowed: true
      write_allowed: true
    - !Field
      name: CALVDIF
      bit_offset: 8
      bit_width: 7
      description: Differential mode calibration value for ADCA
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALVAL_B
    addr: 0x4005c0b2
    size_bits: 16
    description: Calibration Values for ADCB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALVSING
      bit_offset: 0
      bit_width: 7
      description: Single-ended mode calibration value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CALVDIF
      bit_offset: 8
      bit_width: 7
      description: Differential mode calibration value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MUX67_SEL
    addr: 0x4005c0ba
    size_bits: 16
    description: MUX6_7 Selection Controls Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH6_SELA
      bit_offset: 0
      bit_width: 3
      description: ADCA Channel 6 additional MUX Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_SELA
      bit_offset: 4
      bit_width: 3
      description: ADCA Channel 7 additional MUX Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH6_SELB
      bit_offset: 8
      bit_width: 3
      description: ADCB Channel 6 additional MUX Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_SELB
      bit_offset: 12
      bit_width: 3
      description: ADCB Channel 7 additional MUX Selector
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSLT0
    addr: 0x4005c01c
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT1
    addr: 0x4005c01e
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT2
    addr: 0x4005c020
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT3
    addr: 0x4005c022
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT4
    addr: 0x4005c024
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT5
    addr: 0x4005c026
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT6
    addr: 0x4005c028
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT7
    addr: 0x4005c02a
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT8
    addr: 0x4005c02c
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT9
    addr: 0x4005c02e
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT10
    addr: 0x4005c030
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT11
    addr: 0x4005c032
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT12
    addr: 0x4005c034
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT13
    addr: 0x4005c036
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT14
    addr: 0x4005c038
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT15
    addr: 0x4005c03a
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOLIM0
    addr: 0x4005c03c
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM1
    addr: 0x4005c03e
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM2
    addr: 0x4005c040
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM3
    addr: 0x4005c042
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM4
    addr: 0x4005c044
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM5
    addr: 0x4005c046
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM6
    addr: 0x4005c048
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM7
    addr: 0x4005c04a
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM8
    addr: 0x4005c04c
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM9
    addr: 0x4005c04e
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM10
    addr: 0x4005c050
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM11
    addr: 0x4005c052
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM12
    addr: 0x4005c054
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM13
    addr: 0x4005c056
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM14
    addr: 0x4005c058
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM15
    addr: 0x4005c05a
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM0
    addr: 0x4005c05c
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM1
    addr: 0x4005c05e
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM2
    addr: 0x4005c060
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM3
    addr: 0x4005c062
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM4
    addr: 0x4005c064
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM5
    addr: 0x4005c066
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM6
    addr: 0x4005c068
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM7
    addr: 0x4005c06a
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM8
    addr: 0x4005c06c
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM9
    addr: 0x4005c06e
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM10
    addr: 0x4005c070
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM11
    addr: 0x4005c072
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM12
    addr: 0x4005c074
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM13
    addr: 0x4005c076
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM14
    addr: 0x4005c078
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM15
    addr: 0x4005c07a
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST0
    addr: 0x4005c07c
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST1
    addr: 0x4005c07e
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST2
    addr: 0x4005c080
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST3
    addr: 0x4005c082
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST4
    addr: 0x4005c084
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST5
    addr: 0x4005c086
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST6
    addr: 0x4005c088
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST7
    addr: 0x4005c08a
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST8
    addr: 0x4005c08c
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST9
    addr: 0x4005c08e
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST10
    addr: 0x4005c090
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST11
    addr: 0x4005c092
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST12
    addr: 0x4005c094
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST13
    addr: 0x4005c096
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST14
    addr: 0x4005c098
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST15
    addr: 0x4005c09a
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
- !Module
  name: HSADC1
  description: SAR Analog to digital converter
  base_addr: 0x400dc000
  size: 0xbc
  registers:
  - !Register
    name: CTRL1
    addr: 0x400dc000
    size_bits: 16
    description: HSADC Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x5005
    fields:
    - !Field
      name: SMODE
      bit_offset: 0
      bit_width: 3
      description: HSADC Scan Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: CHNCFG_L
      bit_offset: 4
      bit_width: 4
      description: CHCNF (Channel Configure Low) bits
      read_allowed: true
      write_allowed: true
      enum_values:
        1: xxx1
        0: x0xx
        2: xx1x
        4: x1xx
        8: 1xxx
    - !Field
      name: HLMTIE
      bit_offset: 8
      bit_width: 1
      description: High Limit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LLMTIE
      bit_offset: 9
      bit_width: 1
      description: Low Limit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZCIE
      bit_offset: 10
      bit_width: 1
      description: Zero Crossing Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSIEA
      bit_offset: 11
      bit_width: 1
      description: End Of Scan Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCA
      bit_offset: 12
      bit_width: 1
      description: SYNCA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STARTA
      bit_offset: 13
      bit_width: 1
      description: STARTA Conversion
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPA
      bit_offset: 14
      bit_width: 1
      description: Stop
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAENA
      bit_offset: 15
      bit_width: 1
      description: DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL2
    addr: 0x400dc002
    size_bits: 16
    description: HSADC Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x5044
    fields:
    - !Field
      name: DIVA
      bit_offset: 0
      bit_width: 6
      description: Clock Divisor Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIMULT
      bit_offset: 6
      bit_width: 1
      description: Simultaneous mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHNCFG_H
      bit_offset: 7
      bit_width: 4
      description: CHNCFG_H (Channel Configure High) bits
      read_allowed: true
      write_allowed: true
      enum_values:
        1: xxx1
        0: x0xx
        2: xx1x
        4: x1xx
        8: 1xxx
    - !Field
      name: EOSIEB
      bit_offset: 11
      bit_width: 1
      description: End Of Scan Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCB
      bit_offset: 12
      bit_width: 1
      description: SYNCB Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STARTB
      bit_offset: 13
      bit_width: 1
      description: STARTB Conversion
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPB
      bit_offset: 14
      bit_width: 1
      description: Stop
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAENB
      bit_offset: 15
      bit_width: 1
      description: DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ZXCTRL1
    addr: 0x400dc004
    size_bits: 16
    description: HSADC Zero Crossing Control 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZCE0
      bit_offset: 0
      bit_width: 2
      description: Zero crossing enable 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE1
      bit_offset: 2
      bit_width: 2
      description: Zero crossing enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE2
      bit_offset: 4
      bit_width: 2
      description: Zero crossing enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE3
      bit_offset: 6
      bit_width: 2
      description: Zero crossing enable 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE4
      bit_offset: 8
      bit_width: 2
      description: Zero crossing enable 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE5
      bit_offset: 10
      bit_width: 2
      description: Zero crossing enable 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE6
      bit_offset: 12
      bit_width: 2
      description: Zero crossing enable 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE7
      bit_offset: 14
      bit_width: 2
      description: Zero crossing enable 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: ZXCTRL2
    addr: 0x400dc006
    size_bits: 16
    description: HSADC Zero Crossing Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZCE8
      bit_offset: 0
      bit_width: 2
      description: Zero crossing enable 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE9
      bit_offset: 2
      bit_width: 2
      description: Zero crossing enable 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE10
      bit_offset: 4
      bit_width: 2
      description: Zero crossing enable 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE11
      bit_offset: 6
      bit_width: 2
      description: Zero crossing enable 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE12
      bit_offset: 8
      bit_width: 2
      description: Zero crossing enable 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE13
      bit_offset: 10
      bit_width: 2
      description: Zero crossing enable 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE14
      bit_offset: 12
      bit_width: 2
      description: Zero crossing enable 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ZCE15
      bit_offset: 14
      bit_width: 2
      description: Zero crossing enable 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: CLIST1
    addr: 0x400dc008
    size_bits: 16
    description: HSADC Channel List Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3210
    fields:
    - !Field
      name: SAMPLE0
      bit_offset: 0
      bit_width: 4
      description: Sample Field 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE1
      bit_offset: 4
      bit_width: 4
      description: Sample Field 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE2
      bit_offset: 8
      bit_width: 4
      description: Sample Field 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE3
      bit_offset: 12
      bit_width: 4
      description: Sample Field 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CLIST2
    addr: 0x400dc00a
    size_bits: 16
    description: HSADC Channel List Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x7654
    fields:
    - !Field
      name: SAMPLE4
      bit_offset: 0
      bit_width: 4
      description: Sample Field 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE5
      bit_offset: 4
      bit_width: 4
      description: Sample Field 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE6
      bit_offset: 8
      bit_width: 4
      description: Sample Field 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE7
      bit_offset: 12
      bit_width: 4
      description: Sample Field 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CLIST3
    addr: 0x400dc00c
    size_bits: 16
    description: HSADC Channel List Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xba98
    fields:
    - !Field
      name: SAMPLE8
      bit_offset: 0
      bit_width: 4
      description: Sample Field 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE9
      bit_offset: 4
      bit_width: 4
      description: Sample Field 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE10
      bit_offset: 8
      bit_width: 4
      description: Sample Field 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE11
      bit_offset: 12
      bit_width: 4
      description: Sample Field 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CLIST4
    addr: 0x400dc00e
    size_bits: 16
    description: HSADC Channel List Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0xfedc
    fields:
    - !Field
      name: SAMPLE12
      bit_offset: 0
      bit_width: 4
      description: Sample Field 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE13
      bit_offset: 4
      bit_width: 4
      description: Sample Field 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE14
      bit_offset: 8
      bit_width: 4
      description: Sample Field 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SAMPLE15
      bit_offset: 12
      bit_width: 4
      description: Sample Field 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: SDIS
    addr: 0x400dc010
    size_bits: 16
    description: HSADC Sample Disable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0f0
    fields:
    - !Field
      name: DS
      bit_offset: 0
      bit_width: 16
      description: Disable Sample Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x400dc012
    size_bits: 16
    description: HSADC Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALONA
      bit_offset: 0
      bit_width: 1
      description: HSADCA Calibration execution status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CALONB
      bit_offset: 1
      bit_width: 1
      description: HSADCB Calibration execution status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DUMMYA
      bit_offset: 2
      bit_width: 1
      description: Dummy conversion running on HSADCA
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DUMMYB
      bit_offset: 3
      bit_width: 1
      description: Dummy conversion running on HSADCB
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIA
      bit_offset: 4
      bit_width: 1
      description: End of Calibration on ADCA Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIB
      bit_offset: 5
      bit_width: 1
      description: End of Calibration on ADCB Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HLMTI
      bit_offset: 8
      bit_width: 1
      description: High Limit Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LLMTI
      bit_offset: 9
      bit_width: 1
      description: Low Limit Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZCI
      bit_offset: 10
      bit_width: 1
      description: Zero Crossing Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSIA
      bit_offset: 11
      bit_width: 1
      description: End of Scan Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSIB
      bit_offset: 12
      bit_width: 1
      description: End of Scan Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIPB
      bit_offset: 14
      bit_width: 1
      description: Conversion in Progress
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIPA
      bit_offset: 15
      bit_width: 1
      description: Conversion in Progress
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RDY
    addr: 0x400dc014
    size_bits: 16
    description: HSADC Ready Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDY
      bit_offset: 0
      bit_width: 16
      description: Ready Sample
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LOLIMSTAT
    addr: 0x400dc016
    size_bits: 16
    description: HSADC Low Limit Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLS
      bit_offset: 0
      bit_width: 16
      description: Low Limit Status Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIMSTAT
    addr: 0x400dc018
    size_bits: 16
    description: HSADC High Limit Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HLS
      bit_offset: 0
      bit_width: 16
      description: High Limit Status Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: ZXSTAT
    addr: 0x400dc01a
    size_bits: 16
    description: HSADC Zero Crossing Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZCS
      bit_offset: 0
      bit_width: 16
      description: Zero Crossing Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWR
    addr: 0x400dc09c
    size_bits: 16
    description: HSADC Power Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1d27
    fields:
    - !Field
      name: PDA
      bit_offset: 0
      bit_width: 1
      description: Manual Power Down for Converter A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDB
      bit_offset: 1
      bit_width: 1
      description: Manual Power Down for Converter B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: APD
      bit_offset: 3
      bit_width: 1
      description: Auto Powerdown
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PUDELAY
      bit_offset: 4
      bit_width: 6
      description: Power Up Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSTSA
      bit_offset: 10
      bit_width: 1
      description: ADC Converter A Power Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSTSB
      bit_offset: 11
      bit_width: 1
      description: ADC Converter B Power Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ASB
      bit_offset: 15
      bit_width: 1
      description: Auto Standby
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCTRL
    addr: 0x400dc0a4
    size_bits: 16
    description: HSADC Scan Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SC
      bit_offset: 0
      bit_width: 16
      description: Scan Control Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWR2
    addr: 0x400dc0a6
    size_bits: 16
    description: HSADC Power Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DIVB
      bit_offset: 8
      bit_width: 6
      description: Clock Divisor Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL3
    addr: 0x400dc0a8
    size_bits: 16
    description: HSADC Control Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: DMASRC
      bit_offset: 6
      bit_width: 1
      description: DMA Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADCRES
      bit_offset: 8
      bit_width: 2
      description: ADCA/B Conversion Resolution
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SCINTEN
    addr: 0x400dc0aa
    size_bits: 16
    description: HSADC Scan Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCINTEN
      bit_offset: 0
      bit_width: 16
      description: Scan Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAMPTIM
    addr: 0x400dc0ac
    size_bits: 16
    description: HSADC Sampling Time Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAMPT_A
      bit_offset: 0
      bit_width: 8
      description: Sampling Time for ADCA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPT_B
      bit_offset: 8
      bit_width: 8
      description: Sampling Time for ADCB.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALIB
    addr: 0x400dc0ae
    size_bits: 16
    description: HSADCs Calibration Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REQSINGA
      bit_offset: 0
      bit_width: 1
      description: ADCA Calibration request for single ended mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQDIFA
      bit_offset: 1
      bit_width: 1
      description: ADCA Calibration request for differential mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYPA
      bit_offset: 2
      bit_width: 1
      description: ADCA calibration bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL_REQA
      bit_offset: 3
      bit_width: 1
      description: Calibration Request for ADCA
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQSINGB
      bit_offset: 4
      bit_width: 1
      description: ADCB Calibration request for single ended mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQDIFB
      bit_offset: 5
      bit_width: 1
      description: ADCB Calibration request for differential mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYPB
      bit_offset: 6
      bit_width: 1
      description: ADCB calibration bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL_REQB
      bit_offset: 7
      bit_width: 1
      description: Calibration Request for ADCB
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIEA
      bit_offset: 8
      bit_width: 1
      description: Interrupt Enable for End of Calibration on ADCA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCALIEB
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for End of Calibration on ADCB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CALVAL_A
    addr: 0x400dc0b0
    size_bits: 16
    description: Calibration Values for ADCA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALVSING
      bit_offset: 0
      bit_width: 7
      description: Single-ended mode calibration value for ADCA
      read_allowed: true
      write_allowed: true
    - !Field
      name: CALVDIF
      bit_offset: 8
      bit_width: 7
      description: Differential mode calibration value for ADCA
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALVAL_B
    addr: 0x400dc0b2
    size_bits: 16
    description: Calibration Values for ADCB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALVSING
      bit_offset: 0
      bit_width: 7
      description: Single-ended mode calibration value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CALVDIF
      bit_offset: 8
      bit_width: 7
      description: Differential mode calibration value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MUX67_SEL
    addr: 0x400dc0ba
    size_bits: 16
    description: MUX6_7 Selection Controls Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH6_SELA
      bit_offset: 0
      bit_width: 3
      description: ADCA Channel 6 additional MUX Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_SELA
      bit_offset: 4
      bit_width: 3
      description: ADCA Channel 7 additional MUX Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH6_SELB
      bit_offset: 8
      bit_width: 3
      description: ADCB Channel 6 additional MUX Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_SELB
      bit_offset: 12
      bit_width: 3
      description: ADCB Channel 7 additional MUX Selector
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSLT0
    addr: 0x400dc01c
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT1
    addr: 0x400dc01e
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT2
    addr: 0x400dc020
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT3
    addr: 0x400dc022
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT4
    addr: 0x400dc024
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT5
    addr: 0x400dc026
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT6
    addr: 0x400dc028
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT7
    addr: 0x400dc02a
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT8
    addr: 0x400dc02c
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT9
    addr: 0x400dc02e
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT10
    addr: 0x400dc030
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT11
    addr: 0x400dc032
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT12
    addr: 0x400dc034
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT13
    addr: 0x400dc036
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT14
    addr: 0x400dc038
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSLT15
    addr: 0x400dc03a
    size_bits: 16
    description: HSADC Result Registers with sign extension
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSLT
      bit_offset: 3
      bit_width: 12
      description: Digital Result of the Conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEXT
      bit_offset: 15
      bit_width: 1
      description: Sign Extend
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOLIM0
    addr: 0x400dc03c
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM1
    addr: 0x400dc03e
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM2
    addr: 0x400dc040
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM3
    addr: 0x400dc042
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM4
    addr: 0x400dc044
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM5
    addr: 0x400dc046
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM6
    addr: 0x400dc048
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM7
    addr: 0x400dc04a
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM8
    addr: 0x400dc04c
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM9
    addr: 0x400dc04e
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM10
    addr: 0x400dc050
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM11
    addr: 0x400dc052
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM12
    addr: 0x400dc054
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM13
    addr: 0x400dc056
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM14
    addr: 0x400dc058
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOLIM15
    addr: 0x400dc05a
    size_bits: 16
    description: HSADC Low Limit Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LLMT
      bit_offset: 3
      bit_width: 12
      description: Low Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM0
    addr: 0x400dc05c
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM1
    addr: 0x400dc05e
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM2
    addr: 0x400dc060
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM3
    addr: 0x400dc062
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM4
    addr: 0x400dc064
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM5
    addr: 0x400dc066
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM6
    addr: 0x400dc068
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM7
    addr: 0x400dc06a
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM8
    addr: 0x400dc06c
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM9
    addr: 0x400dc06e
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM10
    addr: 0x400dc070
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM11
    addr: 0x400dc072
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM12
    addr: 0x400dc074
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM13
    addr: 0x400dc076
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM14
    addr: 0x400dc078
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HILIM15
    addr: 0x400dc07a
    size_bits: 16
    description: HSADC High Limit Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff8
    fields:
    - !Field
      name: HLMT
      bit_offset: 3
      bit_width: 12
      description: High Limit Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST0
    addr: 0x400dc07c
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST1
    addr: 0x400dc07e
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST2
    addr: 0x400dc080
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST3
    addr: 0x400dc082
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST4
    addr: 0x400dc084
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST5
    addr: 0x400dc086
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST6
    addr: 0x400dc088
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST7
    addr: 0x400dc08a
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST8
    addr: 0x400dc08c
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST9
    addr: 0x400dc08e
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST10
    addr: 0x400dc090
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST11
    addr: 0x400dc092
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST12
    addr: 0x400dc094
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST13
    addr: 0x400dc096
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST14
    addr: 0x400dc098
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFFST15
    addr: 0x400dc09a
    size_bits: 16
    description: HSADC Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 3
      bit_width: 12
      description: HSADC Offset Bits
      read_allowed: true
      write_allowed: true
- !Module
  name: EWM
  description: External Watchdog Monitor
  base_addr: 0x40061000
  size: 0x6
  registers:
  - !Register
    name: CTRL
    addr: 0x40061000
    size_bits: 8
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EWMEN
      bit_offset: 0
      bit_width: 1
      description: EWM enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASSIN
      bit_offset: 1
      bit_width: 1
      description: EWM_in's Assertion State Select.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEN
      bit_offset: 2
      bit_width: 1
      description: Input Enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEN
      bit_offset: 3
      bit_width: 1
      description: Interrupt Enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SERV
    addr: 0x40061001
    size_bits: 8
    description: Service Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SERVICE
      bit_offset: 0
      bit_width: 8
      description: 'The EWM service mechanism requires the CPU to write two values
        to the SERV register: a first data byte of 0xB4, followed by a second data
        byte of 0x2C'
      read_allowed: false
      write_allowed: true
  - !Register
    name: CMPL
    addr: 0x40061002
    size_bits: 8
    description: Compare Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPAREL
      bit_offset: 0
      bit_width: 8
      description: To prevent runaway code from changing this field, software should
        write to this field after a CPU reset even if the (default) minimum service
        time is required
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPH
    addr: 0x40061003
    size_bits: 8
    description: Compare High Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: COMPAREH
      bit_offset: 0
      bit_width: 8
      description: To prevent runaway code from changing this field, software should
        write to this field after a CPU reset even if the (default) maximum service
        time is required
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKCTRL
    addr: 0x40061004
    size_bits: 8
    description: Clock Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKSEL
      bit_offset: 0
      bit_width: 2
      description: EWM has 4 possible low power clock sources for running EWM counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKPRESCALER
    addr: 0x40061005
    size_bits: 8
    description: Clock Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: Selected low power clock source for running the EWM counter can
        be prescaled as below
      read_allowed: true
      write_allowed: true
- !Module
  name: MCG
  description: Multipurpose Clock Generator module
  base_addr: 0x40064000
  size: 0xe
  registers:
  - !Register
    name: C1
    addr: 0x40064000
    size_bits: 8
    description: MCG Control 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: IREFSTEN
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRCLKEN
      bit_offset: 1
      bit_width: 1
      description: Internal Reference Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IREFS
      bit_offset: 2
      bit_width: 1
      description: Internal Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRDIV
      bit_offset: 3
      bit_width: 3
      description: FLL External Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 6
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: C2
    addr: 0x40064001
    size_bits: 8
    description: MCG Control 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: IRCS
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LP
      bit_offset: 1
      bit_width: 1
      description: Low Power Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFS
      bit_offset: 2
      bit_width: 1
      description: External Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HGO
      bit_offset: 3
      bit_width: 1
      description: High Gain Oscillator Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RANGE
      bit_offset: 4
      bit_width: 2
      description: Frequency Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: FCFTRIM
      bit_offset: 6
      bit_width: 1
      description: Fast Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCRE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x40064002
    size_bits: 8
    description: MCG Control 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCTRIM
      bit_offset: 0
      bit_width: 8
      description: Slow Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x40064003
    size_bits: 8
    description: MCG Control 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCFTRIM
      bit_offset: 0
      bit_width: 1
      description: Slow Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCTRIM
      bit_offset: 1
      bit_width: 4
      description: Fast Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRST_DRS
      bit_offset: 5
      bit_width: 2
      description: DCO Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DMX32
      bit_offset: 7
      bit_width: 1
      description: DCO Maximum Frequency with 32.768 kHz Reference
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x40064004
    size_bits: 8
    description: MCG Control 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRDIV
      bit_offset: 0
      bit_width: 3
      description: PLL External Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: PLLSTEN
      bit_offset: 5
      bit_width: 1
      description: PLL Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLCLKEN
      bit_offset: 6
      bit_width: 1
      description: PLL Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C6
    addr: 0x40064005
    size_bits: 8
    description: MCG Control 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VDIV
      bit_offset: 0
      bit_width: 5
      description: VCO Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
    - !Field
      name: CME0
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLS
      bit_offset: 6
      bit_width: 1
      description: PLL Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLIE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Lock Interrrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40064006
    size_bits: 8
    description: MCG Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: IRCST
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCINIT0
      bit_offset: 1
      bit_width: 1
      description: OSC Initialization
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKST
      bit_offset: 2
      bit_width: 2
      description: Clock Mode Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREFST
      bit_offset: 4
      bit_width: 1
      description: Internal Reference Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLST
      bit_offset: 5
      bit_width: 1
      description: PLL Select Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCK0
      bit_offset: 6
      bit_width: 1
      description: Lock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLS0
      bit_offset: 7
      bit_width: 1
      description: Loss of Lock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC
    addr: 0x40064008
    size_bits: 8
    description: MCG Status and Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOCS0
      bit_offset: 0
      bit_width: 1
      description: OSC0 Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCRDIV
      bit_offset: 1
      bit_width: 3
      description: Fast Clock Internal Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FLTPRSRV
      bit_offset: 4
      bit_width: 1
      description: FLL Filter Preserve Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMF
      bit_offset: 5
      bit_width: 1
      description: Automatic Trim Machine Fail Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMS
      bit_offset: 6
      bit_width: 1
      description: Automatic Trim Machine Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATME
      bit_offset: 7
      bit_width: 1
      description: Automatic Trim Machine Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ATCVH
    addr: 0x4006400a
    size_bits: 8
    description: MCG Auto Trim Compare Value High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVH
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value High
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATCVL
    addr: 0x4006400b
    size_bits: 8
    description: MCG Auto Trim Compare Value Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVL
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value Low
      read_allowed: true
      write_allowed: true
  - !Register
    name: C8
    addr: 0x4006400d
    size_bits: 8
    description: MCG Control 8 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: LOLRE
      bit_offset: 6
      bit_width: 1
      description: PLL Loss of Lock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: OSC0
  description: Oscillator
  base_addr: 0x40065000
  size: 0x3
  registers:
  - !Register
    name: CR
    addr: 0x40065000
    size_bits: 8
    description: OSC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SC16P
      bit_offset: 0
      bit_width: 1
      description: Oscillator 16 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC8P
      bit_offset: 1
      bit_width: 1
      description: Oscillator 8 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC4P
      bit_offset: 2
      bit_width: 1
      description: Oscillator 4 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC2P
      bit_offset: 3
      bit_width: 1
      description: Oscillator 2 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFSTEN
      bit_offset: 5
      bit_width: 1
      description: External Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERCLKEN
      bit_offset: 7
      bit_width: 1
      description: External Reference Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OSC_DIV
    addr: 0x40065002
    size_bits: 8
    description: OSC_DIV
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERPS
      bit_offset: 6
      bit_width: 2
      description: ERCLK prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
- !Module
  name: I2C0
  description: Inter-Integrated Circuit
  base_addr: 0x40066000
  size: 0xc
  registers:
  - !Register
    name: A1
    addr: 0x40066000
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x40066001
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x40066002
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40066003
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x40066004
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x40066005
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x40066006
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x40066007
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x40066008
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x40066009
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0x4006600a
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0x4006600b
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
- !Module
  name: I2C1
  description: Inter-Integrated Circuit
  base_addr: 0x40067000
  size: 0xc
  registers:
  - !Register
    name: A1
    addr: 0x40067000
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x40067001
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x40067002
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40067003
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x40067004
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x40067005
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x40067006
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x40067007
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x40067008
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x40067009
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0x4006700a
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0x4006700b
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
- !Module
  name: UART0
  description: Serial Communication Interface
  base_addr: 0x4006a000
  size: 0x40
  registers:
  - !Register
    name: BDH
    addr: 0x4006a000
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 5
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt or DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x4006a001
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x4006a002
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTSWAI
      bit_offset: 6
      bit_width: 1
      description: UART Stops in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x4006a003
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4006a004
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x4006a005
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 1
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x4006a006
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x4006a007
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x4006a008
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x4006a009
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x4006a00a
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x4006a00b
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBKDDMAS
      bit_offset: 3
      bit_width: 1
      description: LIN Break Detect DMA Select Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0x4006a00c
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0x4006a00d
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IR
    addr: 0x4006a00e
    size_bits: 8
    description: UART Infrared Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TNP
      bit_offset: 0
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 2
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x4006a010
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x4006a011
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x4006a012
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x4006a013
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x4006a014
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x4006a015
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x4006a016
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: C7816
    addr: 0x4006a018
    size_bits: 8
    description: UART 7816 Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISO_7816E
      bit_offset: 0
      bit_width: 1
      description: ISO-7816 Functionality Enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TTYPE
      bit_offset: 1
      bit_width: 1
      description: Transfer Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 2
      bit_width: 1
      description: Detect Initial Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANACK
      bit_offset: 3
      bit_width: 1
      description: Generate NACK on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONACK
      bit_offset: 4
      bit_width: 1
      description: Generate NACK on Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IE7816
    addr: 0x4006a019
    size_bits: 8
    description: UART 7816 Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTE
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXTE
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTVE
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTE
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITDE
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWTE
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWTE
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WTE
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IS7816
    addr: 0x4006a01a
    size_bits: 8
    description: UART 7816 Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXT
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXT
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTV
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADT
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Time Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITD
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WT
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WP7816
    addr: 0x4006a01b
    size_bits: 8
    description: UART 7816 Wait Parameter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WTX
      bit_offset: 0
      bit_width: 8
      description: Wait Time Multiplier (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WN7816
    addr: 0x4006a01c
    size_bits: 8
    description: UART 7816 Wait N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GTN
      bit_offset: 0
      bit_width: 8
      description: Guard Band N
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF7816
    addr: 0x4006a01d
    size_bits: 8
    description: UART 7816 Wait FD Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: GTFD
      bit_offset: 0
      bit_width: 8
      description: FD Multiplier
      read_allowed: true
      write_allowed: true
  - !Register
    name: ET7816
    addr: 0x4006a01e
    size_bits: 8
    description: UART 7816 Error Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHRESHOLD
      bit_offset: 0
      bit_width: 4
      description: Receive NACK Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTHRESHOLD
      bit_offset: 4
      bit_width: 4
      description: Transmit NACK Threshold
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TL7816
    addr: 0x4006a01f
    size_bits: 8
    description: UART 7816 Transmit Length Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TLEN
      bit_offset: 0
      bit_width: 8
      description: Transmit Length
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816A_T0
    addr: 0x4006a03a
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_H
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816B_T0
    addr: 0x4006a03b
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register B
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_L
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816A_T0
    addr: 0x4006a03c
    size_bits: 8
    description: UART 7816 Wait Parameter Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WI_H
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816B_T0
    addr: 0x4006a03d
    size_bits: 8
    description: UART 7816 Wait Parameter Register B
    read_allowed: true
    write_allowed: true
    reset_value: 0x14
    fields:
    - !Field
      name: WI_L
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WGP7816_T1
    addr: 0x4006a03e
    size_bits: 8
    description: UART 7816 Wait and Guard Parameter Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: BGI
      bit_offset: 0
      bit_width: 4
      description: Block Guard Time Integer (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CWI1
      bit_offset: 4
      bit_width: 4
      description: Character Wait Time Integer 1 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816C_T1
    addr: 0x4006a03f
    size_bits: 8
    description: UART 7816 Wait Parameter Register C
    read_allowed: true
    write_allowed: true
    reset_value: 0xb
    fields:
    - !Field
      name: CWI2
      bit_offset: 0
      bit_width: 5
      description: Character Wait Time Integer 2 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
- !Module
  name: UART1
  description: Serial Communication Interface
  base_addr: 0x4006b000
  size: 0x40
  registers:
  - !Register
    name: BDH
    addr: 0x4006b000
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 5
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt or DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x4006b001
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x4006b002
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTSWAI
      bit_offset: 6
      bit_width: 1
      description: UART Stops in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x4006b003
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4006b004
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x4006b005
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 1
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x4006b006
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x4006b007
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x4006b008
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x4006b009
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x4006b00a
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x4006b00b
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBKDDMAS
      bit_offset: 3
      bit_width: 1
      description: LIN Break Detect DMA Select Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0x4006b00c
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0x4006b00d
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IR
    addr: 0x4006b00e
    size_bits: 8
    description: UART Infrared Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TNP
      bit_offset: 0
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 2
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x4006b010
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x4006b011
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x4006b012
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x4006b013
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x4006b014
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x4006b015
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x4006b016
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: C7816
    addr: 0x4006b018
    size_bits: 8
    description: UART 7816 Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISO_7816E
      bit_offset: 0
      bit_width: 1
      description: ISO-7816 Functionality Enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TTYPE
      bit_offset: 1
      bit_width: 1
      description: Transfer Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 2
      bit_width: 1
      description: Detect Initial Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANACK
      bit_offset: 3
      bit_width: 1
      description: Generate NACK on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONACK
      bit_offset: 4
      bit_width: 1
      description: Generate NACK on Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IE7816
    addr: 0x4006b019
    size_bits: 8
    description: UART 7816 Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTE
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXTE
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTVE
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTE
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITDE
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWTE
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWTE
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WTE
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IS7816
    addr: 0x4006b01a
    size_bits: 8
    description: UART 7816 Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXT
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXT
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTV
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADT
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Time Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITD
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WT
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WP7816
    addr: 0x4006b01b
    size_bits: 8
    description: UART 7816 Wait Parameter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WTX
      bit_offset: 0
      bit_width: 8
      description: Wait Time Multiplier (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WN7816
    addr: 0x4006b01c
    size_bits: 8
    description: UART 7816 Wait N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GTN
      bit_offset: 0
      bit_width: 8
      description: Guard Band N
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF7816
    addr: 0x4006b01d
    size_bits: 8
    description: UART 7816 Wait FD Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: GTFD
      bit_offset: 0
      bit_width: 8
      description: FD Multiplier
      read_allowed: true
      write_allowed: true
  - !Register
    name: ET7816
    addr: 0x4006b01e
    size_bits: 8
    description: UART 7816 Error Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHRESHOLD
      bit_offset: 0
      bit_width: 4
      description: Receive NACK Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTHRESHOLD
      bit_offset: 4
      bit_width: 4
      description: Transmit NACK Threshold
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TL7816
    addr: 0x4006b01f
    size_bits: 8
    description: UART 7816 Transmit Length Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TLEN
      bit_offset: 0
      bit_width: 8
      description: Transmit Length
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816A_T0
    addr: 0x4006b03a
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_H
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816B_T0
    addr: 0x4006b03b
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register B
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_L
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816A_T0
    addr: 0x4006b03c
    size_bits: 8
    description: UART 7816 Wait Parameter Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WI_H
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816B_T0
    addr: 0x4006b03d
    size_bits: 8
    description: UART 7816 Wait Parameter Register B
    read_allowed: true
    write_allowed: true
    reset_value: 0x14
    fields:
    - !Field
      name: WI_L
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WGP7816_T1
    addr: 0x4006b03e
    size_bits: 8
    description: UART 7816 Wait and Guard Parameter Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: BGI
      bit_offset: 0
      bit_width: 4
      description: Block Guard Time Integer (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CWI1
      bit_offset: 4
      bit_width: 4
      description: Character Wait Time Integer 1 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816C_T1
    addr: 0x4006b03f
    size_bits: 8
    description: UART 7816 Wait Parameter Register C
    read_allowed: true
    write_allowed: true
    reset_value: 0xb
    fields:
    - !Field
      name: CWI2
      bit_offset: 0
      bit_width: 5
      description: Character Wait Time Integer 2 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
- !Module
  name: UART2
  description: Serial Communication Interface
  base_addr: 0x4006c000
  size: 0x17
  registers:
  - !Register
    name: BDH
    addr: 0x4006c000
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 5
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt or DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x4006c001
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x4006c002
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTSWAI
      bit_offset: 6
      bit_width: 1
      description: UART Stops in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x4006c003
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4006c004
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x4006c005
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 1
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x4006c006
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x4006c007
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x4006c008
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x4006c009
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x4006c00a
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x4006c00b
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBKDDMAS
      bit_offset: 3
      bit_width: 1
      description: LIN Break Detect DMA Select Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0x4006c00c
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0x4006c00d
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IR
    addr: 0x4006c00e
    size_bits: 8
    description: UART Infrared Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TNP
      bit_offset: 0
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 2
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x4006c010
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x4006c011
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x4006c012
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x4006c013
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x4006c014
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x4006c015
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x4006c016
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: UART3
  description: Serial Communication Interface
  base_addr: 0x4006d000
  size: 0x17
  registers:
  - !Register
    name: BDH
    addr: 0x4006d000
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 5
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt or DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x4006d001
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x4006d002
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTSWAI
      bit_offset: 6
      bit_width: 1
      description: UART Stops in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x4006d003
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4006d004
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x4006d005
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 1
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x4006d006
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x4006d007
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x4006d008
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x4006d009
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x4006d00a
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x4006d00b
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBKDDMAS
      bit_offset: 3
      bit_width: 1
      description: LIN Break Detect DMA Select Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0x4006d00c
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0x4006d00d
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IR
    addr: 0x4006d00e
    size_bits: 8
    description: UART Infrared Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TNP
      bit_offset: 0
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 2
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x4006d010
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x4006d011
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x4006d012
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x4006d013
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x4006d014
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x4006d015
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x4006d016
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: UART4
  description: Serial Communication Interface
  base_addr: 0x400ea000
  size: 0x17
  registers:
  - !Register
    name: BDH
    addr: 0x400ea000
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 5
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt or DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x400ea001
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x400ea002
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTSWAI
      bit_offset: 6
      bit_width: 1
      description: UART Stops in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x400ea003
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x400ea004
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x400ea005
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 1
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x400ea006
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x400ea007
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x400ea008
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x400ea009
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x400ea00a
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x400ea00b
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBKDDMAS
      bit_offset: 3
      bit_width: 1
      description: LIN Break Detect DMA Select Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0x400ea00c
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0x400ea00d
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IR
    addr: 0x400ea00e
    size_bits: 8
    description: UART Infrared Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TNP
      bit_offset: 0
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 2
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x400ea010
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x400ea011
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x400ea012
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x400ea013
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x400ea014
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x400ea015
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x400ea016
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: UART5
  description: Serial Communication Interface
  base_addr: 0x400eb000
  size: 0x17
  registers:
  - !Register
    name: BDH
    addr: 0x400eb000
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 5
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt or DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x400eb001
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x400eb002
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTSWAI
      bit_offset: 6
      bit_width: 1
      description: UART Stops in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x400eb003
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x400eb004
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x400eb005
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 1
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 7
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x400eb006
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x400eb007
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x400eb008
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x400eb009
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x400eb00a
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x400eb00b
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBKDDMAS
      bit_offset: 3
      bit_width: 1
      description: LIN Break Detect DMA Select Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0x400eb00c
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0x400eb00d
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IR
    addr: 0x400eb00e
    size_bits: 8
    description: UART Infrared Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TNP
      bit_offset: 0
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 2
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x400eb010
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x400eb011
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x400eb012
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x400eb013
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x400eb014
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x400eb015
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x400eb016
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: CMP0
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073000
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x40073000
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x40073001
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x40073002
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x40073003
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x40073004
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x40073005
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: CMP1
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073008
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x40073008
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x40073009
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x4007300a
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x4007300b
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x4007300c
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x4007300d
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: CMP2
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073010
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x40073010
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x40073011
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x40073012
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x40073013
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x40073014
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x40073015
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: CMP3
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073018
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x40073018
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x40073019
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x4007301a
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x4007301b
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x4007301c
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x4007301d
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: LLWU
  description: Low leakage wakeup unit
  base_addr: 0x4007c000
  size: 0x10
  registers:
  - !Register
    name: PE1
    addr: 0x4007c000
    size_bits: 8
    description: LLWU Pin Enable 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE0
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE1
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE2
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE3
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE2
    addr: 0x4007c001
    size_bits: 8
    description: LLWU Pin Enable 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE4
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE5
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE6
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE7
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE3
    addr: 0x4007c002
    size_bits: 8
    description: LLWU Pin Enable 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE8
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE9
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE10
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE11
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE4
    addr: 0x4007c003
    size_bits: 8
    description: LLWU Pin Enable 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE12
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE13
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE14
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE15
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE5
    addr: 0x4007c004
    size_bits: 8
    description: LLWU Pin Enable 5 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE16
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE17
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE18
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE19
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE6
    addr: 0x4007c005
    size_bits: 8
    description: LLWU Pin Enable 6 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE20
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE21
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE22
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE23
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE7
    addr: 0x4007c006
    size_bits: 8
    description: LLWU Pin Enable 7 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE24
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE25
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE26
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE27
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE8
    addr: 0x4007c007
    size_bits: 8
    description: LLWU Pin Enable 8 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE28
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE29
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE30
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE31
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: ME
    addr: 0x4007c008
    size_bits: 8
    description: LLWU Module Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUME0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Module Enable For Module 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Module Enable for Module 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Module Enable For Module 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Module Enable For Module 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Module Enable For Module 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Module Enable For Module 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Module Enable For Module 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Module Enable For Module 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF1
    addr: 0x4007c009
    size_bits: 8
    description: LLWU Pin Flag 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF2
    addr: 0x4007c00a
    size_bits: 8
    description: LLWU Pin Flag 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF8
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF9
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF10
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF11
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF12
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF13
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF14
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF15
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF3
    addr: 0x4007c00b
    size_bits: 8
    description: LLWU Pin Flag 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF16
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF17
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF18
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF19
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF20
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF21
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF22
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF23
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF4
    addr: 0x4007c00c
    size_bits: 8
    description: LLWU Pin Flag 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF24
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF25
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF26
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF27
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF28
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF29
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF30
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF31
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MF5
    addr: 0x4007c00d
    size_bits: 8
    description: LLWU Module Flag 5 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MWUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup flag For module 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup flag For module 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup flag For module 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup flag For module 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup flag For module 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup flag For module 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup flag For module 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup flag For module 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT1
    addr: 0x4007c00e
    size_bits: 8
    description: LLWU Pin Filter 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT2
    addr: 0x4007c00f
    size_bits: 8
    description: LLWU Pin Filter 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PMC
  description: Power Management Controller
  base_addr: 0x4007d000
  size: 0xc
  registers:
  - !Register
    name: LVDSC1
    addr: 0x4007d000
    size_bits: 8
    description: Low Voltage Detect Status And Control 1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: LVDV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Detect Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: LVDRE
      bit_offset: 4
      bit_width: 1
      description: Low-Voltage Detect Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Detect Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVDF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Detect Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LVDSC2
    addr: 0x4007d001
    size_bits: 8
    description: Low Voltage Detect Status And Control 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LVWV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Warning Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LVWIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVWACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Warning Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVWF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: REGSC
    addr: 0x4007d002
    size_bits: 8
    description: Regulator Status And Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x24
    fields:
    - !Field
      name: BGBE
      bit_offset: 0
      bit_width: 1
      description: Bandgap Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGONS
      bit_offset: 2
      bit_width: 1
      description: Regulator In Run Regulation Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKISO
      bit_offset: 3
      bit_width: 1
      description: Acknowledge Isolation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGEN
      bit_offset: 4
      bit_width: 1
      description: Bandgap Enable In VLPx Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: HVDSC1
    addr: 0x4007d00b
    size_bits: 8
    description: High Voltage Detect Status And Control 1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: HVDV
      bit_offset: 0
      bit_width: 1
      description: High-Voltage Detect Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HVDRE
      bit_offset: 4
      bit_width: 1
      description: High-Voltage Detect Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HVDIE
      bit_offset: 5
      bit_width: 1
      description: High-Voltage Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HVDACK
      bit_offset: 6
      bit_width: 1
      description: High-Voltage Detect Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: HVDF
      bit_offset: 7
      bit_width: 1
      description: High-Voltage Detect Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SMC
  description: System Mode Controller
  base_addr: 0x4007e000
  size: 0x4
  registers:
  - !Register
    name: PMPROT
    addr: 0x4007e000
    size_bits: 8
    description: Power Mode Protection register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: AVLLS
      bit_offset: 1
      bit_width: 1
      description: Allow Very-Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AVLP
      bit_offset: 5
      bit_width: 1
      description: Allow Very-Low-Power Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AHSRUN
      bit_offset: 7
      bit_width: 1
      description: Allow High Speed Run mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PMCTRL
    addr: 0x4007e001
    size_bits: 8
    description: Power Mode Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: STOPM
      bit_offset: 0
      bit_width: 3
      description: Stop Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        4: '100'
        6: '110'
    - !Field
      name: STOPA
      bit_offset: 3
      bit_width: 1
      description: Stop Aborted
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUNM
      bit_offset: 5
      bit_width: 2
      description: Run Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: STOPCTRL
    addr: 0x4007e002
    size_bits: 8
    description: Stop Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: VLLSM
      bit_offset: 0
      bit_width: 3
      description: VLLS Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: LPOPO
      bit_offset: 3
      bit_width: 1
      description: LPO Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM2PO
      bit_offset: 4
      bit_width: 1
      description: RAM2 Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORPO
      bit_offset: 5
      bit_width: 1
      description: POR Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSTOPO
      bit_offset: 6
      bit_width: 2
      description: Partial Stop Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: PMSTAT
    addr: 0x4007e003
    size_bits: 8
    description: Power Mode Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PMSTAT
      bit_offset: 0
      bit_width: 8
      description: Power Mode Status
      read_allowed: true
      write_allowed: false
- !Module
  name: RCM
  description: Reset Control Module
  base_addr: 0x4007f000
  size: 0xa
  registers:
  - !Register
    name: SRS0
    addr: 0x4007f000
    size_bits: 8
    description: System Reset Status Register 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x82
    fields:
    - !Field
      name: WAKEUP
      bit_offset: 0
      bit_width: 1
      description: Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVD
      bit_offset: 1
      bit_width: 1
      description: Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOC
      bit_offset: 2
      bit_width: 1
      description: Loss-of-Clock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOL
      bit_offset: 3
      bit_width: 1
      description: Loss-of-Lock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WDOG
      bit_offset: 5
      bit_width: 1
      description: Watchdog
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIN
      bit_offset: 6
      bit_width: 1
      description: External Reset Pin
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POR
      bit_offset: 7
      bit_width: 1
      description: Power-On Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SRS1
    addr: 0x4007f001
    size_bits: 8
    description: System Reset Status Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JTAG
      bit_offset: 0
      bit_width: 1
      description: JTAG Generated Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCKUP
      bit_offset: 1
      bit_width: 1
      description: Core Lockup
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SW
      bit_offset: 2
      bit_width: 1
      description: Software
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDM_AP
      bit_offset: 3
      bit_width: 1
      description: MDM-AP System Reset Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SACKERR
      bit_offset: 5
      bit_width: 1
      description: Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFC
    addr: 0x4007f004
    size_bits: 8
    description: Reset Pin Filter Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSRW
      bit_offset: 0
      bit_width: 2
      description: Reset Pin Filter Select in Run and Wait Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RSTFLTSS
      bit_offset: 2
      bit_width: 1
      description: Reset Pin Filter Select in Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFW
    addr: 0x4007f005
    size_bits: 8
    description: Reset Pin Filter Width register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSEL
      bit_offset: 0
      bit_width: 5
      description: Reset Pin Filter Bus Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
  - !Register
    name: SSRS0
    addr: 0x4007f008
    size_bits: 8
    description: Sticky System Reset Status Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x82
    fields:
    - !Field
      name: SWAKEUP
      bit_offset: 0
      bit_width: 1
      description: Sticky Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLVD
      bit_offset: 1
      bit_width: 1
      description: Sticky Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOC
      bit_offset: 2
      bit_width: 1
      description: Sticky Loss-of-Clock Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOL
      bit_offset: 3
      bit_width: 1
      description: Sticky Loss-of-Lock Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWDOG
      bit_offset: 5
      bit_width: 1
      description: Sticky Watchdog
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPIN
      bit_offset: 6
      bit_width: 1
      description: Sticky External Reset Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPOR
      bit_offset: 7
      bit_width: 1
      description: Sticky Power-On Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SSRS1
    addr: 0x4007f009
    size_bits: 8
    description: Sticky System Reset Status Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SJTAG
      bit_offset: 0
      bit_width: 1
      description: Sticky JTAG Generated Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOCKUP
      bit_offset: 1
      bit_width: 1
      description: Sticky Core Lockup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSW
      bit_offset: 2
      bit_width: 1
      description: Sticky Software
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMDM_AP
      bit_offset: 3
      bit_width: 1
      description: Sticky MDM-AP System Reset Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSACKERR
      bit_offset: 5
      bit_width: 1
      description: Sticky Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TRNG0
  description: RNG
  base_addr: 0x400a0000
  size: 0xf8
  registers:
  - !Register
    name: TRNG0_MCTL
    addr: 0x400a0000
    size_bits: 32
    description: RNG Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12001
    fields:
    - !Field
      name: SAMP_MODE
      bit_offset: 0
      bit_width: 2
      description: Sample Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: OSC_DIV
      bit_offset: 2
      bit_width: 2
      description: Oscillator Divide
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: UNUSED
      bit_offset: 4
      bit_width: 1
      description: This bit is unused but write-able. Must be left as zero.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRNG_ACC
      bit_offset: 5
      bit_width: 1
      description: TRNG Access Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_DEF
      bit_offset: 6
      bit_width: 1
      description: Reset Defaults
      read_allowed: false
      write_allowed: true
    - !Field
      name: FOR_SCLK
      bit_offset: 7
      bit_width: 1
      description: Force System Clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCT_FAIL
      bit_offset: 8
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCT_VAL
      bit_offset: 9
      bit_width: 1
      description: 'Read only: Frequency Count Valid. Indicates that a valid frequency
        count may be read from FRQCNT.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENT_VAL
      bit_offset: 10
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TST_OUT
      bit_offset: 11
      bit_width: 1
      description: 'Read only: Test point inside ring oscillator.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR
      bit_offset: 12
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOP_OK
      bit_offset: 13
      bit_width: 1
      description: TRNG_OK_TO_STOP
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRGM
      bit_offset: 16
      bit_width: 1
      description: Programming Mode Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCMISC
    addr: 0x400a0004
    size_bits: 32
    description: RNG Statistical Check Miscellaneous Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1001f
    fields:
    - !Field
      name: LRUN_MAX
      bit_offset: 0
      bit_width: 8
      description: LONG RUN MAX LIMIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRRNG
    addr: 0x400a0008
    size_bits: 32
    description: RNG Poker Range Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x9a3
    fields:
    - !Field
      name: PKR_RNG
      bit_offset: 0
      bit_width: 16
      description: Poker Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRMAX
    addr: 0x400a000c
    size_bits: 32
    description: RNG Poker Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6920
    fields:
    - !Field
      name: PKR_MAX
      bit_offset: 0
      bit_width: 24
      description: Poker Maximum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SDCTL
    addr: 0x400a0010
    size_bits: 32
    description: RNG Seed Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc8009c4
    fields:
    - !Field
      name: SAMP_SIZE
      bit_offset: 0
      bit_width: 16
      description: Sample Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENT_DLY
      bit_offset: 16
      bit_width: 16
      description: Entropy Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SBLIM
    addr: 0x400a0014
    size_bits: 32
    description: RNG Sparse Bit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: SB_LIM
      bit_offset: 0
      bit_width: 10
      description: Sparse Bit Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_FRQMIN
    addr: 0x400a0018
    size_bits: 32
    description: RNG Frequency Count Minimum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x640
    fields:
    - !Field
      name: FRQ_MIN
      bit_offset: 0
      bit_width: 22
      description: Frequency Count Minimum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_FRQCNT
    addr: 0x400a001c
    size_bits: 32
    description: RNG Frequency Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FRQ_CT
      bit_offset: 0
      bit_width: 22
      description: Frequency Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCMC
    addr: 0x400a0020
    size_bits: 32
    description: RNG Statistical Check Monobit Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONO_CT
      bit_offset: 0
      bit_width: 16
      description: Monobit Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR1C
    addr: 0x400a0024
    size_bits: 32
    description: RNG Statistical Check Run Length 1 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R1_0_CT
      bit_offset: 0
      bit_width: 15
      description: Runs of Zero, Length 1 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R1_1_CT
      bit_offset: 16
      bit_width: 15
      description: Runs of One, Length 1 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR2C
    addr: 0x400a0028
    size_bits: 32
    description: RNG Statistical Check Run Length 2 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R2_0_CT
      bit_offset: 0
      bit_width: 14
      description: Runs of Zero, Length 2 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R2_1_CT
      bit_offset: 16
      bit_width: 14
      description: Runs of One, Length 2 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR3C
    addr: 0x400a002c
    size_bits: 32
    description: RNG Statistical Check Run Length 3 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R3_0_CT
      bit_offset: 0
      bit_width: 13
      description: Runs of Zeroes, Length 3 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R3_1_CT
      bit_offset: 16
      bit_width: 13
      description: Runs of Ones, Length 3 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR4C
    addr: 0x400a0030
    size_bits: 32
    description: RNG Statistical Check Run Length 4 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R4_0_CT
      bit_offset: 0
      bit_width: 12
      description: Runs of Zero, Length 4 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R4_1_CT
      bit_offset: 16
      bit_width: 12
      description: Runs of One, Length 4 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR5C
    addr: 0x400a0034
    size_bits: 32
    description: RNG Statistical Check Run Length 5 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R5_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 5 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R5_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 5 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR6PC
    addr: 0x400a0038
    size_bits: 32
    description: RNG Statistical Check Run Length 6+ Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R6P_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 6+ Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R6P_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 6+ Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_STATUS
    addr: 0x400a003c
    size_bits: 32
    description: RNG Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TF1BR0
      bit_offset: 0
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF1BR1
      bit_offset: 1
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR0
      bit_offset: 2
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR1
      bit_offset: 3
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR0
      bit_offset: 4
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR1
      bit_offset: 5
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR0
      bit_offset: 6
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR1
      bit_offset: 7
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR0
      bit_offset: 8
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR1
      bit_offset: 9
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR0
      bit_offset: 10
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 0s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR1
      bit_offset: 11
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 1s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFSB
      bit_offset: 12
      bit_width: 1
      description: Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFLR
      bit_offset: 13
      bit_width: 1
      description: Test Fail, Long Run. If TFLR=1, the Long Run Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFP
      bit_offset: 14
      bit_width: 1
      description: Test Fail, Poker. If TFP=1, the Poker Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFMB
      bit_offset: 15
      bit_width: 1
      description: Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RETRY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT0
    addr: 0x400a0040
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT1
    addr: 0x400a0044
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT2
    addr: 0x400a0048
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT3
    addr: 0x400a004c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT4
    addr: 0x400a0050
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT5
    addr: 0x400a0054
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT6
    addr: 0x400a0058
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT7
    addr: 0x400a005c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT8
    addr: 0x400a0060
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT9
    addr: 0x400a0064
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT10
    addr: 0x400a0068
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT11
    addr: 0x400a006c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT12
    addr: 0x400a0070
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT13
    addr: 0x400a0074
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT14
    addr: 0x400a0078
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT15
    addr: 0x400a007c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT10
    addr: 0x400a0080
    size_bits: 32
    description: RNG Statistical Check Poker Count 1 and 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_0_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 0h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_1_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 1h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT32
    addr: 0x400a0084
    size_bits: 32
    description: RNG Statistical Check Poker Count 3 and 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_2_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 2h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_3_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 3h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT54
    addr: 0x400a0088
    size_bits: 32
    description: RNG Statistical Check Poker Count 5 and 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_4_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 4h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_5_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 5h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT76
    addr: 0x400a008c
    size_bits: 32
    description: RNG Statistical Check Poker Count 7 and 6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_6_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 6h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_7_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 7h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT98
    addr: 0x400a0090
    size_bits: 32
    description: RNG Statistical Check Poker Count 9 and 8 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_8_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 8h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_9_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 9h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTBA
    addr: 0x400a0094
    size_bits: 32
    description: RNG Statistical Check Poker Count B and A Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_A_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ah Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_B_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Bh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTDC
    addr: 0x400a0098
    size_bits: 32
    description: RNG Statistical Check Poker Count D and C Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_C_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ch Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_D_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Dh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTFE
    addr: 0x400a009c
    size_bits: 32
    description: RNG Statistical Check Poker Count F and E Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_E_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Eh Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_F_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Fh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SEC_CFG
    addr: 0x400a00b0
    size_bits: 32
    description: RNG Security Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SH0
      bit_offset: 0
      bit_width: 1
      description: Reserved. DRNG specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NO_PRGM
      bit_offset: 1
      bit_width: 1
      description: If set the TRNG registers cannot be programmed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SK_VAL
      bit_offset: 2
      bit_width: 1
      description: Reserved. DRNG-specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_INT_CTRL
    addr: 0x400a00b4
    size_bits: 32
    description: RNG Interrupt Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UNUSED
      bit_offset: 3
      bit_width: 29
      description: Reserved but writeable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_INT_MASK
    addr: 0x400a00b8
    size_bits: 32
    description: RNG Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_INT_STATUS
    addr: 0x400a00bc
    size_bits: 32
    description: RNG Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_VID1
    addr: 0x400a00f0
    size_bits: 32
    description: RNG Version ID Register (MS)
    read_allowed: true
    write_allowed: false
    reset_value: 0x300100
    fields:
    - !Field
      name: RNG_MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Minor revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's Major revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0x01'
    - !Field
      name: RNG_IP_ID
      bit_offset: 16
      bit_width: 16
      description: Shows the Freescale IP ID.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_VID2
    addr: 0x400a00f4
    size_bits: 32
    description: RNG Version ID Register (LS)
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RNG_CONFIG_OPT
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Configuaration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_ECO_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's ECO revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_INTG_OPT
      bit_offset: 16
      bit_width: 8
      description: Shows the Freescale integration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_ERA
      bit_offset: 24
      bit_width: 8
      description: Shows the Freescale compile options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
- !Module
  name: ENET
  description: Ethernet MAC-NET Core
  base_addr: 0x400c0000
  size: 0x628
  registers:
  - !Register
    name: EIR
    addr: 0x400c0004
    size_bits: 32
    description: Interrupt Event Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_TIMER
      bit_offset: 15
      bit_width: 1
      description: Timestamp Timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: TS_AVAIL
      bit_offset: 16
      bit_width: 1
      description: Transmit Timestamp Available
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP
      bit_offset: 17
      bit_width: 1
      description: Node Wakeup Request Indication
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLR
      bit_offset: 18
      bit_width: 1
      description: Payload Receive Error
      read_allowed: true
      write_allowed: true
    - !Field
      name: UN
      bit_offset: 19
      bit_width: 1
      description: Transmit FIFO Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: RL
      bit_offset: 20
      bit_width: 1
      description: Collision Retry Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC
      bit_offset: 21
      bit_width: 1
      description: Late Collision
      read_allowed: true
      write_allowed: true
    - !Field
      name: EBERR
      bit_offset: 22
      bit_width: 1
      description: Ethernet Bus Error
      read_allowed: true
      write_allowed: true
    - !Field
      name: MII
      bit_offset: 23
      bit_width: 1
      description: MII Interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXB
      bit_offset: 24
      bit_width: 1
      description: Receive Buffer Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXF
      bit_offset: 25
      bit_width: 1
      description: Receive Frame Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXB
      bit_offset: 26
      bit_width: 1
      description: Transmit Buffer Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXF
      bit_offset: 27
      bit_width: 1
      description: Transmit Frame Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRA
      bit_offset: 28
      bit_width: 1
      description: Graceful Stop Complete
      read_allowed: true
      write_allowed: true
    - !Field
      name: BABT
      bit_offset: 29
      bit_width: 1
      description: Babbling Transmit Error
      read_allowed: true
      write_allowed: true
    - !Field
      name: BABR
      bit_offset: 30
      bit_width: 1
      description: Babbling Receive Error
      read_allowed: true
      write_allowed: true
  - !Register
    name: EIMR
    addr: 0x400c0008
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_TIMER
      bit_offset: 15
      bit_width: 1
      description: TS_TIMER Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: TS_AVAIL
      bit_offset: 16
      bit_width: 1
      description: TS_AVAIL Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP
      bit_offset: 17
      bit_width: 1
      description: WAKEUP Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLR
      bit_offset: 18
      bit_width: 1
      description: PLR Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: UN
      bit_offset: 19
      bit_width: 1
      description: UN Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: RL
      bit_offset: 20
      bit_width: 1
      description: RL Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC
      bit_offset: 21
      bit_width: 1
      description: LC Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: EBERR
      bit_offset: 22
      bit_width: 1
      description: EBERR Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: MII
      bit_offset: 23
      bit_width: 1
      description: MII Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXB
      bit_offset: 24
      bit_width: 1
      description: RXB Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXF
      bit_offset: 25
      bit_width: 1
      description: RXF Interrupt Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXB
      bit_offset: 26
      bit_width: 1
      description: TXB Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXF
      bit_offset: 27
      bit_width: 1
      description: TXF Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GRA
      bit_offset: 28
      bit_width: 1
      description: GRA Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BABT
      bit_offset: 29
      bit_width: 1
      description: BABT Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BABR
      bit_offset: 30
      bit_width: 1
      description: BABR Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RDAR
    addr: 0x400c0010
    size_bits: 32
    description: Receive Descriptor Active Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDAR
      bit_offset: 24
      bit_width: 1
      description: Receive Descriptor Active
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDAR
    addr: 0x400c0014
    size_bits: 32
    description: Transmit Descriptor Active Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDAR
      bit_offset: 24
      bit_width: 1
      description: Transmit Descriptor Active
      read_allowed: true
      write_allowed: true
  - !Register
    name: ECR
    addr: 0x400c0024
    size_bits: 32
    description: Ethernet Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0000000
    fields:
    - !Field
      name: RESET
      bit_offset: 0
      bit_width: 1
      description: Ethernet MAC Reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ETHEREN
      bit_offset: 1
      bit_width: 1
      description: Ethernet Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAGICEN
      bit_offset: 2
      bit_width: 1
      description: Magic Packet Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLEEP
      bit_offset: 3
      bit_width: 1
      description: Sleep Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EN1588
      bit_offset: 4
      bit_width: 1
      description: EN1588 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGEN
      bit_offset: 6
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPEN
      bit_offset: 7
      bit_width: 1
      description: STOPEN Signal Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBSWP
      bit_offset: 8
      bit_width: 1
      description: Descriptor Byte Swapping Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MMFR
    addr: 0x400c0040
    size_bits: 32
    description: MII Management Frame Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 16
      description: Management Frame Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: TA
      bit_offset: 16
      bit_width: 2
      description: Turn Around
      read_allowed: true
      write_allowed: true
    - !Field
      name: RA
      bit_offset: 18
      bit_width: 5
      description: Register Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA
      bit_offset: 23
      bit_width: 5
      description: PHY Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP
      bit_offset: 28
      bit_width: 2
      description: Operation Code
      read_allowed: true
      write_allowed: true
    - !Field
      name: ST
      bit_offset: 30
      bit_width: 2
      description: Start Of Frame Delimiter
      read_allowed: true
      write_allowed: true
  - !Register
    name: MSCR
    addr: 0x400c0044
    size_bits: 32
    description: MII Speed Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MII_SPEED
      bit_offset: 1
      bit_width: 6
      description: MII Speed
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS_PRE
      bit_offset: 7
      bit_width: 1
      description: Disable Preamble
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HOLDTIME
      bit_offset: 8
      bit_width: 3
      description: Hold time On MDIO Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        7: '111'
  - !Register
    name: MIBC
    addr: 0x400c0064
    size_bits: 32
    description: MIB Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0000000
    fields:
    - !Field
      name: MIB_CLEAR
      bit_offset: 29
      bit_width: 1
      description: MIB Clear
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MIB_IDLE
      bit_offset: 30
      bit_width: 1
      description: MIB Idle
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MIB_DIS
      bit_offset: 31
      bit_width: 1
      description: Disable MIB Logic
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RCR
    addr: 0x400c0084
    size_bits: 32
    description: Receive Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5ee0001
    fields:
    - !Field
      name: LOOP
      bit_offset: 0
      bit_width: 1
      description: Internal Loopback
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DRT
      bit_offset: 1
      bit_width: 1
      description: Disable Receive On Transmit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MII_MODE
      bit_offset: 2
      bit_width: 1
      description: Media Independent Interface Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
    - !Field
      name: PROM
      bit_offset: 3
      bit_width: 1
      description: Promiscuous Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BC_REJ
      bit_offset: 4
      bit_width: 1
      description: Broadcast Frame Reject
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCE
      bit_offset: 5
      bit_width: 1
      description: Flow Control Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMII_MODE
      bit_offset: 8
      bit_width: 1
      description: RMII Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RMII_10T
      bit_offset: 9
      bit_width: 1
      description: Enables 10-Mbit/s mode of the RMII .
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PADEN
      bit_offset: 12
      bit_width: 1
      description: Enable Frame Padding Remove On Receive
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PAUFWD
      bit_offset: 13
      bit_width: 1
      description: Terminate/Forward Pause Frames
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCFWD
      bit_offset: 14
      bit_width: 1
      description: Terminate/Forward Received CRC
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFEN
      bit_offset: 15
      bit_width: 1
      description: MAC Control Frame Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAX_FL
      bit_offset: 16
      bit_width: 14
      description: Maximum Frame Length
      read_allowed: true
      write_allowed: true
    - !Field
      name: NLC
      bit_offset: 30
      bit_width: 1
      description: Payload Length Check Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GRS
      bit_offset: 31
      bit_width: 1
      description: Graceful Receive Stopped
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCR
    addr: 0x400c00c4
    size_bits: 32
    description: Transmit Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GTS
      bit_offset: 0
      bit_width: 1
      description: Graceful Transmit Stop
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDEN
      bit_offset: 2
      bit_width: 1
      description: Full-Duplex Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TFC_PAUSE
      bit_offset: 3
      bit_width: 1
      description: Transmit Frame Control Pause
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFC_PAUSE
      bit_offset: 4
      bit_width: 1
      description: Receive Frame Control Pause
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDSEL
      bit_offset: 5
      bit_width: 3
      description: Source MAC Address Select On Transmit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
    - !Field
      name: ADDINS
      bit_offset: 8
      bit_width: 1
      description: Set MAC Address On Transmit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCFWD
      bit_offset: 9
      bit_width: 1
      description: Forward Frame From Application With CRC
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PALR
    addr: 0x400c00e4
    size_bits: 32
    description: Physical Address Lower Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PADDR1
      bit_offset: 0
      bit_width: 32
      description: Pause Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: PAUR
    addr: 0x400c00e8
    size_bits: 32
    description: Physical Address Upper Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8808
    fields:
    - !Field
      name: TYPE
      bit_offset: 0
      bit_width: 16
      description: Type Field In PAUSE Frames
      read_allowed: true
      write_allowed: false
    - !Field
      name: PADDR2
      bit_offset: 16
      bit_width: 16
      description: Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte individual
        address used for exact match, and the source address field in PAUSE frames
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPD
    addr: 0x400c00ec
    size_bits: 32
    description: Opcode/Pause Duration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: PAUSE_DUR
      bit_offset: 0
      bit_width: 16
      description: Pause Duration
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE
      bit_offset: 16
      bit_width: 16
      description: Opcode Field In PAUSE Frames
      read_allowed: true
      write_allowed: false
  - !Register
    name: IAUR
    addr: 0x400c0118
    size_bits: 32
    description: Descriptor Individual Upper Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IADDR1
      bit_offset: 0
      bit_width: 32
      description: Contains the upper 32 bits of the 64-bit hash table used in the
        address recognition process for receive frames with a unicast address
      read_allowed: true
      write_allowed: true
  - !Register
    name: IALR
    addr: 0x400c011c
    size_bits: 32
    description: Descriptor Individual Lower Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IADDR2
      bit_offset: 0
      bit_width: 32
      description: Contains the lower 32 bits of the 64-bit hash table used in the
        address recognition process for receive frames with a unicast address
      read_allowed: true
      write_allowed: true
  - !Register
    name: GAUR
    addr: 0x400c0120
    size_bits: 32
    description: Descriptor Group Upper Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GADDR1
      bit_offset: 0
      bit_width: 32
      description: Contains the upper 32 bits of the 64-bit hash table used in the
        address recognition process for receive frames with a multicast address
      read_allowed: true
      write_allowed: true
  - !Register
    name: GALR
    addr: 0x400c0124
    size_bits: 32
    description: Descriptor Group Lower Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GADDR2
      bit_offset: 0
      bit_width: 32
      description: Contains the lower 32 bits of the 64-bit hash table used in the
        address recognition process for receive frames with a multicast address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TFWR
    addr: 0x400c0144
    size_bits: 32
    description: Transmit FIFO Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TFWR
      bit_offset: 0
      bit_width: 6
      description: Transmit FIFO Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000000'
        1: '000001'
        2: '000010'
        3: '000011'
        31: '011111'
    - !Field
      name: STRFWD
      bit_offset: 8
      bit_width: 1
      description: Store And Forward Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RDSR
    addr: 0x400c0180
    size_bits: 32
    description: Receive Descriptor Ring Start Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: R_DES_START
      bit_offset: 3
      bit_width: 29
      description: Pointer to the beginning of the receive buffer descriptor queue.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDSR
    addr: 0x400c0184
    size_bits: 32
    description: Transmit Buffer Descriptor Ring Start Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: X_DES_START
      bit_offset: 3
      bit_width: 29
      description: Pointer to the beginning of the transmit buffer descriptor queue.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MRBR
    addr: 0x400c0188
    size_bits: 32
    description: Maximum Receive Buffer Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: R_BUF_SIZE
      bit_offset: 4
      bit_width: 7
      description: Receive buffer size in bytes
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSFL
    addr: 0x400c0190
    size_bits: 32
    description: Receive FIFO Section Full Threshold
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_SECTION_FULL
      bit_offset: 0
      bit_width: 8
      description: Value Of Receive FIFO Section Full Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSEM
    addr: 0x400c0194
    size_bits: 32
    description: Receive FIFO Section Empty Threshold
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_SECTION_EMPTY
      bit_offset: 0
      bit_width: 8
      description: Value Of The Receive FIFO Section Empty Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: STAT_SECTION_EMPTY
      bit_offset: 16
      bit_width: 5
      description: RX Status FIFO Section Empty Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: RAEM
    addr: 0x400c0198
    size_bits: 32
    description: Receive FIFO Almost Empty Threshold
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: RX_ALMOST_EMPTY
      bit_offset: 0
      bit_width: 8
      description: Value Of The Receive FIFO Almost Empty Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: RAFL
    addr: 0x400c019c
    size_bits: 32
    description: Receive FIFO Almost Full Threshold
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: RX_ALMOST_FULL
      bit_offset: 0
      bit_width: 8
      description: Value Of The Receive FIFO Almost Full Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSEM
    addr: 0x400c01a0
    size_bits: 32
    description: Transmit FIFO Section Empty Threshold
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX_SECTION_EMPTY
      bit_offset: 0
      bit_width: 8
      description: Value Of The Transmit FIFO Section Empty Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAEM
    addr: 0x400c01a4
    size_bits: 32
    description: Transmit FIFO Almost Empty Threshold
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: TX_ALMOST_EMPTY
      bit_offset: 0
      bit_width: 8
      description: Value of Transmit FIFO Almost Empty Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAFL
    addr: 0x400c01a8
    size_bits: 32
    description: Transmit FIFO Almost Full Threshold
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: TX_ALMOST_FULL
      bit_offset: 0
      bit_width: 8
      description: Value Of The Transmit FIFO Almost Full Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIPG
    addr: 0x400c01ac
    size_bits: 32
    description: Transmit Inter-Packet Gap
    read_allowed: true
    write_allowed: true
    reset_value: 0xc
    fields:
    - !Field
      name: IPG
      bit_offset: 0
      bit_width: 5
      description: Transmit Inter-Packet Gap
      read_allowed: true
      write_allowed: true
  - !Register
    name: FTRL
    addr: 0x400c01b0
    size_bits: 32
    description: Frame Truncation Length
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: TRUNC_FL
      bit_offset: 0
      bit_width: 14
      description: Frame Truncation Length
      read_allowed: true
      write_allowed: true
  - !Register
    name: TACC
    addr: 0x400c01c0
    size_bits: 32
    description: Transmit Accelerator Function Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFT16
      bit_offset: 0
      bit_width: 1
      description: TX FIFO Shift-16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPCHK
      bit_offset: 3
      bit_width: 1
      description: Enables insertion of IP header checksum.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PROCHK
      bit_offset: 4
      bit_width: 1
      description: Enables insertion of protocol checksum.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RACC
    addr: 0x400c01c4
    size_bits: 32
    description: Receive Accelerator Function Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PADREM
      bit_offset: 0
      bit_width: 1
      description: Enable Padding Removal For Short IP Frames
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPDIS
      bit_offset: 1
      bit_width: 1
      description: Enable Discard Of Frames With Wrong IPv4 Header Checksum
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRODIS
      bit_offset: 2
      bit_width: 1
      description: Enable Discard Of Frames With Wrong Protocol Checksum
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LINEDIS
      bit_offset: 6
      bit_width: 1
      description: Enable Discard Of Frames With MAC Layer Errors
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHIFT16
      bit_offset: 7
      bit_width: 1
      description: RX FIFO Shift-16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RMON_T_DROP
    addr: 0x400c0200
    size_bits: 32
    description: Reserved Statistic Register
    read_allowed: true
    write_allowed: false
  - !Register
    name: RMON_T_PACKETS
    addr: 0x400c0204
    size_bits: 32
    description: Tx Packet Count Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Packet count
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_BC_PKT
    addr: 0x400c0208
    size_bits: 32
    description: Tx Broadcast Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Broadcast packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_MC_PKT
    addr: 0x400c020c
    size_bits: 32
    description: Tx Multicast Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Multicast packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_CRC_ALIGN
    addr: 0x400c0210
    size_bits: 32
    description: Tx Packets with CRC/Align Error Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Packets with CRC/align error
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_UNDERSIZE
    addr: 0x400c0214
    size_bits: 32
    description: Tx Packets Less Than Bytes and Good CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of transmit packets less than 64 bytes with good CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_OVERSIZE
    addr: 0x400c0218
    size_bits: 32
    description: Tx Packets GT MAX_FL bytes and Good CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of transmit packets greater than MAX_FL bytes with good
        CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_FRAG
    addr: 0x400c021c
    size_bits: 32
    description: Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of packets less than 64 bytes with bad CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_JAB
    addr: 0x400c0220
    size_bits: 32
    description: Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of transmit packets greater than MAX_FL bytes and bad CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_COL
    addr: 0x400c0224
    size_bits: 32
    description: Tx Collision Count Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of transmit collisions
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_P64
    addr: 0x400c0228
    size_bits: 32
    description: Tx 64-Byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of 64-byte transmit packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_P65TO127
    addr: 0x400c022c
    size_bits: 32
    description: Tx 65- to 127-byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of 65- to 127-byte transmit packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_P128TO255
    addr: 0x400c0230
    size_bits: 32
    description: Tx 128- to 255-byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of 128- to 255-byte transmit packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_P256TO511
    addr: 0x400c0234
    size_bits: 32
    description: Tx 256- to 511-byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of 256- to 511-byte transmit packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_P512TO1023
    addr: 0x400c0238
    size_bits: 32
    description: Tx 512- to 1023-byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of 512- to 1023-byte transmit packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_P1024TO2047
    addr: 0x400c023c
    size_bits: 32
    description: Tx 1024- to 2047-byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of 1024- to 2047-byte transmit packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_P_GTE2048
    addr: 0x400c0240
    size_bits: 32
    description: Tx Packets Greater Than 2048 Bytes Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTS
      bit_offset: 0
      bit_width: 16
      description: Number of transmit packets greater than 2048 bytes
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_T_OCTETS
    addr: 0x400c0244
    size_bits: 32
    description: Tx Octets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXOCTS
      bit_offset: 0
      bit_width: 32
      description: Number of transmit octets
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_DROP
    addr: 0x400c0248
    size_bits: 32
    description: Reserved Statistic Register
    read_allowed: true
    write_allowed: false
  - !Register
    name: IEEE_T_FRAME_OK
    addr: 0x400c024c
    size_bits: 32
    description: Frames Transmitted OK Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted OK
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_1COL
    addr: 0x400c0250
    size_bits: 32
    description: Frames Transmitted with Single Collision Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted with one collision
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_MCOL
    addr: 0x400c0254
    size_bits: 32
    description: Frames Transmitted with Multiple Collisions Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted with multiple collisions
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_DEF
    addr: 0x400c0258
    size_bits: 32
    description: Frames Transmitted after Deferral Delay Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted with deferral delay
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_LCOL
    addr: 0x400c025c
    size_bits: 32
    description: Frames Transmitted with Late Collision Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted with late collision
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_EXCOL
    addr: 0x400c0260
    size_bits: 32
    description: Frames Transmitted with Excessive Collisions Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted with excessive collisions
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_MACERR
    addr: 0x400c0264
    size_bits: 32
    description: Frames Transmitted with Tx FIFO Underrun Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted with transmit FIFO underrun
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_CSERR
    addr: 0x400c0268
    size_bits: 32
    description: Frames Transmitted with Carrier Sense Error Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames transmitted with carrier sense error
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_SQE
    addr: 0x400c026c
    size_bits: 32
    description: Reserved Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: This read-only field is reserved and always has the value 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_FDXFC
    addr: 0x400c0270
    size_bits: 32
    description: Flow Control Pause Frames Transmitted Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of flow-control pause frames transmitted
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_T_OCTETS_OK
    addr: 0x400c0274
    size_bits: 32
    description: Octet Count for Frames Transmitted w/o Error Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 32
      description: Octet count for frames transmitted without error Counts total octets
        (includes header and FCS fields).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_PACKETS
    addr: 0x400c0284
    size_bits: 32
    description: Rx Packet Count Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of packets received
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_BC_PKT
    addr: 0x400c0288
    size_bits: 32
    description: Rx Broadcast Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of receive broadcast packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_MC_PKT
    addr: 0x400c028c
    size_bits: 32
    description: Rx Multicast Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of receive multicast packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_CRC_ALIGN
    addr: 0x400c0290
    size_bits: 32
    description: Rx Packets with CRC/Align Error Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of receive packets with CRC or align error
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_UNDERSIZE
    addr: 0x400c0294
    size_bits: 32
    description: Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of receive packets with less than 64 bytes and good CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_OVERSIZE
    addr: 0x400c0298
    size_bits: 32
    description: Rx Packets Greater Than MAX_FL and Good CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of receive packets greater than MAX_FL and good CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_FRAG
    addr: 0x400c029c
    size_bits: 32
    description: Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of receive packets with less than 64 bytes and bad CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_JAB
    addr: 0x400c02a0
    size_bits: 32
    description: Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of receive packets greater than MAX_FL and bad CRC
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_RESVD_0
    addr: 0x400c02a4
    size_bits: 32
    description: Reserved Statistic Register
    read_allowed: true
    write_allowed: false
  - !Register
    name: RMON_R_P64
    addr: 0x400c02a8
    size_bits: 32
    description: Rx 64-Byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of 64-byte receive packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_P65TO127
    addr: 0x400c02ac
    size_bits: 32
    description: Rx 65- to 127-Byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of 65- to 127-byte recieve packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_P128TO255
    addr: 0x400c02b0
    size_bits: 32
    description: Rx 128- to 255-Byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of 128- to 255-byte recieve packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_P256TO511
    addr: 0x400c02b4
    size_bits: 32
    description: Rx 256- to 511-Byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of 256- to 511-byte recieve packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_P512TO1023
    addr: 0x400c02b8
    size_bits: 32
    description: Rx 512- to 1023-Byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of 512- to 1023-byte recieve packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_P1024TO2047
    addr: 0x400c02bc
    size_bits: 32
    description: Rx 1024- to 2047-Byte Packets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of 1024- to 2047-byte recieve packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_P_GTE2048
    addr: 0x400c02c0
    size_bits: 32
    description: Rx Packets Greater than 2048 Bytes Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of greater-than-2048-byte recieve packets
      read_allowed: true
      write_allowed: false
  - !Register
    name: RMON_R_OCTETS
    addr: 0x400c02c4
    size_bits: 32
    description: Rx Octets Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 32
      description: Number of receive octets
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_R_DROP
    addr: 0x400c02c8
    size_bits: 32
    description: Frames not Counted Correctly Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Frame count
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_R_FRAME_OK
    addr: 0x400c02cc
    size_bits: 32
    description: Frames Received OK Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames received OK
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_R_CRC
    addr: 0x400c02d0
    size_bits: 32
    description: Frames Received with CRC Error Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames received with CRC error
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_R_ALIGN
    addr: 0x400c02d4
    size_bits: 32
    description: Frames Received with Alignment Error Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of frames received with alignment error
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_R_MACERR
    addr: 0x400c02d8
    size_bits: 32
    description: Receive FIFO Overflow Count Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Receive FIFO overflow count
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_R_FDXFC
    addr: 0x400c02dc
    size_bits: 32
    description: Flow Control Pause Frames Received Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Number of flow-control pause frames received
      read_allowed: true
      write_allowed: false
  - !Register
    name: IEEE_R_OCTETS_OK
    addr: 0x400c02e0
    size_bits: 32
    description: Octet Count for Frames Received without Error Statistic Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 32
      description: Number of octets for frames received without error
      read_allowed: true
      write_allowed: false
  - !Register
    name: ATCR
    addr: 0x400c0400
    size_bits: 32
    description: Adjustable Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable Timer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFFEN
      bit_offset: 2
      bit_width: 1
      description: Enable One-Shot Offset Event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFFRST
      bit_offset: 3
      bit_width: 1
      description: Reset Timer On Offset Event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEREN
      bit_offset: 4
      bit_width: 1
      description: Enable Periodical Event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINPER
      bit_offset: 7
      bit_width: 1
      description: Enables event signal output assertion on period event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESTART
      bit_offset: 9
      bit_width: 1
      description: Reset Timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTURE
      bit_offset: 11
      bit_width: 1
      description: Capture Timer Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLAVE
      bit_offset: 13
      bit_width: 1
      description: Enable Timer Slave Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ATVR
    addr: 0x400c0404
    size_bits: 32
    description: Timer Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATIME
      bit_offset: 0
      bit_width: 32
      description: A write sets the timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATOFF
    addr: 0x400c0408
    size_bits: 32
    description: Timer Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET
      bit_offset: 0
      bit_width: 32
      description: Offset value for one-shot event generation
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATPER
    addr: 0x400c040c
    size_bits: 32
    description: Timer Period Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3b9aca00
    fields:
    - !Field
      name: PERIOD
      bit_offset: 0
      bit_width: 32
      description: Value for generating periodic events
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATCOR
    addr: 0x400c0410
    size_bits: 32
    description: Timer Correction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COR
      bit_offset: 0
      bit_width: 31
      description: Correction Counter Wrap-Around Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATINC
    addr: 0x400c0414
    size_bits: 32
    description: Time-Stamping Clock Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INC
      bit_offset: 0
      bit_width: 7
      description: Clock Period Of The Timestamping Clock (ts_clk) In Nanoseconds
      read_allowed: true
      write_allowed: true
    - !Field
      name: INC_CORR
      bit_offset: 8
      bit_width: 7
      description: Correction Increment Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATSTMP
    addr: 0x400c0418
    size_bits: 32
    description: Timestamp of Last Transmitted Frame
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TIMESTAMP
      bit_offset: 0
      bit_width: 32
      description: Timestamp of the last frame transmitted by the core that had TxBD[TS]
        set
      read_allowed: true
      write_allowed: false
  - !Register
    name: TGSR
    addr: 0x400c0604
    size_bits: 32
    description: Timer Global Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TF0
      bit_offset: 0
      bit_width: 1
      description: Copy Of Timer Flag For Channel 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TF1
      bit_offset: 1
      bit_width: 1
      description: Copy Of Timer Flag For Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TF2
      bit_offset: 2
      bit_width: 1
      description: Copy Of Timer Flag For Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TF3
      bit_offset: 3
      bit_width: 1
      description: Copy Of Timer Flag For Channel 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCSR0
    addr: 0x400c0608
    size_bits: 32
    description: Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDRE
      bit_offset: 0
      bit_width: 1
      description: Timer DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMODE
      bit_offset: 2
      bit_width: 4
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        10: '1010'
        9: 10X1
        14: '1110'
        15: '1111'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TF
      bit_offset: 7
      bit_width: 1
      description: Timer Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCSR1
    addr: 0x400c0610
    size_bits: 32
    description: Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDRE
      bit_offset: 0
      bit_width: 1
      description: Timer DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMODE
      bit_offset: 2
      bit_width: 4
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        10: '1010'
        9: 10X1
        14: '1110'
        15: '1111'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TF
      bit_offset: 7
      bit_width: 1
      description: Timer Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCSR2
    addr: 0x400c0618
    size_bits: 32
    description: Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDRE
      bit_offset: 0
      bit_width: 1
      description: Timer DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMODE
      bit_offset: 2
      bit_width: 4
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        10: '1010'
        9: 10X1
        14: '1110'
        15: '1111'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TF
      bit_offset: 7
      bit_width: 1
      description: Timer Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCSR3
    addr: 0x400c0620
    size_bits: 32
    description: Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDRE
      bit_offset: 0
      bit_width: 1
      description: Timer DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMODE
      bit_offset: 2
      bit_width: 4
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        10: '1010'
        9: 10X1
        14: '1110'
        15: '1111'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TF
      bit_offset: 7
      bit_width: 1
      description: Timer Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCCR0
    addr: 0x400c060c
    size_bits: 32
    description: Timer Compare Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCC
      bit_offset: 0
      bit_width: 32
      description: Timer Capture Compare
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCCR1
    addr: 0x400c0614
    size_bits: 32
    description: Timer Compare Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCC
      bit_offset: 0
      bit_width: 32
      description: Timer Capture Compare
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCCR2
    addr: 0x400c061c
    size_bits: 32
    description: Timer Compare Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCC
      bit_offset: 0
      bit_width: 32
      description: Timer Capture Compare
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCCR3
    addr: 0x400c0624
    size_bits: 32
    description: Timer Compare Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCC
      bit_offset: 0
      bit_width: 32
      description: Timer Capture Compare
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIOA
  description: General Purpose Input/Output
  base_addr: 0x400ff000
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff000
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff004
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff008
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff00c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff010
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff014
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOB
  description: General Purpose Input/Output
  base_addr: 0x400ff040
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff040
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff044
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff048
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff04c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff050
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff054
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOC
  description: General Purpose Input/Output
  base_addr: 0x400ff080
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff080
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff084
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff088
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff08c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff090
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff094
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOD
  description: General Purpose Input/Output
  base_addr: 0x400ff0c0
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff0c0
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff0c4
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff0c8
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff0cc
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff0d0
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff0d4
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOE
  description: General Purpose Input/Output
  base_addr: 0x400ff100
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff100
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff104
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff108
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff10c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff110
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff114
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MCM
  description: Core Platform Miscellaneous Control Module
  base_addr: 0xe0080000
  size: 0x414
  registers:
  - !Register
    name: PCT
    addr: 0xe0080000
    size_bits: 32
    description: Processor core type
    read_allowed: true
    write_allowed: false
    reset_value: 0xac700000
    fields:
    - !Field
      name: PLREV
      bit_offset: 0
      bit_width: 16
      description: Platform revision
      read_allowed: true
      write_allowed: false
    - !Field
      name: PCT
      bit_offset: 16
      bit_width: 16
      description: This MCM design supports the ARM Cortex M7 core.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR
    addr: 0xe008000c
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AHBSPRI
      bit_offset: 27
      bit_width: 1
      description: AHB Slave Interface Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISCR
    addr: 0xe0080010
    size_bits: 32
    description: Interrupt Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIOC
      bit_offset: 8
      bit_width: 1
      description: FPU invalid operation interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FDZC
      bit_offset: 9
      bit_width: 1
      description: FPU divide-by-zero interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FOFC
      bit_offset: 10
      bit_width: 1
      description: FPU overflow interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FUFC
      bit_offset: 11
      bit_width: 1
      description: FPU underflow interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIXC
      bit_offset: 12
      bit_width: 1
      description: FPU inexact interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIDC
      bit_offset: 15
      bit_width: 1
      description: FPU input denormal interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIOCE
      bit_offset: 24
      bit_width: 1
      description: FPU invalid operation interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FDZCE
      bit_offset: 25
      bit_width: 1
      description: FPU divide-by-zero interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FOFCE
      bit_offset: 26
      bit_width: 1
      description: FPU overflow interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FUFCE
      bit_offset: 27
      bit_width: 1
      description: FPU underflow interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIXCE
      bit_offset: 28
      bit_width: 1
      description: FPU inexact interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIDCE
      bit_offset: 31
      bit_width: 1
      description: FPU input denormal interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CPO
    addr: 0xe0080034
    size_bits: 32
    description: Compute Only Operation Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPOREQ
      bit_offset: 0
      bit_width: 1
      description: Compute Only Operation request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOACK
      bit_offset: 1
      bit_width: 1
      description: Compute Only Operation acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LMEM0
    addr: 0xe0080400
    size_bits: 32
    description: Local Memory General Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LMEM_Type
      bit_offset: 13
      bit_width: 3
      description: Defines the type of local memory
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Width
      bit_offset: 17
      bit_width: 3
      description: Defines the local memory bit width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Ways
      bit_offset: 20
      bit_width: 4
      description: Defines the ways of set associative
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        2: '0010'
        4: '0100'
    - !Field
      name: LMEM_Size
      bit_offset: 24
      bit_width: 4
      description: Defines the local memory size
      read_allowed: true
      write_allowed: false
      enum_values:
        4: '0100'
        5: '0101'
        7: '0111'
    - !Field
      name: LMEM_Valid
      bit_offset: 31
      bit_width: 1
      description: Defines whether the local memory is present
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LMEM1
    addr: 0xe0080404
    size_bits: 32
    description: Local Memory General Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LMEM_Type
      bit_offset: 13
      bit_width: 3
      description: Defines the type of local memory
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Width
      bit_offset: 17
      bit_width: 3
      description: Defines the local memory bit width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Ways
      bit_offset: 20
      bit_width: 4
      description: Defines the ways of set associative
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        2: '0010'
        4: '0100'
    - !Field
      name: LMEM_Size
      bit_offset: 24
      bit_width: 4
      description: Defines the local memory size
      read_allowed: true
      write_allowed: false
      enum_values:
        4: '0100'
        5: '0101'
        7: '0111'
    - !Field
      name: LMEM_Valid
      bit_offset: 31
      bit_width: 1
      description: Defines whether the local memory is present
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LMEM2
    addr: 0xe0080408
    size_bits: 32
    description: Local Memory General Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LMEM_Type
      bit_offset: 13
      bit_width: 3
      description: Defines the type of local memory
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Width
      bit_offset: 17
      bit_width: 3
      description: Defines the local memory bit width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Ways
      bit_offset: 20
      bit_width: 4
      description: Defines the ways of set associative
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        2: '0010'
        4: '0100'
    - !Field
      name: LMEM_Size
      bit_offset: 24
      bit_width: 4
      description: Defines the local memory size
      read_allowed: true
      write_allowed: false
      enum_values:
        4: '0100'
        5: '0101'
        7: '0111'
    - !Field
      name: LMEM_Valid
      bit_offset: 31
      bit_width: 1
      description: Defines whether the local memory is present
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LMEM3
    addr: 0xe008040c
    size_bits: 32
    description: Local Memory General Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LMEM_Type
      bit_offset: 13
      bit_width: 3
      description: Defines the type of local memory
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Width
      bit_offset: 17
      bit_width: 3
      description: Defines the local memory bit width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Ways
      bit_offset: 20
      bit_width: 4
      description: Defines the ways of set associative
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        2: '0010'
        4: '0100'
    - !Field
      name: LMEM_Size
      bit_offset: 24
      bit_width: 4
      description: Defines the local memory size
      read_allowed: true
      write_allowed: false
      enum_values:
        4: '0100'
        5: '0101'
        7: '0111'
    - !Field
      name: LMEM_Valid
      bit_offset: 31
      bit_width: 1
      description: Defines whether the local memory is present
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LMEM4
    addr: 0xe0080410
    size_bits: 32
    description: Local Memory General Descriptor Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LMEM_Type
      bit_offset: 13
      bit_width: 3
      description: Defines the type of local memory
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Width
      bit_offset: 17
      bit_width: 3
      description: Defines the local memory bit width
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '010'
        3: '011'
    - !Field
      name: LMEM_Ways
      bit_offset: 20
      bit_width: 4
      description: Defines the ways of set associative
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        2: '0010'
        4: '0100'
    - !Field
      name: LMEM_Size
      bit_offset: 24
      bit_width: 4
      description: Defines the local memory size
      read_allowed: true
      write_allowed: false
      enum_values:
        4: '0100'
        5: '0101'
        7: '0111'
    - !Field
      name: LMEM_Valid
      bit_offset: 31
      bit_width: 1
      description: Defines whether the local memory is present
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CAU
  description: Memory Mapped Cryptographic Acceleration Unit (MMCAU)
  base_addr: 0xe0081000
  size: 0xb6c
  registers:
  - !Register
    name: CAU_DIRECT0
    addr: 0xe0081000
    size_bits: 32
    description: Direct access register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT0
      bit_offset: 0
      bit_width: 32
      description: Direct register 0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT1
    addr: 0xe0081004
    size_bits: 32
    description: Direct access register 1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT1
      bit_offset: 0
      bit_width: 32
      description: Direct register 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT2
    addr: 0xe0081008
    size_bits: 32
    description: Direct access register 2
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT2
      bit_offset: 0
      bit_width: 32
      description: Direct register 2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT3
    addr: 0xe008100c
    size_bits: 32
    description: Direct access register 3
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT3
      bit_offset: 0
      bit_width: 32
      description: Direct register 3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT4
    addr: 0xe0081010
    size_bits: 32
    description: Direct access register 4
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT4
      bit_offset: 0
      bit_width: 32
      description: Direct register 4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT5
    addr: 0xe0081014
    size_bits: 32
    description: Direct access register 5
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT5
      bit_offset: 0
      bit_width: 32
      description: Direct register 5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT6
    addr: 0xe0081018
    size_bits: 32
    description: Direct access register 6
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT6
      bit_offset: 0
      bit_width: 32
      description: Direct register 6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT7
    addr: 0xe008101c
    size_bits: 32
    description: Direct access register 7
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT7
      bit_offset: 0
      bit_width: 32
      description: Direct register 7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT8
    addr: 0xe0081020
    size_bits: 32
    description: Direct access register 8
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT8
      bit_offset: 0
      bit_width: 32
      description: Direct register 8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT9
    addr: 0xe0081024
    size_bits: 32
    description: Direct access register 9
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT9
      bit_offset: 0
      bit_width: 32
      description: Direct register 9
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT10
    addr: 0xe0081028
    size_bits: 32
    description: Direct access register 10
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT10
      bit_offset: 0
      bit_width: 32
      description: Direct register 10
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT11
    addr: 0xe008102c
    size_bits: 32
    description: Direct access register 11
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT11
      bit_offset: 0
      bit_width: 32
      description: Direct register 11
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT12
    addr: 0xe0081030
    size_bits: 32
    description: Direct access register 12
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT12
      bit_offset: 0
      bit_width: 32
      description: Direct register 12
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT13
    addr: 0xe0081034
    size_bits: 32
    description: Direct access register 13
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT13
      bit_offset: 0
      bit_width: 32
      description: Direct register 13
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT14
    addr: 0xe0081038
    size_bits: 32
    description: Direct access register 14
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT14
      bit_offset: 0
      bit_width: 32
      description: Direct register 14
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT15
    addr: 0xe008103c
    size_bits: 32
    description: Direct access register 15
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT15
      bit_offset: 0
      bit_width: 32
      description: Direct register 15
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CASR
    addr: 0xe0081840
    size_bits: 32
    description: Status register - Load Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_LDR_CAA
    addr: 0xe0081844
    size_bits: 32
    description: Accumulator register - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA0
    addr: 0xe0081848
    size_bits: 32
    description: General Purpose Register 0 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA1
    addr: 0xe008184c
    size_bits: 32
    description: General Purpose Register 1 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA2
    addr: 0xe0081850
    size_bits: 32
    description: General Purpose Register 2 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA3
    addr: 0xe0081854
    size_bits: 32
    description: General Purpose Register 3 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA4
    addr: 0xe0081858
    size_bits: 32
    description: General Purpose Register 4 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA5
    addr: 0xe008185c
    size_bits: 32
    description: General Purpose Register 5 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA6
    addr: 0xe0081860
    size_bits: 32
    description: General Purpose Register 6 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA7
    addr: 0xe0081864
    size_bits: 32
    description: General Purpose Register 7 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA8
    addr: 0xe0081868
    size_bits: 32
    description: General Purpose Register 8 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_STR_CASR
    addr: 0xe0081880
    size_bits: 32
    description: Status register - Store Register command
    read_allowed: true
    write_allowed: false
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_STR_CAA
    addr: 0xe0081884
    size_bits: 32
    description: Accumulator register - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA0
    addr: 0xe0081888
    size_bits: 32
    description: General Purpose Register 0 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA1
    addr: 0xe008188c
    size_bits: 32
    description: General Purpose Register 1 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA2
    addr: 0xe0081890
    size_bits: 32
    description: General Purpose Register 2 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA3
    addr: 0xe0081894
    size_bits: 32
    description: General Purpose Register 3 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA4
    addr: 0xe0081898
    size_bits: 32
    description: General Purpose Register 4 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA5
    addr: 0xe008189c
    size_bits: 32
    description: General Purpose Register 5 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA6
    addr: 0xe00818a0
    size_bits: 32
    description: General Purpose Register 6 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA7
    addr: 0xe00818a4
    size_bits: 32
    description: General Purpose Register 7 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA8
    addr: 0xe00818a8
    size_bits: 32
    description: General Purpose Register 8 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_ADR_CASR
    addr: 0xe00818c0
    size_bits: 32
    description: Status register - Add Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_ADR_CAA
    addr: 0xe00818c4
    size_bits: 32
    description: Accumulator register - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA0
    addr: 0xe00818c8
    size_bits: 32
    description: General Purpose Register 0 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA1
    addr: 0xe00818cc
    size_bits: 32
    description: General Purpose Register 1 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA2
    addr: 0xe00818d0
    size_bits: 32
    description: General Purpose Register 2 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA3
    addr: 0xe00818d4
    size_bits: 32
    description: General Purpose Register 3 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA4
    addr: 0xe00818d8
    size_bits: 32
    description: General Purpose Register 4 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA5
    addr: 0xe00818dc
    size_bits: 32
    description: General Purpose Register 5 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA6
    addr: 0xe00818e0
    size_bits: 32
    description: General Purpose Register 6 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA7
    addr: 0xe00818e4
    size_bits: 32
    description: General Purpose Register 7 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA8
    addr: 0xe00818e8
    size_bits: 32
    description: General Purpose Register 8 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CASR
    addr: 0xe0081900
    size_bits: 32
    description: Status register - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_RADR_CAA
    addr: 0xe0081904
    size_bits: 32
    description: Accumulator register - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA0
    addr: 0xe0081908
    size_bits: 32
    description: General Purpose Register 0 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA1
    addr: 0xe008190c
    size_bits: 32
    description: General Purpose Register 1 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA2
    addr: 0xe0081910
    size_bits: 32
    description: General Purpose Register 2 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA3
    addr: 0xe0081914
    size_bits: 32
    description: General Purpose Register 3 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA4
    addr: 0xe0081918
    size_bits: 32
    description: General Purpose Register 4 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA5
    addr: 0xe008191c
    size_bits: 32
    description: General Purpose Register 5 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA6
    addr: 0xe0081920
    size_bits: 32
    description: General Purpose Register 6 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA7
    addr: 0xe0081924
    size_bits: 32
    description: General Purpose Register 7 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA8
    addr: 0xe0081928
    size_bits: 32
    description: General Purpose Register 8 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CASR
    addr: 0xe0081980
    size_bits: 32
    description: Status register - Exclusive Or command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_XOR_CAA
    addr: 0xe0081984
    size_bits: 32
    description: Accumulator register - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA0
    addr: 0xe0081988
    size_bits: 32
    description: General Purpose Register 0 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA1
    addr: 0xe008198c
    size_bits: 32
    description: General Purpose Register 1 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA2
    addr: 0xe0081990
    size_bits: 32
    description: General Purpose Register 2 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA3
    addr: 0xe0081994
    size_bits: 32
    description: General Purpose Register 3 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA4
    addr: 0xe0081998
    size_bits: 32
    description: General Purpose Register 4 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA5
    addr: 0xe008199c
    size_bits: 32
    description: General Purpose Register 5 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA6
    addr: 0xe00819a0
    size_bits: 32
    description: General Purpose Register 6 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA7
    addr: 0xe00819a4
    size_bits: 32
    description: General Purpose Register 7 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA8
    addr: 0xe00819a8
    size_bits: 32
    description: General Purpose Register 8 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CASR
    addr: 0xe00819c0
    size_bits: 32
    description: Status register - Rotate Left command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_ROTL_CAA
    addr: 0xe00819c4
    size_bits: 32
    description: Accumulator register - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA0
    addr: 0xe00819c8
    size_bits: 32
    description: General Purpose Register 0 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA1
    addr: 0xe00819cc
    size_bits: 32
    description: General Purpose Register 1 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA2
    addr: 0xe00819d0
    size_bits: 32
    description: General Purpose Register 2 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA3
    addr: 0xe00819d4
    size_bits: 32
    description: General Purpose Register 3 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA4
    addr: 0xe00819d8
    size_bits: 32
    description: General Purpose Register 4 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA5
    addr: 0xe00819dc
    size_bits: 32
    description: General Purpose Register 5 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA6
    addr: 0xe00819e0
    size_bits: 32
    description: General Purpose Register 6 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA7
    addr: 0xe00819e4
    size_bits: 32
    description: General Purpose Register 7 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA8
    addr: 0xe00819e8
    size_bits: 32
    description: General Purpose Register 8 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CASR
    addr: 0xe0081b00
    size_bits: 32
    description: Status register - AES Column Operation command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_AESC_CAA
    addr: 0xe0081b04
    size_bits: 32
    description: Accumulator register - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA0
    addr: 0xe0081b08
    size_bits: 32
    description: General Purpose Register 0 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA1
    addr: 0xe0081b0c
    size_bits: 32
    description: General Purpose Register 1 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA2
    addr: 0xe0081b10
    size_bits: 32
    description: General Purpose Register 2 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA3
    addr: 0xe0081b14
    size_bits: 32
    description: General Purpose Register 3 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA4
    addr: 0xe0081b18
    size_bits: 32
    description: General Purpose Register 4 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA5
    addr: 0xe0081b1c
    size_bits: 32
    description: General Purpose Register 5 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA6
    addr: 0xe0081b20
    size_bits: 32
    description: General Purpose Register 6 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA7
    addr: 0xe0081b24
    size_bits: 32
    description: General Purpose Register 7 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA8
    addr: 0xe0081b28
    size_bits: 32
    description: General Purpose Register 8 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CASR
    addr: 0xe0081b40
    size_bits: 32
    description: Status register - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_AESIC_CAA
    addr: 0xe0081b44
    size_bits: 32
    description: Accumulator register - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA0
    addr: 0xe0081b48
    size_bits: 32
    description: General Purpose Register 0 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA1
    addr: 0xe0081b4c
    size_bits: 32
    description: General Purpose Register 1 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA2
    addr: 0xe0081b50
    size_bits: 32
    description: General Purpose Register 2 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA3
    addr: 0xe0081b54
    size_bits: 32
    description: General Purpose Register 3 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA4
    addr: 0xe0081b58
    size_bits: 32
    description: General Purpose Register 4 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA5
    addr: 0xe0081b5c
    size_bits: 32
    description: General Purpose Register 5 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA6
    addr: 0xe0081b60
    size_bits: 32
    description: General Purpose Register 6 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA7
    addr: 0xe0081b64
    size_bits: 32
    description: General Purpose Register 7 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA8
    addr: 0xe0081b68
    size_bits: 32
    description: General Purpose Register 8 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
